!,,,,,,,
! ----------------------------------------------------------------------------------------------,,,,,,,
!,,,,,,,
! Revision 0.0  2012-09-17 Andre,,,,,,, 
! GB2 Initial version,,,,,,,
!,,,,,,,
! ----------------------------------------------------------------------------------------------,,,,,,,
# Addr,Name,Def/mask,SubDes,Des,,,
,,,,,,,
,,,,,,,
,,,,,,,
R30.0,Device Control 1 ,16'h0A00,,,,,
30.0.15,Manual Reset select,RW,0 = Hardware Sequencing; 1= Manual sequencing; ,"1= Manual Reset sequencing; 0 = Hardware Reset Sequencing (default). Pin reset RESETN leaves the gearbox device in a fully reset state.  Bringing the device into an operational state requires sequencing of SERDES reset signals.  Two sequencing methods are supported: Manual, and hardware sequenced.  This bit selects which method controls internal reset signals.  When Manual control is selected fields in register 30.44 control internal reset signals, otherwise bits in this register control them.",,,
30.0.14,Protocol Select,RW,0 = Ethernet; 1= OTU; ,Select OTU framing protocol for protocol lock State Machine.,,,
30.0.13,Ingress Squelch enable,RW,0=normal operation; 1=disable Tx if source indicates LOL,,,,
30.0.12,Egress Squelch enable,RW,0=normal operation; 1=disable Tx if source indicates LOL,,,,
30.0.11,Ingress Datapath Reset ,RW,,"This bit controls Ingress datapath reset signals, if hardware reset sequencing is selected (30.0.15=0). Asserting this bit resets the Ingress datapath of the gearbox.  De-asserting this bit causes a sequenced removal of reset from the Ingress datapath using the hardware reset sequencer. This bit is set to a one by assertion of the RESETN pin.",,,
30.0.10,Ingress Reset seq done,R,,"1=Ingress Datapath Reset Sequencer Inactive.  This bit is de-asserted whilst the Ingress hardware reset sequencer is in operation.  This bit is asserted when the hardware reset sequencer finishes operations, or is inactive.",,,
30.0.9,Egress Datapath Reset ,RW,,"This bit controls Egress datapath reset signals, if hardware reset sequencing is selected (30.0.15=0). Asserting this bit resets the Egress datapath of the gearbox.  De-asserting this bit causes a sequenced removal of reset from the Egress datapath using the hardware reset sequencer.  This bit is set to a one by assertion of the RESETN pin.",,,
30.0.8,Egress Reset seq done,R,,"1=Egress Datapath Reset Sequencer Inactive.  This bit is de-asserted whilst the Egress hardware reset sequencer is in operation.  This bit is asserted when the hardware reset sequencer finishes operations, or is inactive.",,,
30.0.7,MDIO init,RW,,"Writing a one to this bit locations sets all MDIO registers except registers 30.0 (this register) ,register 30.62 (lane power downs), registers 30.180-182 (refclk select and PLL trim), and register 8.7 (PMA type)  to their default states. This bit must be written to a zero again to release the reset.",,,
30.0.6,Ingress AZ complete,R,,Ingress Receiver auto-zero complete on all enabled lanes ,,,
30.0.5,Egress AZ complete,R,,Egress Receiver auto-zero complete on all enabled lanes ,,,
30.0.4,Shallow Host Loopback,RW,0=disable; 1=enable,Shallow Host loopback enable : 0 = normal mode; 1= loopback received 10G Host data to 10g Host data transmitter via the FIFOs. Data is returned bit for bit with no intervening VL muxing. This function affects all lanes in parallel.,,,
30.0.3:1,Reserved,R,,,,,
30.0.0,Diagnostic override,RW,0=disable; 1=enable,1= Device diagnostic registers 30.16:29 over-ride PMA/MMD8 register controls. 0= Device is controlled by PMA/MMD8 registers. Default is zero.,,,
R30.2,Device Identifier Lo ,16'h0210,,,,,
30.2.15:0,OUI 3-18,R,,3rd through 18th bits of Inphi OUI,,,
R30.3,Device Identifier Hi ,16'h7420,,,,,
30.3.15:10,OUI 19-20,R,,19th through 24th bits of Inphi OUI,,,
30.3.9:4,Model Number,R,,Gearbox model number ,,,
30.3.3:0,Revision Code,R,,Gearbox revision number ,,,
R30.5,Devices in Package Lo ,16'h0100,,,,,
30.5.15:0,Devices Lo,R,,Separated PMA (1) present in package,,,
R30.6,Devices in Package Hi,16'h4000,,,,,
30.6.15:0,Devices Hi,R,,Vendor Specific Device 1 present in package,,,
R30.8, MMD30 Status  ,16'h8000,,,,,
30.8.15:14,status,R,,"Read as 2'b10, writes ignored : Indicates device responding at this address",,,
30.8.13:0,Reserved,R,,,,,
,,,,,,,
R30.16,Optical Lane 0 Pattern Control,16'h0000,,,,,
30.16.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.16.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.16.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.16.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.16.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.16.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.16.7,Reserved,R,,,,,
30.16.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.16.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.16.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.16.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.16.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.17,Optical Lane 1 Pattern Control,16'h0000,,,,,
30.17.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.17.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.17.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.17.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.17.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.17.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.17.7,Reserved,R,,,,,
30.17.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.17.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.17.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.17.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.17.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.18,Optical Lane 2 Pattern Control,16'h0000,,,,,
30.18.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.18.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.18.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.18.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.18.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.18.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.18.7,Reserved,R,,,,,
30.18.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.18.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.18.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.18.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.18.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.19,Optical Lane 3 Pattern Control,16'h0000,,,,,
30.19.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.19.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.19.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.19.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.19.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.19.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.19.7,Reserved,R,,,,,
30.19.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.19.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.19.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.19.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.19.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.20,Optical Lane 4 Pattern Control,16'h0000,,,,,
30.20.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.20.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.20.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.20.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.20.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.20.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.20.7,Reserved,R,,,,,
30.20.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.20.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.20.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.20.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.20.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.21,Optical Lane 5 Pattern Control,16'h0000,,,,,
30.21.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.21.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.21.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.21.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.21.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.21.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.21.7,Reserved,R,,,,,
30.21.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.21.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.21.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.21.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.21.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.22,Optical Lane 6 Pattern Control,16'h0000,,,,,
30.22.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.22.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.22.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.22.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.22.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.22.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.22.7,Reserved,R,,,,,
30.22.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.22.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.22.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.22.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.22.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.23,Optical Lane 7 Pattern Control,16'h0000,,,,,
30.23.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.23.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.23.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.23.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.23.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.23.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.23.7,Reserved,R,,,,,
30.23.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.23.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.23.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.23.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.23.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.24,Optical Lane 8 Pattern Control,16'h0000,,,,,
30.24.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.24.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.24.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.24.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.24.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.24.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.24.7,Reserved,R,,,,,
30.24.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.24.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.24.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.24.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.24.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.25,Optical Lane 9 Pattern Control,16'h0000,,,,,
30.25.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.25.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.25.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.25.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.25.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.25.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.25.7,Reserved,R,,,,,
30.25.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.25.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.25.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.25.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.25.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.32,Host Lane 0 Pattern Control,16'h0000,,,,,
30.32.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.32.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.32.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.32.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.32.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.32.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.32.7,Reserved,R,,,,,
30.32.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.32.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.32.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.32.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.32.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.33,Host Lane 1 Pattern Control,16'h0000,,,,,
30.33.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.33.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.33.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.33.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.33.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.33.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.33.7,Reserved,R,,,,,
30.33.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.33.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.33.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.33.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.33.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.34,Host Lane 2 Pattern Control,16'h0000,,,,,
30.34.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.34.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.34.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.34.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.34.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.34.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.34.7,Reserved,R,,,,,
30.34.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.34.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.34.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.34.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.34.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.35,Host Lane 3 Pattern Control,16'h0000,,,,,
30.35.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.35.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.35.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.35.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.35.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.35.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.35.7,Reserved,R,,,,,
30.35.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.35.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.35.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.35.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.35.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.36,Host Lane 4 Pattern Control,16'h0000,,,,,
30.36.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.36.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.36.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.36.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.36.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.36.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.36.7,Reserved,R,,,,,
30.36.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.36.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.36.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.36.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.36.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.37,Host Lane 5 Pattern Control,16'h0000,,,,,
30.37.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.37.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.37.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.37.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.37.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.37.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.37.7,Reserved,R,,,,,
30.37.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.37.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.37.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.37.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.37.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.38,Host Lane 6 Pattern Control,16'h0000,,,,,
30.38.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.38.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.38.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.38.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.38.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.38.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.38.7,Reserved,R,,,,,
30.38.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.38.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.38.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.38.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.38.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.39,Host Lane 7 Pattern Control,16'h0000,,,,,
30.39.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.39.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.39.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.39.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.39.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.39.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.39.7,Reserved,R,,,,,
30.39.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.39.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.39.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.39.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.39.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.40,Host Lane 8 Pattern Control,16'h0000,,,,,
30.40.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.40.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.40.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.40.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.40.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.40.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.40.7,Reserved,R,,,,,
30.40.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.40.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.40.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.40.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.40.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
R30.41,Host Lane 9 Pattern Control,16'h0000,,,,,
30.41.15,prbs_lock,R,,State of PRBS verifier state machine: 1=Verifier is locked;  0=Verifier is not pattern locked; Note SM must be locked in order to count pattern errors,,,
30.41.14,prbs_autovr,RW,0=disable; 1=enable,Automatic  PRBS verifier select : 1=verifier will scan through all verifier patterntypes until it finds one that locks. 0=only slected pattern type will be checked. ,,,
30.41.13,Loopback_en,RW,0=disable; 1=enable,SERDES per lane local loopback : 1=loopback data from SERDES Tx to SERDES Rx for selected lane; 0=normal SERDES operation,,,
30.41.12,pat_ver_en,RW,0=disable; 1=enable,Enable Receiver Pattern verification,,,
30.41.11,prbs_ver_inv,RW,0=true; 1=inverse,Invert Receiver PRBS pattern,,,
30.41.10:8,pat_ver_sel,RW, 000 = PRBS31; 001 = PRBS9; 010 = reserved; 011 = reserved; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Receiver pattern verifier type : if prbs_autovr=0 this field selects pattern type; if  prbs_autovr=1 this field displays the pattern type locked to;,,,
30.41.7,Reserved,R,,,,,
30.41.6,tx_disable,RW,0=enable; 1=disable,Disable  lane SERDES transmitter: 1= Disabled; 0 = Enabled; Note default value of this bit is 0 - Disabled,,,
30.41.5,error_insert,RW,,Writing a one to this bit causes the contents of the custom pattern generation register to be XOR'ed with the transmit data for the lane for one cycle only. This bit must be cleared and set again in order to insert another error. Error insertion is not gated by pattern generator enable.,,,
30.41.4,pat_gen_en,RW,0=disable; 1=enable,Enable Transmitter Pattern generation,,,
30.41.3,prbs_gen_inv,RW,0=true; 1=inverse,Invert Transmitter PRBS pattern,,,
30.41.2:0,pat_gen_sel,RW,000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,Select transmit pattern generation type:  000 = PRBS31; 001 = PRBS9; 010 = 8:8 Square wave pattern; 011 = Pattern generation register; 100 = PRBS31; 101 = PRBS23; 110 = PRBS15; 111 = PRBS7,,,
,,,,,,,
,,,,,,,
R30.48,Custom Pattern Lo ,16'h0000,,,,,
30.48.15:0,Pattern 15:0,RW,,Custom transmit Pattern bits 15:0,,,
R30.49,Custom Pattern Mid,16'h0000,,,,,
30.49.15:0,Pattern 32:16,RW,,Custom transmit Pattern bits 31:16,,,
R30.50,Custom Pattern Hi,16'h0000,,,,,
30.50.15:8,Reserved,R,,,,,
30.50.7:0,Pattern 39:32,RW,,Custom transmit Pattern bits 39:32,,,
,,,,,,,
,,,,,,,
R30.4096,Optical Tx Lane 0 Main Control,16'h0006,,,,,
30.4096.15:3,Reserved,R,,,,,
30.4096.3,Reserved,RW,,,,,
30.4096.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.4096.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.4352,Optical Tx Lane 1 Main Control,16'h0006,,,,,
30.4352.15:3,Reserved,R,,,,,
30.4352.3,Reserved,RW,,,,,
30.4352.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.4352.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.4608,Optical Tx Lane 2 Main Control,16'h0006,,,,,
30.4608.15:3,Reserved,R,,,,,
30.4608.3,Reserved,RW,,,,,
30.4608.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.4608.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.4864,Optical Tx Lane 3 Main Control,16'h0006,,,,,
30.4864.15:3,Reserved,R,,,,,
30.4864.3,Reserved,RW,,,,,
30.4864.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.4864.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.5120,Optical Tx Lane 4 Main Control,16'h0006,,,,,
30.5120.15:3,Reserved,R,,,,,
30.5120.3,Reserved,RW,,,,,
30.5120.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.5120.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.5376,Optical Tx Lane 5 Main Control,16'h0006,,,,,
30.5376.15:3,Reserved,R,,,,,
30.5376.3,Reserved,RW,,,,,
30.5376.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.5376.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.5632,Optical Tx Lane 6 Main Control,16'h0006,,,,,
30.5632.15:3,Reserved,R,,,,,
30.5632.3,Reserved,RW,,,,,
30.5632.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.5632.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.5888,Optical Tx Lane 7 Main Control,16'h0006,,,,,
30.5888.15:3,Reserved,R,,,,,
30.5888.3,Reserved,RW,,,,,
30.5888.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.5888.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.6144,Optical Tx Lane 8 Main Control,16'h0006,,,,,
30.6144.15:3,Reserved,R,,,,,
30.6144.3,Reserved,RW,,,,,
30.6144.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.6144.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.6400,Optical Tx Lane 9 Main Control,16'h0006,,,,,
30.6400.15:3,Reserved,R,,,,,
30.6400.3,Reserved,RW,,,,,
30.6400.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.6400.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.8192,Host Tx Lane 0 Main Control,16'h0006,,,,,
30.8192.15:3,Reserved,R,,,,,
30.8192.3,Reserved,RW,,,,,
30.8192.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.8192.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.8448,Host Tx Lane 1 Main Control,16'h0006,,,,,
30.8448.15:3,Reserved,R,,,,,
30.8448.3,Reserved,RW,,,,,
30.8448.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.8448.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.8704,Host Tx Lane 2 Main Control,16'h0006,,,,,
30.8704.15:3,Reserved,R,,,,,
30.8704.3,Reserved,RW,,,,,
30.8704.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.8704.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.8960,Host Tx Lane 3 Main Control,16'h0006,,,,,
30.8960.15:3,Reserved,R,,,,,
30.8960.3,Reserved,RW,,,,,
30.8960.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.8960.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.9216,Host Tx Lane 4 Main Control,16'h0006,,,,,
30.9216.15:3,Reserved,R,,,,,
30.9216.3,Reserved,RW,,,,,
30.9216.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.9216.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.9472,Host Tx Lane 5 Main Control,16'h0006,,,,,
30.9472.15:3,Reserved,R,,,,,
30.9472.3,Reserved,RW,,,,,
30.9472.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.9472.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.9728,Host Tx Lane 6 Main Control,16'h0006,,,,,
30.9728.15:3,Reserved,R,,,,,
30.9728.3,Reserved,RW,,,,,
30.9728.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.9728.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.9984,Host Tx Lane 7 Main Control,16'h0006,,,,,
30.9984.15:3,Reserved,R,,,,,
30.9984.3,Reserved,RW,,,,,
30.9984.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.9984.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.10240,Host Tx Lane 8 Main Control,16'h0006,,,,,
30.10240.15:3,Reserved,R,,,,,
30.10240.3,Reserved,RW,,,,,
30.10240.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.10240.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
R30.10496,Host Tx Lane 9 Main Control,16'h0006,,,,,
30.10496.15:3,Reserved,R,,,,,
30.10496.3,Reserved,RW,,,,,
30.10496.1,Loopback Output enable,RW,0=disable; 1=enable,Enable the main TXP/N output during internal loopback. The main TXP/N output can be disabled during loopback by setting this bit low. This bit has no effect unless in loopback mode.,,,
30.10496.0,Swap TXP/N,RW,0=disable; 1=enable,Assert this bit to enable inversion of the data presented at TXP/N.  This can be helpful to accommodate board route swapping for actual TXP/N via MDIO SW control,,,
,,,,,,,
,,,,,,,
R30.4097,Optical Tx Lane 0 Eq Control,16'h0000,,,,,
30.4097.15:11,Reserved,R,,,,,
30.4097.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.4097.7:5,Reserved,R,,,,,
30.4097.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.4097.2,Reserved,R,,,,,
30.4097.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.4353,Optical Tx Lane 1 Eq Control,16'h0000,,,,,
30.4353.15:11,Reserved,R,,,,,
30.4353.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.4353.7:5,Reserved,R,,,,,
30.4353.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.4353.2,Reserved,R,,,,,
30.4353.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.4609,Optical Tx Lane 2 Eq Control,16'h0000,,,,,
30.4609.15:11,Reserved,R,,,,,
30.4609.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.4609.7:5,Reserved,R,,,,,
30.4609.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.4609.2,Reserved,R,,,,,
30.4609.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.4865,Optical Tx Lane 3 Eq Control,16'h0000,,,,,
30.4865.15:11,Reserved,R,,,,,
30.4865.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.4865.7:5,Reserved,R,,,,,
30.4865.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.4865.2,Reserved,R,,,,,
30.4865.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.5121,Optical Tx Lane 4 Eq Control,16'h0000,,,,,
30.5121.15:11,Reserved,R,,,,,
30.5121.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.5121.7:5,Reserved,R,,,,,
30.5121.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.5121.2,Reserved,R,,,,,
30.5121.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.5377,Optical Tx Lane 5 Eq Control,16'h0000,,,,,
30.5377.15:11,Reserved,R,,,,,
30.5377.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.5377.7:5,Reserved,R,,,,,
30.5377.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.5377.2,Reserved,R,,,,,
30.5377.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.5633,Optical Tx Lane 6 Eq Control,16'h0000,,,,,
30.5633.15:11,Reserved,R,,,,,
30.5633.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.5633.7:5,Reserved,R,,,,,
30.5633.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.5633.2,Reserved,R,,,,,
30.5633.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.5889,Optical Tx Lane 7 Eq Control,16'h0000,,,,,
30.5889.15:11,Reserved,R,,,,,
30.5889.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.5889.7:5,Reserved,R,,,,,
30.5889.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.5889.2,Reserved,R,,,,,
30.5889.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.6145,Optical Tx Lane 8 Eq Control,16'h0000,,,,,
30.6145.15:11,Reserved,R,,,,,
30.6145.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.6145.7:5,Reserved,R,,,,,
30.6145.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.6145.2,Reserved,R,,,,,
30.6145.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.6401,Optical Tx Lane 9 Eq Control,16'h0000,,,,,
30.6401.15:11,Reserved,R,,,,,
30.6401.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.6401.7:5,Reserved,R,,,,,
30.6401.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.6401.2,Reserved,R,,,,,
30.6401.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.8193,Host Tx Lane 0 Eq Control,16'h0000,,,,,
30.8193.15:11,Reserved,R,,,,,
30.8193.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.8193.7:5,Reserved,R,,,,,
30.8193.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.8193.2,Reserved,R,,,,,
30.8193.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.8449,Host Tx Lane 1 Eq Control,16'h0000,,,,,
30.8449.15:11,Reserved,R,,,,,
30.8449.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.8449.7:5,Reserved,R,,,,,
30.8449.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.8449.2,Reserved,R,,,,,
30.8449.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.8705,Host Tx Lane 2 Eq Control,16'h0000,,,,,
30.8705.15:11,Reserved,R,,,,,
30.8705.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.8705.7:5,Reserved,R,,,,,
30.8705.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.8705.2,Reserved,R,,,,,
30.8705.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.8961,Host Tx Lane 3 Eq Control,16'h0000,,,,,
30.8961.15:11,Reserved,R,,,,,
30.8961.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.8961.7:5,Reserved,R,,,,,
30.8961.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.8961.2,Reserved,R,,,,,
30.8961.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.9217,Host Tx Lane 4 Eq Control,16'h0000,,,,,
30.9217.15:11,Reserved,R,,,,,
30.9217.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.9217.7:5,Reserved,R,,,,,
30.9217.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.9217.2,Reserved,R,,,,,
30.9217.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.9473,Host Tx Lane 5 Eq Control,16'h0000,,,,,
30.9473.15:11,Reserved,R,,,,,
30.9473.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.9473.7:5,Reserved,R,,,,,
30.9473.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.9473.2,Reserved,R,,,,,
30.9473.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.9729,Host Tx Lane 6 Eq Control,16'h0000,,,,,
30.9729.15:11,Reserved,R,,,,,
30.9729.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.9729.7:5,Reserved,R,,,,,
30.9729.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.9729.2,Reserved,R,,,,,
30.9729.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.9985,Host Tx Lane 7 Eq Control,16'h0000,,,,,
30.9985.15:11,Reserved,R,,,,,
30.9985.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.9985.7:5,Reserved,R,,,,,
30.9985.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.9985.2,Reserved,R,,,,,
30.9985.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.10241,Host Tx Lane 8 Eq Control,16'h0000,,,,,
30.10241.15:11,Reserved,R,,,,,
30.10241.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.10241.7:5,Reserved,R,,,,,
30.10241.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.10241.2,Reserved,R,,,,,
30.10241.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
R30.10497,Host Tx Lane 9 Eq Control,16'h0000,,,,,
30.10497.15:11,Reserved,R,,,,,
30.10497.10:8,txa_eqpst,RW,000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,Transmit FIR post-cursor coefficient : 000 = 0.00; 001 = 0.05; 010 = 0.10; 011 = 0.15; 100 = 0.20; 101 = 0.25; 110 = 0.30; 111 = 0.35;,,,
30.10497.7:5,Reserved,R,,,,,
30.10497.4:3,txa_slew,RW, 00 = Fastest; 01 = 01; 10 = 10; 11 = slowest;,Tx Slew control. This defines the slew rate on the output (intended for 10G mode only),,,
30.10497.2,Reserved,R,,,,,
30.10497.1:0,txa_eqpre,RW, 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,Transmit FIR pre-cursor coefficient : 00 = 0.00; 01 = 0.05; 10 = 0.10; 11 = 0.15;,,,
,,,,,,,
,,,,,,,
R30.4098,Optical Tx Lane 0 Swing ,16'h0007,,,,,
30.4098.15:3,Reserved,R,,,,,
30.4098.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.4354,Optical Tx Lane 1 Swing ,16'h0007,,,,,
30.4354.15:3,Reserved,R,,,,,
30.4354.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.4610,Optical Tx Lane 2 Swing ,16'h0007,,,,,
30.4610.15:3,Reserved,R,,,,,
30.4610.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.4866,Optical Tx Lane 3 Swing ,16'h0007,,,,,
30.4866.15:3,Reserved,R,,,,,
30.4866.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.5122,Optical Tx Lane 4 Swing ,16'h0007,,,,,
30.5122.15:3,Reserved,R,,,,,
30.5122.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.5378,Optical Tx Lane 5 Swing ,16'h0007,,,,,
30.5378.15:3,Reserved,R,,,,,
30.5378.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.5634,Optical Tx Lane 6 Swing ,16'h0007,,,,,
30.5634.15:3,Reserved,R,,,,,
30.5634.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.5890,Optical Tx Lane 7 Swing ,16'h0007,,,,,
30.5890.15:3,Reserved,R,,,,,
30.5890.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.6146,Optical Tx Lane 8 Swing ,16'h0007,,,,,
30.6146.15:3,Reserved,R,,,,,
30.6146.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.6402,Optical Tx Lane 9 Swing ,16'h0007,,,,,
30.6402.15:3,Reserved,R,,,,,
30.6402.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.8194,Host Tx Lane 0 Swing ,16'h0007,,,,,
30.8194.15:3,Reserved,R,,,,,
30.8194.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.8450,Host Tx Lane 1 Swing ,16'h0007,,,,,
30.8450.15:3,Reserved,R,,,,,
30.8450.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.8706,Host Tx Lane 2 Swing ,16'h0007,,,,,
30.8706.15:3,Reserved,R,,,,,
30.8706.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.8962,Host Tx Lane 3 Swing ,16'h0007,,,,,
30.8962.15:3,Reserved,R,,,,,
30.8962.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.9218,Host Tx Lane 4 Swing ,16'h0007,,,,,
30.9218.15:3,Reserved,R,,,,,
30.9218.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.9474,Host Tx Lane 5 Swing ,16'h0007,,,,,
30.9474.15:3,Reserved,R,,,,,
30.9474.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.9730,Host Tx Lane 6 Swing ,16'h0007,,,,,
30.9730.15:3,Reserved,R,,,,,
30.9730.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.9986,Host Tx Lane 7 Swing ,16'h0007,,,,,
30.9986.15:3,Reserved,R,,,,,
30.9986.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.10242,Host Tx Lane 8 Swing ,16'h0007,,,,,
30.10242.15:3,Reserved,R,,,,,
30.10242.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
R30.10498,Host Tx Lane 9 Swing ,16'h0007,,,,,
30.10498.15:3,Reserved,R,,,,,
30.10498.2:0,txa_swing,RW,000 = 0%; 001 = 25%; 010 = 50%; 011 = 75%; 100 = 100%;  101 = 100%;  110 = 100%;  111 = 100%;,Transmit Swing control : 000 = 0% Amplitude; 001 = 25% Amplitude; 010 = 50% Amplitude; 011 = 75% Amplitude; 1xx = 100% Amplitude,,,
,,,,,,,
,,,,,,,
R8.1600,PRBS Tx0 Error Counter,16'h0000,,,,,
8.1600.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1601,PRBS Tx1 Error Counter,16'h0000,,,,,
8.1601.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1602,PRBS Tx2 Error Counter,16'h0000,,,,,
8.1602.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1603,PRBS Tx3 Error Counter,16'h0000,,,,,
8.1603.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1604,PRBS Tx4 Error Counter,16'h0000,,,,,
8.1604.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1605,PRBS Tx5 Error Counter,16'h0000,,,,,
8.1605.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1606,PRBS Tx6 Error Counter,16'h0000,,,,,
8.1606.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1607,PRBS Tx7 Error Counter,16'h0000,,,,,
8.1607.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1608,PRBS Tx8 Error Counter,16'h0000,,,,,
8.1608.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1609,PRBS Tx9 Error Counter,16'h0000,,,,,
8.1609.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1700,PRBS Rx0 Error Counter,16'h0000,,,,,
8.1700.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1701,PRBS Rx1 Error Counter,16'h0000,,,,,
8.1701.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1702,PRBS Rx2 Error Counter,16'h0000,,,,,
8.1702.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1703,PRBS Rx3 Error Counter,16'h0000,,,,,
8.1703.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1704,PRBS Rx4 Error Counter,16'h0000,,,,,
8.1704.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1705,PRBS Rx5 Error Counter,16'h0000,,,,,
8.1705.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1706,PRBS Rx6 Error Counter,16'h0000,,,,,
8.1706.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1707,PRBS Rx7 Error Counter,16'h0000,,,,,
8.1707.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1708,PRBS Rx8 Error Counter,16'h0000,,,,,
8.1708.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
R8.1709,PRBS Rx9 Error Counter,16'h0000,,,,,
8.1709.15:0,Error Count,RC,,"Number of PRBS errors detected on Lane. Saturates at 16'hFFFF, does not roll-over to zero. Clear on Read.",,,
