{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1771254649553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1771254649554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 16 12:10:49 2026 " "Processing started: Mon Feb 16 12:10:49 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1771254649554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1771254649554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ContorladorusFPGArusCoretrecus -c ContorladorusFPGArusCoretrecus " "Command: quartus_map --read_settings_files=on --write_settings_files=off ContorladorusFPGArusCoretrecus -c ContorladorusFPGArusCoretrecus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1771254649555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1771254649825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clk_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file Clk_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_filter " "Found entity 1: clk_filter" {  } { { "Clk_filter.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/Clk_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1771254649917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1771254649917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaforo_cruzamento_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file semaforo_cruzamento_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 semaforo_cruzamento_otimizado " "Found entity 1: semaforo_cruzamento_otimizado" {  } { { "semaforo_cruzamento_completo.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/semaforo_cruzamento_completo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1771254649918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1771254649918 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(34) " "Verilog HDL Module Instantiation warning at top.v(34): ignored dangling comma in List of Port Connections" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1771254649920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1771254649920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1771254649920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1771254650028 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[9..4\] top.v(4) " "Output port \"LEDG\[9..4\]\" at top.v(4) has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1771254650033 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_filter clk_filter:clock_filter " "Elaborating entity \"clk_filter\" for hierarchy \"clk_filter:clock_filter\"" {  } { { "top.v" "clock_filter" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1771254650056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Clk_filter.v(9) " "Verilog HDL assignment warning at Clk_filter.v(9): truncated value with size 32 to match size of target (27)" {  } { { "Clk_filter.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/Clk_filter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1771254650057 "|top|clk_filter:clock_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semaforo_cruzamento_otimizado semaforo_cruzamento_otimizado:semaforo " "Elaborating entity \"semaforo_cruzamento_otimizado\" for hierarchy \"semaforo_cruzamento_otimizado:semaforo\"" {  } { { "top.v" "semaforo" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1771254650065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pisca semaforo_cruzamento_completo.v(31) " "Verilog HDL or VHDL warning at semaforo_cruzamento_completo.v(31): object \"pisca\" assigned a value but never read" {  } { { "semaforo_cruzamento_completo.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/semaforo_cruzamento_completo.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1771254650066 "|top|semaforo_cruzamento_otimizado:semaforo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 semaforo_cruzamento_completo.v(40) " "Verilog HDL assignment warning at semaforo_cruzamento_completo.v(40): truncated value with size 32 to match size of target (4)" {  } { { "semaforo_cruzamento_completo.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/semaforo_cruzamento_completo.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1771254650067 "|top|semaforo_cruzamento_otimizado:semaforo"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1771254650545 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1771254650545 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1771254650545 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1771254650545 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650579 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1771254650579 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1771254650580 "|top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1771254650580 "|top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1771254650580 "|top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1771254650580 "|top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1771254650580 "|top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1771254650580 "|top|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1771254650580 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[2\] GPIO_0\[1\] " "Output pin \"LEDG\[2\]\" driven by bidirectional pin \"GPIO_0\[1\]\" cannot be tri-stated" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 4 -1 0 } } { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1771254650583 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[3\] GPIO_0\[2\] " "Output pin \"LEDG\[3\]\" driven by bidirectional pin \"GPIO_0\[2\]\" cannot be tri-stated" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 4 -1 0 } } { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 2 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1771254650583 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1771254650637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1771254650840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650840 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650946 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650946 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.v" "" { Text "/home/gustavog/Git/Controlador_de_Semaforos-FPGA/Hardware_Description_and_Control/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1771254650946 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1771254650946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1771254650947 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1771254650947 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1771254650947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1771254650947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1771254650947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1771254650961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 16 12:10:50 2026 " "Processing ended: Mon Feb 16 12:10:50 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1771254650961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1771254650961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1771254650961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1771254650961 ""}
