# Program 1: 
### Statement: <Upload the SystemVerilog programs written last lab class, in .sv format. The problem statements are as follows:

Write a SV program for Control units>

### Name of file:
<alu_control_unit.sv 
controlunit.sv
singlecycle.sv>

### RTL Snapshot
![Screenshot of RTL view, full screen](<ALU CONTROL.png TOPMODULE.png CONTROLUNIT.png>)