// Seed: 219494813
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_2();
endmodule
module module_1;
  id_1 :
  assert property (@(posedge 1) 1 != id_1)
  else $display;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 ();
  always @(1 or negedge 1) id_1 = 1'b0 == id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19;
  module_2();
  assign id_5[1] = id_2;
endmodule
