(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param12 = {((^~((8'h9e) << (8'ha7))) ? (((8'ha2) != (8'ha6)) ? ((8'ha4) << (8'hb0)) : ((8'ha2) >>> (8'ha2))) : (((8'haa) && (8'haa)) <= ((8'h9f) ? (8'ha4) : (8'h9f))))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire [(3'h6):(1'h0)] wire2;
  input wire [(4'h9):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire [(4'h9):(1'h0)] wire11;
  wire signed [(4'h8):(1'h0)] wire10;
  wire signed [(2'h3):(1'h0)] wire9;
  wire signed [(4'hb):(1'h0)] wire8;
  wire [(3'h4):(1'h0)] wire7;
  reg [(4'hb):(1'h0)] reg6 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg5 = (1'h0);
  reg [(4'hb):(1'h0)] reg4 = (1'h0);
  assign y = {wire11, wire10, wire9, wire8, wire7, reg6, reg5, reg4, (1'h0)};
  always
    @(posedge clk) begin
      if ($unsigned(wire0))
        begin
          reg4 <= $signed({(8'ha9)});
          reg5 <= wire0;
        end
      else
        begin
          if (reg4[(3'h5):(3'h4)])
            begin
              reg4 <= (reg5 < (-wire2[(2'h2):(2'h2)]));
              reg5 <= reg5[(2'h2):(1'h1)];
            end
          else
            begin
              reg4 <= reg4[(3'h7):(2'h2)];
              reg5 <= ((~^{reg4[(4'h9):(4'h8)]}) ?
                  wire0 : (((reg5 ? wire0 : wire3) ?
                      {wire2} : (-wire1)) >= {(wire1 * reg4)}));
            end
          reg6 <= reg5[(1'h0):(1'h0)];
        end
    end
  assign wire7 = $unsigned((reg4[(3'h5):(1'h1)] ?
                     ((8'ha8) ? $unsigned(wire1) : (!reg5)) : ($signed(wire3) ?
                         wire3[(1'h1):(1'h1)] : $signed((8'hae)))));
  assign wire8 = $signed(reg5);
  assign wire9 = $unsigned(((^~(^~reg4)) << (+$unsigned(reg6))));
  assign wire10 = (((reg5[(3'h5):(3'h5)] ? wire0 : (reg4 == wire9)) ?
                          $unsigned({wire7}) : $signed(wire2)) ?
                      reg4 : (!$signed(wire3[(2'h3):(1'h0)])));
  assign wire11 = (({(wire2 ?
                          reg6 : wire1)} | wire8[(4'hb):(3'h5)]) <<< {($signed((8'ha9)) ?
                          wire3 : (wire10 ? (8'haf) : wire2))});
endmodule