{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 13:03:02 2011 " "Info: Processing started: Tue Nov 01 13:03:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off buffer -c buffer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off buffer -c buffer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTDB_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTDB_COMB_LATCH_NODE" "SYNLPM_LATR1:wdata_3__Z\|lpm_latch:U1\|latches\[0\] " "Warning: Node \"SYNLPM_LATR1:wdata_3__Z\|lpm_latch:U1\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SYNLPM_LATR1:wdata_1__Z\|lpm_latch:U1\|latches\[0\] " "Warning: Node \"SYNLPM_LATR1:wdata_1__Z\|lpm_latch:U1\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SYNLPM_LATR1:wdata_0__Z\|lpm_latch:U1\|latches\[0\] " "Warning: Node \"SYNLPM_LATR1:wdata_0__Z\|lpm_latch:U1\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SYNLPM_LATR1:wdata_7__Z\|lpm_latch:U1\|latches\[0\] " "Warning: Node \"SYNLPM_LATR1:wdata_7__Z\|lpm_latch:U1\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0}
{ "Info" "ITAN_SCC_LOOP" "2 " "Info: Found combinational loop of 2 nodes" { { "Info" "ITAN_SCC_NODE" "SYNLPM_LATRS1:wdata_4__Z\|lpm_latch:U1\|latches\[0\]~2 " "Info: Node \"SYNLPM_LATRS1:wdata_4__Z\|lpm_latch:U1\|latches\[0\]~2\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "ITAN_SCC_NODE" "SYNLPM_LATRS1:wdata_4__Z\|lpm_latch:U1\|latches\[0\] " "Info: Node \"SYNLPM_LATRS1:wdata_4__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "2 " "Info: Found combinational loop of 2 nodes" { { "Info" "ITAN_SCC_NODE" "SYNLPM_LATRS1:wdata_2__Z\|lpm_latch:U1\|latches\[0\]~2 " "Info: Node \"SYNLPM_LATRS1:wdata_2__Z\|lpm_latch:U1\|latches\[0\]~2\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "ITAN_SCC_NODE" "SYNLPM_LATRS1:wdata_2__Z\|lpm_latch:U1\|latches\[0\] " "Info: Node \"SYNLPM_LATRS1:wdata_2__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "2 " "Info: Found combinational loop of 2 nodes" { { "Info" "ITAN_SCC_NODE" "SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\]~2 " "Info: Node \"SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\]~2\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "ITAN_SCC_NODE" "SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\] " "Info: Node \"SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "SYNLPM_LATR1:wdata_7__Z\|lpm_latch:U1\|latches\[0\] " "Info: Node \"SYNLPM_LATR1:wdata_7__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "2 " "Info: Found combinational loop of 2 nodes" { { "Info" "ITAN_SCC_NODE" "SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\]~2 " "Info: Node \"SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\]~2\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "ITAN_SCC_NODE" "SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\] " "Info: Node \"SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "SYNLPM_LATR1:wdata_0__Z\|lpm_latch:U1\|latches\[0\] " "Info: Node \"SYNLPM_LATR1:wdata_0__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "SYNLPM_LATR1:wdata_1__Z\|lpm_latch:U1\|latches\[0\] " "Info: Node \"SYNLPM_LATR1:wdata_1__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "SYNLPM_LATR1:wdata_3__Z\|lpm_latch:U1\|latches\[0\] " "Info: Node \"SYNLPM_LATR1:wdata_3__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "nWE " "Info: Assuming node \"nWE\" is an undefined clock" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3617 12 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "nWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Wigend_In:wigend_in\|wil_clk_i " "Info: Detected ripple clock \"Wigend_In:wigend_in\|wil_clk_i\" as buffer" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 112 17 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Wigend_In:wigend_in\|wil_clk_i" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Wigend_Out:wigend_out\|counter\[7\] register Wigend_Out:wigend_out\|wigend_0 110.08 MHz 9.084 ns Internal " "Info: Clock \"clk\" has Internal fmax of 110.08 MHz between source register \"Wigend_Out:wigend_out\|counter\[7\]\" and destination register \"Wigend_Out:wigend_out\|wigend_0\" (period= 9.084 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.819 ns + Longest register register " "Info: + Longest register to register delay is 8.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wigend_Out:wigend_out\|counter\[7\] 1 REG LCFF_X8_Y4_N31 46 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y4_N31; Fanout = 46; REG Node = 'Wigend_Out:wigend_out\|counter\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Wigend_Out:wigend_out|counter[7] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 881 21 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.534 ns) 1.258 ns Wigend_Out:wigend_out\|wigend_59_iv_i_i_0_o2_7\[1\] 2 COMB LCCOMB_X8_Y4_N12 2 " "Info: 2: + IC(0.724 ns) + CELL(0.534 ns) = 1.258 ns; Loc. = LCCOMB_X8_Y4_N12; Fanout = 2; COMB Node = 'Wigend_Out:wigend_out\|wigend_59_iv_i_i_0_o2_7\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.258 ns" { Wigend_Out:wigend_out|counter[7] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_o2_7[1] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 894 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 2.527 ns Wigend_Out:wigend_out\|wigend_59_iv_i_i_0_a3_54\[1\] 3 COMB LCCOMB_X8_Y3_N26 2 " "Info: 3: + IC(1.063 ns) + CELL(0.206 ns) = 2.527 ns; Loc. = LCCOMB_X8_Y3_N26; Fanout = 2; COMB Node = 'Wigend_Out:wigend_out\|wigend_59_iv_i_i_0_a3_54\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.269 ns" { Wigend_Out:wigend_out|wigend_59_iv_i_i_0_o2_7[1] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_a3_54[1] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 941 37 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.206 ns) 3.813 ns Wigend_Out:wigend_out\|wigend_59_iv_0_a3_9\[0\] 4 COMB LCCOMB_X9_Y4_N12 1 " "Info: 4: + IC(1.080 ns) + CELL(0.206 ns) = 3.813 ns; Loc. = LCCOMB_X9_Y4_N12; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out\|wigend_59_iv_0_a3_9\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.286 ns" { Wigend_Out:wigend_out|wigend_59_iv_i_i_0_a3_54[1] Wigend_Out:wigend_out|wigend_59_iv_0_a3_9[0] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 989 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.202 ns) 4.381 ns Wigend_Out:wigend_out\|wigend_59_iv_0_o3_1_0\[0\] 5 COMB LCCOMB_X9_Y4_N18 1 " "Info: 5: + IC(0.366 ns) + CELL(0.202 ns) = 4.381 ns; Loc. = LCCOMB_X9_Y4_N18; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out\|wigend_59_iv_0_o3_1_0\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.568 ns" { Wigend_Out:wigend_out|wigend_59_iv_0_a3_9[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1_0[0] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 1031 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.206 ns) 5.595 ns Wigend_Out:wigend_out\|wigend_59_iv_0_o3_1\[0\] 6 COMB LCCOMB_X9_Y3_N28 1 " "Info: 6: + IC(1.008 ns) + CELL(0.206 ns) = 5.595 ns; Loc. = LCCOMB_X9_Y3_N28; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out\|wigend_59_iv_0_o3_1\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.214 ns" { Wigend_Out:wigend_out|wigend_59_iv_0_o3_1_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1[0] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 1051 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.206 ns) 6.819 ns Wigend_Out:wigend_out\|wigend_59_iv_0_m2_0\[0\] 7 COMB LCCOMB_X5_Y3_N0 1 " "Info: 7: + IC(1.018 ns) + CELL(0.206 ns) = 6.819 ns; Loc. = LCCOMB_X5_Y3_N0; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out\|wigend_59_iv_0_m2_0\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.224 ns" { Wigend_Out:wigend_out|wigend_59_iv_0_o3_1[0] Wigend_Out:wigend_out|wigend_59_iv_0_m2_0[0] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 1056 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.393 ns Wigend_Out:wigend_out\|wigend_59_iv_0_a7_0\[0\] 8 COMB LCCOMB_X5_Y3_N20 1 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.393 ns; Loc. = LCCOMB_X5_Y3_N20; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out\|wigend_59_iv_0_a7_0\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.574 ns" { Wigend_Out:wigend_out|wigend_59_iv_0_m2_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_a7_0[0] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 1059 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 8.138 ns Wigend_Out:wigend_out\|wigend_59_iv_0_0\[0\] 9 COMB LCCOMB_X5_Y3_N26 1 " "Info: 9: + IC(0.375 ns) + CELL(0.370 ns) = 8.138 ns; Loc. = LCCOMB_X5_Y3_N26; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out\|wigend_59_iv_0_0\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.745 ns" { Wigend_Out:wigend_out|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_0[0] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 1064 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 8.711 ns Wigend_Out:wigend_out\|wigend_59_iv_0\[0\] 10 COMB LCCOMB_X5_Y3_N2 1 " "Info: 10: + IC(0.367 ns) + CELL(0.206 ns) = 8.711 ns; Loc. = LCCOMB_X5_Y3_N2; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out\|wigend_59_iv_0\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.573 ns" { Wigend_Out:wigend_out|wigend_59_iv_0_0[0] Wigend_Out:wigend_out|wigend_59_iv_0[0] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 883 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.819 ns Wigend_Out:wigend_out\|wigend_0 11 REG LCFF_X5_Y3_N3 1 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 8.819 ns; Loc. = LCFF_X5_Y3_N3; Fanout = 1; REG Node = 'Wigend_Out:wigend_out\|wigend_0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Wigend_Out:wigend_out|wigend_59_iv_0[0] Wigend_Out:wigend_out|wigend_0 } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 831 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 27.78 % ) " "Info: Total cell delay = 2.450 ns ( 27.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.369 ns ( 72.22 % ) " "Info: Total interconnect delay = 6.369 ns ( 72.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.819 ns" { Wigend_Out:wigend_out|counter[7] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_o2_7[1] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_a3_54[1] Wigend_Out:wigend_out|wigend_59_iv_0_a3_9[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1[0] Wigend_Out:wigend_out|wigend_59_iv_0_m2_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_0[0] Wigend_Out:wigend_out|wigend_59_iv_0[0] Wigend_Out:wigend_out|wigend_0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.819 ns" { Wigend_Out:wigend_out|counter[7] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_o2_7[1] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_a3_54[1] Wigend_Out:wigend_out|wigend_59_iv_0_a3_9[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1[0] Wigend_Out:wigend_out|wigend_59_iv_0_m2_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_0[0] Wigend_Out:wigend_out|wigend_59_iv_0[0] Wigend_Out:wigend_out|wigend_0 } { 0.000ns 0.724ns 1.063ns 1.080ns 0.366ns 1.008ns 1.018ns 0.368ns 0.375ns 0.367ns 0.000ns } { 0.000ns 0.534ns 0.206ns 0.206ns 0.202ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.757 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.757 ns Wigend_Out:wigend_out\|wigend_0 3 REG LCFF_X5_Y3_N3 1 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X5_Y3_N3; Fanout = 1; REG Node = 'Wigend_Out:wigend_out\|wigend_0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.504 ns" { clk~clkctrl Wigend_Out:wigend_out|wigend_0 } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 831 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.42 % ) " "Info: Total cell delay = 1.776 ns ( 64.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.58 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl Wigend_Out:wigend_out|wigend_0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.757 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out|wigend_0 } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.758 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.758 ns Wigend_Out:wigend_out\|counter\[7\] 3 REG LCFF_X8_Y4_N31 46 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X8_Y4_N31; Fanout = 46; REG Node = 'Wigend_Out:wigend_out\|counter\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl Wigend_Out:wigend_out|counter[7] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 881 21 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.39 % ) " "Info: Total cell delay = 1.776 ns ( 64.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.61 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl Wigend_Out:wigend_out|counter[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out|counter[7] } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl Wigend_Out:wigend_out|wigend_0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.757 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out|wigend_0 } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl Wigend_Out:wigend_out|counter[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out|counter[7] } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 881 21 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 831 18 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.819 ns" { Wigend_Out:wigend_out|counter[7] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_o2_7[1] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_a3_54[1] Wigend_Out:wigend_out|wigend_59_iv_0_a3_9[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1[0] Wigend_Out:wigend_out|wigend_59_iv_0_m2_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_0[0] Wigend_Out:wigend_out|wigend_59_iv_0[0] Wigend_Out:wigend_out|wigend_0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.819 ns" { Wigend_Out:wigend_out|counter[7] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_o2_7[1] Wigend_Out:wigend_out|wigend_59_iv_i_i_0_a3_54[1] Wigend_Out:wigend_out|wigend_59_iv_0_a3_9[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_o3_1[0] Wigend_Out:wigend_out|wigend_59_iv_0_m2_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out|wigend_59_iv_0_0[0] Wigend_Out:wigend_out|wigend_59_iv_0[0] Wigend_Out:wigend_out|wigend_0 } { 0.000ns 0.724ns 1.063ns 1.080ns 0.366ns 1.008ns 1.018ns 0.368ns 0.375ns 0.367ns 0.000ns } { 0.000ns 0.534ns 0.206ns 0.206ns 0.202ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl Wigend_Out:wigend_out|wigend_0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.757 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out|wigend_0 } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl Wigend_Out:wigend_out|counter[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out|counter[7] } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nWE " "Info: No valid register-to-register data paths exist for clock \"nWE\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Wigend_In:wigend_in\|overtime_delay3_i Wigend_In:wigend_in\|wigend_bitcnt_2 clk 531 ps " "Info: Found hold time violation between source  pin or register \"Wigend_In:wigend_in\|overtime_delay3_i\" and destination pin or register \"Wigend_In:wigend_in\|wigend_bitcnt_2\" for clock \"clk\" (Hold time is 531 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.969 ns + Largest " "Info: + Largest clock skew is 2.969 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.719 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.970 ns) 3.054 ns Wigend_In:wigend_in\|wil_clk_i 3 REG LCFF_X27_Y6_N23 1 " "Info: 3: + IC(0.831 ns) + CELL(0.970 ns) = 3.054 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 1; REG Node = 'Wigend_In:wigend_in\|wil_clk_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.801 ns" { clk~clkctrl Wigend_In:wigend_in|wil_clk_i } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 112 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 4.223 ns Wigend_In:wigend_in\|wil_clk_i~clkctrl 4 COMB CLKCTRL_G5 5 " "Info: 4: + IC(1.169 ns) + CELL(0.000 ns) = 4.223 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'Wigend_In:wigend_in\|wil_clk_i~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.169 ns" { Wigend_In:wigend_in|wil_clk_i Wigend_In:wigend_in|wil_clk_i~clkctrl } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 112 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 5.719 ns Wigend_In:wigend_in\|wigend_bitcnt_2 5 REG LCFF_X6_Y5_N5 7 " "Info: 5: + IC(0.830 ns) + CELL(0.666 ns) = 5.719 ns; Loc. = LCFF_X6_Y5_N5; Fanout = 7; REG Node = 'Wigend_In:wigend_in\|wigend_bitcnt_2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.496 ns" { Wigend_In:wigend_in|wil_clk_i~clkctrl Wigend_In:wigend_in|wigend_bitcnt_2 } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 72 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 48.02 % ) " "Info: Total cell delay = 2.746 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.973 ns ( 51.98 % ) " "Info: Total interconnect delay = 2.973 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.719 ns" { clk clk~clkctrl Wigend_In:wigend_in|wil_clk_i Wigend_In:wigend_in|wil_clk_i~clkctrl Wigend_In:wigend_in|wigend_bitcnt_2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.719 ns" { clk clk~combout clk~clkctrl Wigend_In:wigend_in|wil_clk_i Wigend_In:wigend_in|wil_clk_i~clkctrl Wigend_In:wigend_in|wigend_bitcnt_2 } { 0.000ns 0.000ns 0.143ns 0.831ns 1.169ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.750 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.750 ns Wigend_In:wigend_in\|overtime_delay3_i 3 REG LCFF_X27_Y6_N17 5 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X27_Y6_N17; Fanout = 5; REG Node = 'Wigend_In:wigend_in\|overtime_delay3_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl Wigend_In:wigend_in|overtime_delay3_i } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 117 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.58 % ) " "Info: Total cell delay = 1.776 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl Wigend_In:wigend_in|overtime_delay3_i } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.750 ns" { clk clk~combout clk~clkctrl Wigend_In:wigend_in|overtime_delay3_i } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.719 ns" { clk clk~clkctrl Wigend_In:wigend_in|wil_clk_i Wigend_In:wigend_in|wil_clk_i~clkctrl Wigend_In:wigend_in|wigend_bitcnt_2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.719 ns" { clk clk~combout clk~clkctrl Wigend_In:wigend_in|wil_clk_i Wigend_In:wigend_in|wil_clk_i~clkctrl Wigend_In:wigend_in|wigend_bitcnt_2 } { 0.000ns 0.000ns 0.143ns 0.831ns 1.169ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl Wigend_In:wigend_in|overtime_delay3_i } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.750 ns" { clk clk~combout clk~clkctrl Wigend_In:wigend_in|overtime_delay3_i } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 117 25 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.440 ns - Shortest register register " "Info: - Shortest register to register delay is 2.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wigend_In:wigend_in\|overtime_delay3_i 1 REG LCFF_X27_Y6_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N17; Fanout = 5; REG Node = 'Wigend_In:wigend_in\|overtime_delay3_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Wigend_In:wigend_in|overtime_delay3_i } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 117 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(0.202 ns) 2.332 ns Wigend_In:wigend_in\|wigend_bitcnt_7_i\[2\] 2 COMB LCCOMB_X6_Y5_N4 1 " "Info: 2: + IC(2.130 ns) + CELL(0.202 ns) = 2.332 ns; Loc. = LCCOMB_X6_Y5_N4; Fanout = 1; COMB Node = 'Wigend_In:wigend_in\|wigend_bitcnt_7_i\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.332 ns" { Wigend_In:wigend_in|overtime_delay3_i Wigend_In:wigend_in|wigend_bitcnt_7_i[2] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 88 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.440 ns Wigend_In:wigend_in\|wigend_bitcnt_2 3 REG LCFF_X6_Y5_N5 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.440 ns; Loc. = LCFF_X6_Y5_N5; Fanout = 7; REG Node = 'Wigend_In:wigend_in\|wigend_bitcnt_2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Wigend_In:wigend_in|wigend_bitcnt_7_i[2] Wigend_In:wigend_in|wigend_bitcnt_2 } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 72 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 12.70 % ) " "Info: Total cell delay = 0.310 ns ( 12.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 87.30 % ) " "Info: Total interconnect delay = 2.130 ns ( 87.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.440 ns" { Wigend_In:wigend_in|overtime_delay3_i Wigend_In:wigend_in|wigend_bitcnt_7_i[2] Wigend_In:wigend_in|wigend_bitcnt_2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.440 ns" { Wigend_In:wigend_in|overtime_delay3_i Wigend_In:wigend_in|wigend_bitcnt_7_i[2] Wigend_In:wigend_in|wigend_bitcnt_2 } { 0.000ns 2.130ns 0.000ns } { 0.000ns 0.202ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 72 25 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.719 ns" { clk clk~clkctrl Wigend_In:wigend_in|wil_clk_i Wigend_In:wigend_in|wil_clk_i~clkctrl Wigend_In:wigend_in|wigend_bitcnt_2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.719 ns" { clk clk~combout clk~clkctrl Wigend_In:wigend_in|wil_clk_i Wigend_In:wigend_in|wil_clk_i~clkctrl Wigend_In:wigend_in|wigend_bitcnt_2 } { 0.000ns 0.000ns 0.143ns 0.831ns 1.169ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl Wigend_In:wigend_in|overtime_delay3_i } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.750 ns" { clk clk~combout clk~clkctrl Wigend_In:wigend_in|overtime_delay3_i } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.440 ns" { Wigend_In:wigend_in|overtime_delay3_i Wigend_In:wigend_in|wigend_bitcnt_7_i[2] Wigend_In:wigend_in|wigend_bitcnt_2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.440 ns" { Wigend_In:wigend_in|overtime_delay3_i Wigend_In:wigend_in|wigend_bitcnt_7_i[2] Wigend_In:wigend_in|wigend_bitcnt_2 } { 0.000ns 2.130ns 0.000ns } { 0.000ns 0.202ns 0.108ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "wil_out_irq_flag addr\[6\] clk 12.502 ns register " "Info: tsu for register \"wil_out_irq_flag\" (data pin = \"addr\[6\]\", clock pin = \"clk\") is 12.502 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.297 ns + Longest pin register " "Info: + Longest pin to register delay is 15.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns addr\[6\] 1 PIN PIN_58 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 2; PIN Node = 'addr\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3621 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.105 ns) + CELL(0.539 ns) 7.578 ns un1_addr_21_0_0_a2_1_a_x 2 COMB LCCOMB_X9_Y1_N26 1 " "Info: 2: + IC(6.105 ns) + CELL(0.539 ns) = 7.578 ns; Loc. = LCCOMB_X9_Y1_N26; Fanout = 1; COMB Node = 'un1_addr_21_0_0_a2_1_a_x'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.644 ns" { addr[6] un1_addr_21_0_0_a2_1_a_x } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3716 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.615 ns) 8.559 ns un1_addr_21_0_0_a2_1 3 COMB LCCOMB_X9_Y1_N22 8 " "Info: 3: + IC(0.366 ns) + CELL(0.615 ns) = 8.559 ns; Loc. = LCCOMB_X9_Y1_N22; Fanout = 8; COMB Node = 'un1_addr_21_0_0_a2_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.981 ns" { un1_addr_21_0_0_a2_1_a_x un1_addr_21_0_0_a2_1 } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3715 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.370 ns) 9.991 ns un1_nGCS_2_0_a2_0_a2_1_x 4 COMB LCCOMB_X5_Y1_N18 4 " "Info: 4: + IC(1.062 ns) + CELL(0.370 ns) = 9.991 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 4; COMB Node = 'un1_nGCS_2_0_a2_0_a2_1_x'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.432 ns" { un1_addr_21_0_0_a2_1 un1_nGCS_2_0_a2_0_a2_1_x } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3723 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.577 ns) 10.963 ns un1_wil_in_irq_flag11_0_0_a2 5 COMB LCCOMB_X5_Y1_N4 4 " "Info: 5: + IC(0.395 ns) + CELL(0.577 ns) = 10.963 ns; Loc. = LCCOMB_X5_Y1_N4; Fanout = 4; COMB Node = 'un1_wil_in_irq_flag11_0_0_a2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.972 ns" { un1_nGCS_2_0_a2_0_a2_1_x un1_wil_in_irq_flag11_0_0_a2 } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3730 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.624 ns) 13.416 ns N_876_i 6 COMB LCCOMB_X7_Y5_N8 1 " "Info: 6: + IC(1.829 ns) + CELL(0.624 ns) = 13.416 ns; Loc. = LCCOMB_X7_Y5_N8; Fanout = 1; COMB Node = 'N_876_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.453 ns" { un1_wil_in_irq_flag11_0_0_a2 N_876_i } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3704 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.855 ns) 15.297 ns wil_out_irq_flag 7 REG LCFF_X6_Y4_N1 1 " "Info: 7: + IC(1.026 ns) + CELL(0.855 ns) = 15.297 ns; Loc. = LCFF_X6_Y4_N1; Fanout = 1; REG Node = 'wil_out_irq_flag'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { N_876_i wil_out_irq_flag } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3702 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.514 ns ( 29.51 % ) " "Info: Total cell delay = 4.514 ns ( 29.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.783 ns ( 70.49 % ) " "Info: Total interconnect delay = 10.783 ns ( 70.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.297 ns" { addr[6] un1_addr_21_0_0_a2_1_a_x un1_addr_21_0_0_a2_1 un1_nGCS_2_0_a2_0_a2_1_x un1_wil_in_irq_flag11_0_0_a2 N_876_i wil_out_irq_flag } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.297 ns" { addr[6] addr[6]~combout un1_addr_21_0_0_a2_1_a_x un1_addr_21_0_0_a2_1 un1_nGCS_2_0_a2_0_a2_1_x un1_wil_in_irq_flag11_0_0_a2 N_876_i wil_out_irq_flag } { 0.000ns 0.000ns 6.105ns 0.366ns 1.062ns 0.395ns 1.829ns 1.026ns } { 0.000ns 0.934ns 0.539ns 0.615ns 0.370ns 0.577ns 0.624ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3702 24 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.755 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 40 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3610 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.755 ns wil_out_irq_flag 3 REG LCFF_X6_Y4_N1 1 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X6_Y4_N1; Fanout = 1; REG Node = 'wil_out_irq_flag'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.502 ns" { clk~clkctrl wil_out_irq_flag } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3702 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.46 % ) " "Info: Total cell delay = 1.776 ns ( 64.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.54 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl wil_out_irq_flag } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.755 ns" { clk clk~combout clk~clkctrl wil_out_irq_flag } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.297 ns" { addr[6] un1_addr_21_0_0_a2_1_a_x un1_addr_21_0_0_a2_1 un1_nGCS_2_0_a2_0_a2_1_x un1_wil_in_irq_flag11_0_0_a2 N_876_i wil_out_irq_flag } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.297 ns" { addr[6] addr[6]~combout un1_addr_21_0_0_a2_1_a_x un1_addr_21_0_0_a2_1 un1_nGCS_2_0_a2_0_a2_1_x un1_wil_in_irq_flag11_0_0_a2 N_876_i wil_out_irq_flag } { 0.000ns 0.000ns 6.105ns 0.366ns 1.062ns 0.395ns 1.829ns 1.026ns } { 0.000ns 0.934ns 0.539ns 0.615ns 0.370ns 0.577ns 0.624ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl wil_out_irq_flag } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.755 ns" { clk clk~combout clk~clkctrl wil_out_irq_flag } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.110ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "nWE data\[6\] wigend_reg_out\[6\] 19.219 ns register " "Info: tco from clock \"nWE\" to destination pin \"data\[6\]\" through register \"wigend_reg_out\[6\]\" is 19.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nWE source 7.352 ns + Longest register " "Info: + Longest clock path from clock \"nWE\" to source register is 7.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns nWE 1 CLK PIN_52 36 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 36; CLK Node = 'nWE'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { nWE } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3617 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.742 ns) + CELL(0.666 ns) 7.352 ns wigend_reg_out\[6\] 2 REG LCFF_X6_Y4_N29 3 " "Info: 2: + IC(5.742 ns) + CELL(0.666 ns) = 7.352 ns; Loc. = LCFF_X6_Y4_N29; Fanout = 3; REG Node = 'wigend_reg_out\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.408 ns" { nWE wigend_reg_out[6] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3654 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 21.90 % ) " "Info: Total cell delay = 1.610 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.742 ns ( 78.10 % ) " "Info: Total interconnect delay = 5.742 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.352 ns" { nWE wigend_reg_out[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.352 ns" { nWE nWE~combout wigend_reg_out[6] } { 0.000ns 0.000ns 5.742ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3654 28 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.563 ns + Longest register pin " "Info: + Longest register to pin delay is 11.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wigend_reg_out\[6\] 1 REG LCFF_X6_Y4_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y4_N29; Fanout = 3; REG Node = 'wigend_reg_out\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { wigend_reg_out[6] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3654 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.311 ns) + CELL(0.577 ns) 2.888 ns wdata_1_i_0_a\[6\] 2 COMB LCCOMB_X6_Y1_N4 1 " "Info: 2: + IC(2.311 ns) + CELL(0.577 ns) = 2.888 ns; Loc. = LCCOMB_X6_Y1_N4; Fanout = 1; COMB Node = 'wdata_1_i_0_a\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.888 ns" { wigend_reg_out[6] wdata_1_i_0_a[6] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3664 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.535 ns) 4.524 ns wdata_1_i_0\[6\] 3 COMB LCCOMB_X6_Y2_N6 2 " "Info: 3: + IC(1.101 ns) + CELL(0.535 ns) = 4.524 ns; Loc. = LCCOMB_X6_Y2_N6; Fanout = 2; COMB Node = 'wdata_1_i_0\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.636 ns" { wdata_1_i_0_a[6] wdata_1_i_0[6] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3652 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.695 ns) 7.219 ns SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\] 4 COMB LOOP LCCOMB_X5_Y4_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(2.695 ns) = 7.219 ns; Loc. = LCCOMB_X5_Y4_N10; Fanout = 2; COMB LOOP Node = 'SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\]'" { { "Info" "ITDB_PART_OF_SCC" "SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\] LCCOMB_X5_Y4_N10 " "Info: Loc. = LCCOMB_X5_Y4_N10; Node \"SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0} { "Info" "ITDB_PART_OF_SCC" "SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\]~2 LCCOMB_X5_Y4_N22 " "Info: Loc. = LCCOMB_X5_Y4_N22; Node \"SYNLPM_LATRS1:wdata_6__Z\|lpm_latch:U1\|latches\[0\]~2\"" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0]~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0]~2 } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.695 ns" { wdata_1_i_0[6] SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(3.066 ns) 11.563 ns data\[6\] 5 PIN PIN_28 0 " "Info: 5: + IC(1.278 ns) + CELL(3.066 ns) = 11.563 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'data\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.344 ns" { SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0] data[6] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3622 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.873 ns ( 59.44 % ) " "Info: Total cell delay = 6.873 ns ( 59.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.690 ns ( 40.56 % ) " "Info: Total interconnect delay = 4.690 ns ( 40.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.563 ns" { wigend_reg_out[6] wdata_1_i_0_a[6] wdata_1_i_0[6] SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0] data[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.563 ns" { wigend_reg_out[6] wdata_1_i_0_a[6] wdata_1_i_0[6] SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0] data[6] } { 0.000ns 2.311ns 1.101ns 0.000ns 1.278ns } { 0.000ns 0.577ns 0.535ns 2.695ns 3.066ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.352 ns" { nWE wigend_reg_out[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.352 ns" { nWE nWE~combout wigend_reg_out[6] } { 0.000ns 0.000ns 5.742ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.563 ns" { wigend_reg_out[6] wdata_1_i_0_a[6] wdata_1_i_0[6] SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0] data[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.563 ns" { wigend_reg_out[6] wdata_1_i_0_a[6] wdata_1_i_0[6] SYNLPM_LATRS1:wdata_6__Z|lpm_latch:U1|latches[0] data[6] } { 0.000ns 2.311ns 1.101ns 0.000ns 1.278ns } { 0.000ns 0.577ns 0.535ns 2.695ns 3.066ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[6\] data\[5\] 20.458 ns Longest " "Info: Longest tpd from source pin \"addr\[6\]\" to destination pin \"data\[5\]\" is 20.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns addr\[6\] 1 PIN PIN_58 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 2; PIN Node = 'addr\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3621 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.105 ns) + CELL(0.539 ns) 7.578 ns un1_addr_21_0_0_a2_1_a_x 2 COMB LCCOMB_X9_Y1_N26 1 " "Info: 2: + IC(6.105 ns) + CELL(0.539 ns) = 7.578 ns; Loc. = LCCOMB_X9_Y1_N26; Fanout = 1; COMB Node = 'un1_addr_21_0_0_a2_1_a_x'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.644 ns" { addr[6] un1_addr_21_0_0_a2_1_a_x } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3716 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.615 ns) 8.559 ns un1_addr_21_0_0_a2_1 3 COMB LCCOMB_X9_Y1_N22 8 " "Info: 3: + IC(0.366 ns) + CELL(0.615 ns) = 8.559 ns; Loc. = LCCOMB_X9_Y1_N22; Fanout = 8; COMB Node = 'un1_addr_21_0_0_a2_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.981 ns" { un1_addr_21_0_0_a2_1_a_x un1_addr_21_0_0_a2_1 } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3715 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.370 ns) 9.991 ns un1_nGCS_2_0_a2_0_a2_1_x 4 COMB LCCOMB_X5_Y1_N18 4 " "Info: 4: + IC(1.062 ns) + CELL(0.370 ns) = 9.991 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 4; COMB Node = 'un1_nGCS_2_0_a2_0_a2_1_x'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.432 ns" { un1_addr_21_0_0_a2_1 un1_nGCS_2_0_a2_0_a2_1_x } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3723 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.616 ns) 11.001 ns un1_nGCS_3_0_0_a2_2 5 COMB LCCOMB_X5_Y1_N14 5 " "Info: 5: + IC(0.394 ns) + CELL(0.616 ns) = 11.001 ns; Loc. = LCCOMB_X5_Y1_N14; Fanout = 5; COMB Node = 'un1_nGCS_3_0_0_a2_2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { un1_nGCS_2_0_a2_0_a2_1_x un1_nGCS_3_0_0_a2_2 } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3708 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.370 ns) 11.767 ns un1_wdata31 6 COMB LCCOMB_X5_Y1_N0 1 " "Info: 6: + IC(0.396 ns) + CELL(0.370 ns) = 11.767 ns; Loc. = LCCOMB_X5_Y1_N0; Fanout = 1; COMB Node = 'un1_wdata31'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.766 ns" { un1_nGCS_3_0_0_a2_2 un1_wdata31 } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3680 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.000 ns) 13.282 ns un1_wdata31~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(1.515 ns) + CELL(0.000 ns) = 13.282 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'un1_wdata31~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.515 ns" { un1_wdata31 un1_wdata31~clkctrl } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3680 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.730 ns) 16.012 ns SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\] 8 COMB LOOP LCCOMB_X5_Y4_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(2.730 ns) = 16.012 ns; Loc. = LCCOMB_X5_Y4_N6; Fanout = 2; COMB LOOP Node = 'SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\]'" { { "Info" "ITDB_PART_OF_SCC" "SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\]~2 LCCOMB_X5_Y4_N30 " "Info: Loc. = LCCOMB_X5_Y4_N30; Node \"SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\]~2\"" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SYNLPM_LATRS1:wdata_5__Z|lpm_latch:U1|latches[0]~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0} { "Info" "ITDB_PART_OF_SCC" "SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\] LCCOMB_X5_Y4_N6 " "Info: Loc. = LCCOMB_X5_Y4_N6; Node \"SYNLPM_LATRS1:wdata_5__Z\|lpm_latch:U1\|latches\[0\]\"" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SYNLPM_LATRS1:wdata_5__Z|lpm_latch:U1|latches[0] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SYNLPM_LATRS1:wdata_5__Z|lpm_latch:U1|latches[0]~2 } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SYNLPM_LATRS1:wdata_5__Z|lpm_latch:U1|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.730 ns" { un1_wdata31~clkctrl SYNLPM_LATRS1:wdata_5__Z|lpm_latch:U1|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_latch.tdf" 49 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(3.066 ns) 20.458 ns data\[5\] 9 PIN PIN_27 0 " "Info: 9: + IC(1.380 ns) + CELL(3.066 ns) = 20.458 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'data\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.446 ns" { SYNLPM_LATRS1:wdata_5__Z|lpm_latch:U1|latches[0] data[5] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3622 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.240 ns ( 45.17 % ) " "Info: Total cell delay = 9.240 ns ( 45.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.218 ns ( 54.83 % ) " "Info: Total interconnect delay = 11.218 ns ( 54.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "20.458 ns" { addr[6] un1_addr_21_0_0_a2_1_a_x un1_addr_21_0_0_a2_1 un1_nGCS_2_0_a2_0_a2_1_x un1_nGCS_3_0_0_a2_2 un1_wdata31 un1_wdata31~clkctrl SYNLPM_LATRS1:wdata_5__Z|lpm_latch:U1|latches[0] data[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "20.458 ns" { addr[6] addr[6]~combout un1_addr_21_0_0_a2_1_a_x un1_addr_21_0_0_a2_1 un1_nGCS_2_0_a2_0_a2_1_x un1_nGCS_3_0_0_a2_2 un1_wdata31 un1_wdata31~clkctrl SYNLPM_LATRS1:wdata_5__Z|lpm_latch:U1|latches[0] data[5] } { 0.000ns 0.000ns 6.105ns 0.366ns 1.062ns 0.394ns 0.396ns 1.515ns 0.000ns 1.380ns } { 0.000ns 0.934ns 0.539ns 0.615ns 0.370ns 0.616ns 0.370ns 0.000ns 2.730ns 3.066ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "FPGA_IOz data\[5\] nWE 0.210 ns register " "Info: th for register \"FPGA_IOz\" (data pin = \"data\[5\]\", clock pin = \"nWE\") is 0.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nWE destination 7.326 ns + Longest register " "Info: + Longest clock path from clock \"nWE\" to destination register is 7.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns nWE 1 CLK PIN_52 36 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 36; CLK Node = 'nWE'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { nWE } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3617 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.716 ns) + CELL(0.666 ns) 7.326 ns FPGA_IOz 2 REG LCFF_X6_Y2_N31 1 " "Info: 2: + IC(5.716 ns) + CELL(0.666 ns) = 7.326 ns; Loc. = LCFF_X6_Y2_N31; Fanout = 1; REG Node = 'FPGA_IOz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.382 ns" { nWE FPGA_IOz } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3695 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 21.98 % ) " "Info: Total cell delay = 1.610 ns ( 21.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.716 ns ( 78.02 % ) " "Info: Total interconnect delay = 5.716 ns ( 78.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.326 ns" { nWE FPGA_IOz } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.326 ns" { nWE nWE~combout FPGA_IOz } { 0.000ns 0.000ns 5.716ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3695 16 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.422 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[5\] 1 PIN PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'data\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3622 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns data_c\[5\] 2 COMB IOC_X0_Y5_N3 4 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y5_N3; Fanout = 4; COMB Node = 'data_c\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.955 ns" { data[5] data_c[5] } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3655 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.153 ns) + CELL(0.206 ns) 7.314 ns FPGA_IOz~feeder 3 COMB LCCOMB_X6_Y2_N30 1 " "Info: 3: + IC(6.153 ns) + CELL(0.206 ns) = 7.314 ns; Loc. = LCCOMB_X6_Y2_N30; Fanout = 1; COMB Node = 'FPGA_IOz~feeder'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.359 ns" { data_c[5] FPGA_IOz~feeder } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3695 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.422 ns FPGA_IOz 4 REG LCFF_X6_Y2_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.422 ns; Loc. = LCFF_X6_Y2_N31; Fanout = 1; REG Node = 'FPGA_IOz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { FPGA_IOz~feeder FPGA_IOz } "NODE_NAME" } } { "buffer.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/DM642/v4/fpga_v2/buffer/buffer/buffer.vqm" 3695 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 17.10 % ) " "Info: Total cell delay = 1.269 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.153 ns ( 82.90 % ) " "Info: Total interconnect delay = 6.153 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.422 ns" { data[5] data_c[5] FPGA_IOz~feeder FPGA_IOz } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.422 ns" { data[5] data_c[5] FPGA_IOz~feeder FPGA_IOz } { 0.000ns 0.000ns 6.153ns 0.000ns } { 0.000ns 0.955ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.326 ns" { nWE FPGA_IOz } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.326 ns" { nWE nWE~combout FPGA_IOz } { 0.000ns 0.000ns 5.716ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.422 ns" { data[5] data_c[5] FPGA_IOz~feeder FPGA_IOz } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.422 ns" { data[5] data_c[5] FPGA_IOz~feeder FPGA_IOz } { 0.000ns 0.000ns 6.153ns 0.000ns } { 0.000ns 0.955ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 13:03:02 2011 " "Info: Processing ended: Tue Nov 01 13:03:02 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
