<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srsRAN Docs: srsran::pucch_pdu_validator_impl Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">srsRAN Docs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d9/def/namespacesrsran.html">srsran</a></li><li class="navelem"><a class="el" href="../../d6/d8c/classsrsran_1_1pucch__pdu__validator__impl.html">pucch_pdu_validator_impl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="../../d0/d93/classsrsran_1_1pucch__pdu__validator__impl-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">srsran::pucch_pdu_validator_impl Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Implements a parameter validator for <a class="el" href="../../dc/d6d/classsrsran_1_1pucch__processor__impl.html">pucch_processor_impl</a>.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../df/d64/pucch__processor__impl_8h_source.html">pucch_processor_impl.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for srsran::pucch_pdu_validator_impl:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/dc1/classsrsran_1_1pucch__pdu__validator__impl__inherit__graph.png" border="0" usemap="#asrsran_1_1pucch__pdu__validator__impl_inherit__map" alt="Inheritance graph"/></div>
<map name="asrsran_1_1pucch__pdu__validator__impl_inherit__map" id="asrsran_1_1pucch__pdu__validator__impl_inherit__map">
<area shape="rect" title="Implements a parameter validator for pucch_processor_impl." alt="" coords="5,219,237,399"/>
<area shape="rect" href="../../d4/d01/classsrsran_1_1pucch__pdu__validator.html" title="Describes the PUCCH processor validator interface." alt="" coords="23,5,219,171"/>
<area shape="poly" title=" " alt="" coords="124,185,124,219,119,219,119,185"/>
</map>
</div>
<div class="dynheader">
Collaboration diagram for srsran::pucch_pdu_validator_impl:</div>
<div class="dyncontent">
<div class="center"><img src="../../d1/d9e/classsrsran_1_1pucch__pdu__validator__impl__coll__graph.png" border="0" usemap="#asrsran_1_1pucch__pdu__validator__impl_coll__map" alt="Collaboration graph"/></div>
<map name="asrsran_1_1pucch__pdu__validator__impl_coll__map" id="asrsran_1_1pucch__pdu__validator__impl_coll__map">
<area shape="rect" title="Implements a parameter validator for pucch_processor_impl." alt="" coords="5,219,237,399"/>
<area shape="rect" href="../../d4/d01/classsrsran_1_1pucch__pdu__validator.html" title="Describes the PUCCH processor validator interface." alt="" coords="23,5,219,171"/>
<area shape="poly" title=" " alt="" coords="124,185,124,219,119,219,119,185"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1a67c5ef3e5a0b51bce77f3de6f617bb" id="r_a1a67c5ef3e5a0b51bce77f3de6f617bb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a67c5ef3e5a0b51bce77f3de6f617bb">pucch_pdu_validator_impl</a> (<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html">channel_estimate::channel_estimate_dimensions</a> &amp;<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">ce_dims_</a>)</td></tr>
<tr class="memdesc:a1a67c5ef3e5a0b51bce77f3de6f617bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a PUCCH processor validator.  <br /></td></tr>
<tr class="separator:a1a67c5ef3e5a0b51bce77f3de6f617bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c42277a1ddc1092061218534fa3eda3" id="r_a9c42277a1ddc1092061218534fa3eda3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/db9/classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c42277a1ddc1092061218534fa3eda3">is_valid</a> (<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d5/d28/structsrsran_1_1pucch__processor_1_1format0__configuration.html">pucch_processor::format0_configuration</a> &amp;config) <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">override</a></td></tr>
<tr class="memdesc:a9c42277a1ddc1092061218534fa3eda3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validates PUCCH Format 0 configuration parameters.  <br /></td></tr>
<tr class="separator:a9c42277a1ddc1092061218534fa3eda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb359a4444adb08b94a5e7dfeb57603b" id="r_abb359a4444adb08b94a5e7dfeb57603b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/db9/classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb359a4444adb08b94a5e7dfeb57603b">is_valid</a> (<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html">pucch_processor::format1_configuration</a> &amp;config) <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">override</a></td></tr>
<tr class="memdesc:abb359a4444adb08b94a5e7dfeb57603b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validates PUCCH Format 1 configuration parameters.  <br /></td></tr>
<tr class="separator:abb359a4444adb08b94a5e7dfeb57603b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2a429a568924fbd7168a12c4ba9cdd" id="r_a8c2a429a568924fbd7168a12c4ba9cdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/db9/classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c2a429a568924fbd7168a12c4ba9cdd">is_valid</a> (<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html">pucch_processor::format2_configuration</a> &amp;config) <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">override</a></td></tr>
<tr class="memdesc:a8c2a429a568924fbd7168a12c4ba9cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validates PUCCH Format 2 configuration parameters.  <br /></td></tr>
<tr class="separator:a8c2a429a568924fbd7168a12c4ba9cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ee0aa6786b15e5501fb2c7cad09dd1" id="r_a67ee0aa6786b15e5501fb2c7cad09dd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/db9/classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67ee0aa6786b15e5501fb2c7cad09dd1">is_valid</a> (<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d1/d66/structsrsran_1_1pucch__processor_1_1format3__configuration.html">pucch_processor::format3_configuration</a> &amp;config) <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">override</a></td></tr>
<tr class="memdesc:a67ee0aa6786b15e5501fb2c7cad09dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validates PUCCH Format 3 configuration parameters.  <br /></td></tr>
<tr class="separator:a67ee0aa6786b15e5501fb2c7cad09dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2163355680120fdbb75ca8eba00cf7b" id="r_af2163355680120fdbb75ca8eba00cf7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/db9/classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2163355680120fdbb75ca8eba00cf7b">is_valid</a> (<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d7/d80/structsrsran_1_1pucch__processor_1_1format4__configuration.html">pucch_processor::format4_configuration</a> &amp;config) <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">override</a></td></tr>
<tr class="memdesc:af2163355680120fdbb75ca8eba00cf7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validates PUCCH Format 4 configuration parameters.  <br /></td></tr>
<tr class="separator:af2163355680120fdbb75ca8eba00cf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classsrsran_1_1pucch__pdu__validator"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classsrsran_1_1pucch__pdu__validator')"><img src="../../closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="../../d4/d01/classsrsran_1_1pucch__pdu__validator.html">srsran::pucch_pdu_validator</a></td></tr>
<tr class="memitem:ac6ad5f5c8b5cb8ee0026e60da61eb4bf inherit pub_methods_classsrsran_1_1pucch__pdu__validator" id="r_ac6ad5f5c8b5cb8ee0026e60da61eb4bf"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><b>~pucch_pdu_validator</b> ()=<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">default</a></td></tr>
<tr class="memdesc:ac6ad5f5c8b5cb8ee0026e60da61eb4bf inherit pub_methods_classsrsran_1_1pucch__pdu__validator"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default destructor. <br /></td></tr>
<tr class="separator:ac6ad5f5c8b5cb8ee0026e60da61eb4bf inherit pub_methods_classsrsran_1_1pucch__pdu__validator"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Implements a parameter validator for <a class="el" href="../../dc/d6d/classsrsran_1_1pucch__processor__impl.html">pucch_processor_impl</a>. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a1a67c5ef3e5a0b51bce77f3de6f617bb" name="a1a67c5ef3e5a0b51bce77f3de6f617bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a67c5ef3e5a0b51bce77f3de6f617bb">&#9670;&#160;</a></span>pucch_pdu_validator_impl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">srsran::pucch_pdu_validator_impl::pucch_pdu_validator_impl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html">channel_estimate::channel_estimate_dimensions</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ce_dims_</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructs a PUCCH processor validator. </p>
<p>The channel estimate dimensions are used to set the bandwidth, slot duration, number of receive ports and transmit layers.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ce_dims_</td><td>Provides the channel estimates dimensions. </td></tr>
  </table>
  </dd>
</dl>
<div class="fragment"><div class="line"><span class="lineno">   44</span>                                                                                                 : ce_dims(<a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">ce_dims_</a>)</div>
<div class="line"><span class="lineno">   45</span>  {</div>
<div class="line"><span class="lineno">   46</span>    <span class="comment">// Do nothing.</span></div>
<div class="line"><span class="lineno">   47</span>  }</div>
<div class="ttc" id="anamespacesrsran_html_a58e7c9f2c51a9ad6a0899b46d5315723"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">srsran::mask_msb_ones</a></div><div class="ttdeci">constexpr Integer mask_msb_ones(size_t N)</div><div class="ttdoc">Returns an unsigned integer with the N most significant bits (MSB) set to one, and the remaining bits...</div><div class="ttdef"><b>Definition</b> bounded_bitset.h:65</div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a9c42277a1ddc1092061218534fa3eda3" name="a9c42277a1ddc1092061218534fa3eda3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c42277a1ddc1092061218534fa3eda3">&#9670;&#160;</a></span>is_valid() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/db9/classbool.html">bool</a> srsran::pucch_pdu_validator_impl::is_valid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d5/d28/structsrsran_1_1pucch__processor_1_1format0__configuration.html">pucch_processor::format0_configuration</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Validates PUCCH Format 0 configuration parameters. </p>
<dl class="section return"><dt>Returns</dt><dd>True if the parameters contained in <code>config</code> are supported, false otherwise. </dd></dl>

<p>Implements <a class="el" href="../../d4/d01/classsrsran_1_1pucch__pdu__validator.html#aa300ea0d839033ea0bac5a8b9ff790aa">srsran::pucch_pdu_validator</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   50</span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; };</div>
</div><!-- fragment -->
</div>
</div>
<a id="abb359a4444adb08b94a5e7dfeb57603b" name="abb359a4444adb08b94a5e7dfeb57603b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb359a4444adb08b94a5e7dfeb57603b">&#9670;&#160;</a></span>is_valid() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/db9/classbool.html">bool</a> pucch_pdu_validator_impl::is_valid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html">pucch_processor::format1_configuration</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Validates PUCCH Format 1 configuration parameters. </p>
<dl class="section return"><dt>Returns</dt><dd>True if the parameters contained in <code>config</code> are supported, false otherwise. </dd></dl>

<p>Implements <a class="el" href="../../d4/d01/classsrsran_1_1pucch__pdu__validator.html#aa06d165766e11c005561fc21ff081735">srsran::pucch_pdu_validator</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  295</span>{</div>
<div class="line"><span class="lineno">  296</span>  <span class="comment">// The BWP size exceeds the grid dimensions.</span></div>
<div class="line"><span class="lineno">  297</span>  <span class="keywordflow">if</span> ((config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a8788aafb9247684feba749ce0cb5098c">bwp_start_rb</a> + config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a6e8dc581f4e3b0ccc732b0509d059cc8">bwp_size_rb</a>) &gt; ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">nof_prb</a>) {</div>
<div class="line"><span class="lineno">  298</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  299</span>  }</div>
<div class="line"><span class="lineno">  300</span> </div>
<div class="line"><span class="lineno">  301</span>  <span class="comment">// PRB allocation goes beyond the BWP. Recall that PUCCH Format 1 occupies a single PRB.</span></div>
<div class="line"><span class="lineno">  302</span>  <span class="keywordflow">if</span> (config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a1d1270e3549d6902dcf0d2ebb8e1a75a">starting_prb</a> &gt;= config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a6e8dc581f4e3b0ccc732b0509d059cc8">bwp_size_rb</a>) {</div>
<div class="line"><span class="lineno">  303</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  304</span>  }</div>
<div class="line"><span class="lineno">  305</span> </div>
<div class="line"><span class="lineno">  306</span>  <span class="comment">// Second hop PRB allocation goes beyond the BWP.</span></div>
<div class="line"><span class="lineno">  307</span>  <span class="keywordflow">if</span> (config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a3d3f438aaa20c1417fffb694a8d335a4">second_hop_prb</a>.<a class="code hl_function" href="../../d1/d57/classsrsran_1_1optional.html#a2f160539a76c3f4dd0b50b339b81202e">has_value</a>()) {</div>
<div class="line"><span class="lineno">  308</span>    <span class="keywordflow">if</span> (config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a3d3f438aaa20c1417fffb694a8d335a4">second_hop_prb</a>.value() &gt;= config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a6e8dc581f4e3b0ccc732b0509d059cc8">bwp_size_rb</a>) {</div>
<div class="line"><span class="lineno">  309</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  310</span>    }</div>
<div class="line"><span class="lineno">  311</span>  }</div>
<div class="line"><span class="lineno">  312</span> </div>
<div class="line"><span class="lineno">  313</span>  <span class="comment">// None of the occupied symbols can exceed the configured maximum slot size, or the slot size given by the CP.</span></div>
<div class="line"><span class="lineno">  314</span>  <span class="keywordflow">if</span> ((config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#ad38e4c70dce441658c6430f78575b32c">start_symbol_index</a> + config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#aea45ee60c09b050a1493d3a2ae181136">nof_symbols</a> &gt; <a class="code hl_function" href="../../d9/def/namespacesrsran.html#aa1d2bd5d3008afda19c0949d241a73f7">get_nsymb_per_slot</a>(config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#ac014b2ca1e61c28c5cc19c32c51529df">cp</a>)) ||</div>
<div class="line"><span class="lineno">  315</span>      (config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#ad38e4c70dce441658c6430f78575b32c">start_symbol_index</a> + config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#aea45ee60c09b050a1493d3a2ae181136">nof_symbols</a> &gt; ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a759f9917bb054394d9c63c6d200a5da0">nof_symbols</a>)) {</div>
<div class="line"><span class="lineno">  316</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  317</span>  }</div>
<div class="line"><span class="lineno">  318</span> </div>
<div class="line"><span class="lineno">  319</span>  <span class="comment">// The number of receive ports is either zero or exceeds the configured maximum number of receive ports.</span></div>
<div class="line"><span class="lineno">  320</span>  <span class="keywordflow">if</span> (config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#af1192493fa124ce1bf3d0da70e52fb05">ports</a>.empty() || (config.<a class="code hl_variable" href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#af1192493fa124ce1bf3d0da70e52fb05">ports</a>.size() &gt; ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#ac6d21f6cff9ce01f2e5371cad1874fcd">nof_rx_ports</a>)) {</div>
<div class="line"><span class="lineno">  321</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  322</span>  }</div>
<div class="line"><span class="lineno">  323</span> </div>
<div class="line"><span class="lineno">  324</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  325</span>}</div>
<div class="ttc" id="aclasssrsran_1_1optional_html_a2f160539a76c3f4dd0b50b339b81202e"><div class="ttname"><a href="../../d1/d57/classsrsran_1_1optional.html#a2f160539a76c3f4dd0b50b339b81202e">srsran::optional::has_value</a></div><div class="ttdeci">constexpr bool has_value() const noexcept</div><div class="ttdef"><b>Definition</b> optional.h:298</div></div>
<div class="ttc" id="anamespacesrsran_html_aa1d2bd5d3008afda19c0949d241a73f7"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#aa1d2bd5d3008afda19c0949d241a73f7">srsran::get_nsymb_per_slot</a></div><div class="ttdeci">constexpr unsigned get_nsymb_per_slot(const cyclic_prefix cp)</div><div class="ttdoc">Defines the number of OFDM symbols per slot, according to TS 38.211 Tables 4.3.2-1 and 4....</div><div class="ttdef"><b>Definition</b> cyclic_prefix.h:108</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_a24df3f37b165eafa20372fb1a6d92593"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">srsran::channel_estimate::channel_estimate_dimensions::nof_prb</a></div><div class="ttdeci">unsigned nof_prb</div><div class="ttdoc">Number of contiguous PRBs considered for channel estimation.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:61</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_a759f9917bb054394d9c63c6d200a5da0"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a759f9917bb054394d9c63c6d200a5da0">srsran::channel_estimate::channel_estimate_dimensions::nof_symbols</a></div><div class="ttdeci">unsigned nof_symbols</div><div class="ttdoc">Number of contiguous OFDM symbols considered for channel estimation.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_ac6d21f6cff9ce01f2e5371cad1874fcd"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#ac6d21f6cff9ce01f2e5371cad1874fcd">srsran::channel_estimate::channel_estimate_dimensions::nof_rx_ports</a></div><div class="ttdeci">unsigned nof_rx_ports</div><div class="ttdoc">Number of receive ports.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format1__configuration_html_a1d1270e3549d6902dcf0d2ebb8e1a75a"><div class="ttname"><a href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a1d1270e3549d6902dcf0d2ebb8e1a75a">srsran::pucch_processor::format1_configuration::starting_prb</a></div><div class="ttdeci">unsigned starting_prb</div><div class="ttdoc">Lowest PRB index used for the PUCCH transmission within the BWP {0, ..., 274}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:75</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format1__configuration_html_a3d3f438aaa20c1417fffb694a8d335a4"><div class="ttname"><a href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a3d3f438aaa20c1417fffb694a8d335a4">srsran::pucch_processor::format1_configuration::second_hop_prb</a></div><div class="ttdeci">optional&lt; unsigned &gt; second_hop_prb</div><div class="ttdoc">Index of the first PRB after frequency hopping as per TS38.213 Section 9.2.1.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:80</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format1__configuration_html_a6e8dc581f4e3b0ccc732b0509d059cc8"><div class="ttname"><a href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a6e8dc581f4e3b0ccc732b0509d059cc8">srsran::pucch_processor::format1_configuration::bwp_size_rb</a></div><div class="ttdeci">unsigned bwp_size_rb</div><div class="ttdoc">Number of contiguous PRBs allocated to the BWP {1, ..., 275}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:67</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format1__configuration_html_a8788aafb9247684feba749ce0cb5098c"><div class="ttname"><a href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#a8788aafb9247684feba749ce0cb5098c">srsran::pucch_processor::format1_configuration::bwp_start_rb</a></div><div class="ttdeci">unsigned bwp_start_rb</div><div class="ttdoc">BWP start RB index from Point A {0, ..., 274}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:69</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format1__configuration_html_ac014b2ca1e61c28c5cc19c32c51529df"><div class="ttname"><a href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#ac014b2ca1e61c28c5cc19c32c51529df">srsran::pucch_processor::format1_configuration::cp</a></div><div class="ttdeci">cyclic_prefix cp</div><div class="ttdoc">Cyclic prefix configuration for the slot.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:71</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format1__configuration_html_ad38e4c70dce441658c6430f78575b32c"><div class="ttname"><a href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#ad38e4c70dce441658c6430f78575b32c">srsran::pucch_processor::format1_configuration::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">Start symbol index {0, ..., 10}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:96</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format1__configuration_html_aea45ee60c09b050a1493d3a2ae181136"><div class="ttname"><a href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#aea45ee60c09b050a1493d3a2ae181136">srsran::pucch_processor::format1_configuration::nof_symbols</a></div><div class="ttdeci">unsigned nof_symbols</div><div class="ttdoc">Number of symbols for the PUCCH transmission {4, ..., 14}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:94</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format1__configuration_html_af1192493fa124ce1bf3d0da70e52fb05"><div class="ttname"><a href="../../df/dad/structsrsran_1_1pucch__processor_1_1format1__configuration.html#af1192493fa124ce1bf3d0da70e52fb05">srsran::pucch_processor::format1_configuration::ports</a></div><div class="ttdeci">static_vector&lt; uint8_t, MAX_PORTS &gt; ports</div><div class="ttdoc">Port indexes used for the PUCCH reception.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:90</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8c2a429a568924fbd7168a12c4ba9cdd" name="a8c2a429a568924fbd7168a12c4ba9cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c2a429a568924fbd7168a12c4ba9cdd">&#9670;&#160;</a></span>is_valid() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/db9/classbool.html">bool</a> pucch_pdu_validator_impl::is_valid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html">pucch_processor::format2_configuration</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Validates PUCCH Format 2 configuration parameters. </p>
<dl class="section return"><dt>Returns</dt><dd>True if the parameters contained in <code>config</code> are supported, false otherwise. </dd></dl>

<p>Implements <a class="el" href="../../d4/d01/classsrsran_1_1pucch__pdu__validator.html#aa5d5829c22fa45c050d01d89b465bf2f">srsran::pucch_pdu_validator</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  328</span>{</div>
<div class="line"><span class="lineno">  329</span>  <span class="comment">// Count total number of payload bits.</span></div>
<div class="line"><span class="lineno">  330</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">nof_uci_bits</a> = config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a8a7ee11d6cf4b6a8ecafa759227a8e3f">nof_harq_ack</a> + config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a437e0606e1de88f562652ee976788d5e">nof_sr</a> + config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#aa2680b537dfdb436d155047417464176">nof_csi_part1</a> + config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a9e7b19f7f042dba37641eb8d2d1d9fb7">nof_csi_part2</a>;</div>
<div class="line"><span class="lineno">  331</span> </div>
<div class="line"><span class="lineno">  332</span>  <span class="comment">// Calculate effective code rate.</span></div>
<div class="line"><span class="lineno">  333</span>  <span class="keywordtype">float</span> <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">effective_code_rate</a> = <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a83b9213c34597521d07dac1e7434b0ce">pucch_format2_code_rate</a>(config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a2637404adccee083994ceaebbd6a53c8">nof_prb</a>, config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a3628a4021b25cb98fadc14f5d094705f">nof_symbols</a>, <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">nof_uci_bits</a>);</div>
<div class="line"><span class="lineno">  334</span> </div>
<div class="line"><span class="lineno">  335</span>  <span class="comment">// The BWP size exceeds the grid dimensions.</span></div>
<div class="line"><span class="lineno">  336</span>  <span class="keywordflow">if</span> ((config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a817bb6a4ae35cdd490f2530ed8226769">bwp_start_rb</a> + config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a04bbc247408cccf5656651c574732fc9">bwp_size_rb</a>) &gt; ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">nof_prb</a>) {</div>
<div class="line"><span class="lineno">  337</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  338</span>  }</div>
<div class="line"><span class="lineno">  339</span> </div>
<div class="line"><span class="lineno">  340</span>  <span class="comment">// None of the occupied PRB within the BWP can exceed the BWP dimensions.</span></div>
<div class="line"><span class="lineno">  341</span>  <span class="keywordflow">if</span> (config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#af5f9ea053718abe8548a2bbb9d33374e">starting_prb</a> + config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a2637404adccee083994ceaebbd6a53c8">nof_prb</a> &gt; config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a04bbc247408cccf5656651c574732fc9">bwp_size_rb</a>) {</div>
<div class="line"><span class="lineno">  342</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  343</span>  }</div>
<div class="line"><span class="lineno">  344</span> </div>
<div class="line"><span class="lineno">  345</span>  <span class="comment">// None of the occupied symbols can exceed the configured maximum slot size, or the slot size given by the CP.</span></div>
<div class="line"><span class="lineno">  346</span>  <span class="keywordflow">if</span> ((config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#ac94cd56303701d0f2608226b2e7e38af">start_symbol_index</a> + config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a3628a4021b25cb98fadc14f5d094705f">nof_symbols</a> &gt; <a class="code hl_function" href="../../d9/def/namespacesrsran.html#aa1d2bd5d3008afda19c0949d241a73f7">get_nsymb_per_slot</a>(config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#af148178fbdc92c9571f66578ed8c23c0">cp</a>)) ||</div>
<div class="line"><span class="lineno">  347</span>      (config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#ac94cd56303701d0f2608226b2e7e38af">start_symbol_index</a> + config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a3628a4021b25cb98fadc14f5d094705f">nof_symbols</a> &gt; ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a759f9917bb054394d9c63c6d200a5da0">nof_symbols</a>)) {</div>
<div class="line"><span class="lineno">  348</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  349</span>  }</div>
<div class="line"><span class="lineno">  350</span> </div>
<div class="line"><span class="lineno">  351</span>  <span class="comment">// The number of receive ports is either zero or exceeds the configured maximum number of receive ports.</span></div>
<div class="line"><span class="lineno">  352</span>  <span class="keywordflow">if</span> (config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a9f8d83c32aceb0e312824bdff8c81113">ports</a>.empty() || (config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a9f8d83c32aceb0e312824bdff8c81113">ports</a>.size() &gt; ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#ac6d21f6cff9ce01f2e5371cad1874fcd">nof_rx_ports</a>)) {</div>
<div class="line"><span class="lineno">  353</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  354</span>  }</div>
<div class="line"><span class="lineno">  355</span> </div>
<div class="line"><span class="lineno">  356</span>  <span class="comment">// CSI Part 2 is not supported.</span></div>
<div class="line"><span class="lineno">  357</span>  <span class="keywordflow">if</span> (config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a9e7b19f7f042dba37641eb8d2d1d9fb7">nof_csi_part2</a> != 0) {</div>
<div class="line"><span class="lineno">  358</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  359</span>  }</div>
<div class="line"><span class="lineno">  360</span> </div>
<div class="line"><span class="lineno">  361</span>  <span class="comment">// Intra-slot frequency hopping is not supported.</span></div>
<div class="line"><span class="lineno">  362</span>  <span class="keywordflow">if</span> (config.<a class="code hl_variable" href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a3f13ff14f74875424850c0e49cb7bf2a">second_hop_prb</a>.<a class="code hl_function" href="../../d1/d57/classsrsran_1_1optional.html#a2f160539a76c3f4dd0b50b339b81202e">has_value</a>()) {</div>
<div class="line"><span class="lineno">  363</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  364</span>  }</div>
<div class="line"><span class="lineno">  365</span> </div>
<div class="line"><span class="lineno">  366</span>  <span class="comment">// The code rate shall not exceed the maximum.</span></div>
<div class="line"><span class="lineno">  367</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">effective_code_rate</a> &gt; pucch_constants::MAX_CODE_RATE) {</div>
<div class="line"><span class="lineno">  368</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  369</span>  }</div>
<div class="line"><span class="lineno">  370</span> </div>
<div class="line"><span class="lineno">  371</span>  <span class="comment">// UCI payload exceeds the UCI payload size boundaries.</span></div>
<div class="line"><span class="lineno">  372</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">nof_uci_bits</a> &lt; pucch_constants::FORMAT2_MIN_UCI_NBITS ||</div>
<div class="line"><span class="lineno">  373</span>      <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">nof_uci_bits</a> &gt; <a class="code hl_variable" href="../../dc/d6d/classsrsran_1_1pucch__processor__impl.html#a1c4efd807841e52c67da5c1e29e35254">pucch_processor_impl::FORMAT2_MAX_UCI_NBITS</a>) {</div>
<div class="line"><span class="lineno">  374</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  375</span>  }</div>
<div class="line"><span class="lineno">  376</span> </div>
<div class="line"><span class="lineno">  377</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  378</span>}</div>
<div class="ttc" id="aclasssrsran_1_1pucch__processor__impl_html_a1c4efd807841e52c67da5c1e29e35254"><div class="ttname"><a href="../../dc/d6d/classsrsran_1_1pucch__processor__impl.html#a1c4efd807841e52c67da5c1e29e35254">srsran::pucch_processor_impl::FORMAT2_MAX_UCI_NBITS</a></div><div class="ttdeci">static constexpr unsigned FORMAT2_MAX_UCI_NBITS</div><div class="ttdoc">Maximum supported PUCCH Format 2 UCI payload length in number of bits.</div><div class="ttdef"><b>Definition</b> pucch_processor_impl.h:66</div></div>
<div class="ttc" id="anamespacesrsran_html_a83b9213c34597521d07dac1e7434b0ce"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a83b9213c34597521d07dac1e7434b0ce">srsran::pucch_format2_code_rate</a></div><div class="ttdeci">float pucch_format2_code_rate(unsigned nof_prb, unsigned nof_symbols, unsigned nof_payload_bits)</div><div class="ttdoc">Calculates the effective code rate for a PUCCH Format 2 transmission, for CSI of 1 part only.</div><div class="ttdef"><b>Definition</b> pucch_info.h:42</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_a04bbc247408cccf5656651c574732fc9"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a04bbc247408cccf5656651c574732fc9">srsran::pucch_processor::format2_configuration::bwp_size_rb</a></div><div class="ttdeci">unsigned bwp_size_rb</div><div class="ttdoc">Number of contiguous PRBs allocated to the BWP {1, ..., 275}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:112</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_a2637404adccee083994ceaebbd6a53c8"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a2637404adccee083994ceaebbd6a53c8">srsran::pucch_processor::format2_configuration::nof_prb</a></div><div class="ttdeci">unsigned nof_prb</div><div class="ttdoc">Number of PRB {1, ..., 16}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:128</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_a3628a4021b25cb98fadc14f5d094705f"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a3628a4021b25cb98fadc14f5d094705f">srsran::pucch_processor::format2_configuration::nof_symbols</a></div><div class="ttdeci">unsigned nof_symbols</div><div class="ttdoc">Number of symbols for the PUCCH transmission {1, 2}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:132</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_a3f13ff14f74875424850c0e49cb7bf2a"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a3f13ff14f74875424850c0e49cb7bf2a">srsran::pucch_processor::format2_configuration::second_hop_prb</a></div><div class="ttdeci">optional&lt; unsigned &gt; second_hop_prb</div><div class="ttdoc">Index of the first PRB after frequency hopping as per TS38.213 Section 9.2.1.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:123</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_a437e0606e1de88f562652ee976788d5e"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a437e0606e1de88f562652ee976788d5e">srsran::pucch_processor::format2_configuration::nof_sr</a></div><div class="ttdeci">unsigned nof_sr</div><div class="ttdoc">Number of expected SR bits {0, ..., 4}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:148</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_a817bb6a4ae35cdd490f2530ed8226769"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a817bb6a4ae35cdd490f2530ed8226769">srsran::pucch_processor::format2_configuration::bwp_start_rb</a></div><div class="ttdeci">unsigned bwp_start_rb</div><div class="ttdoc">BWP start RB index from Point A {0, ..., 274}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:114</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_a8a7ee11d6cf4b6a8ecafa759227a8e3f"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a8a7ee11d6cf4b6a8ecafa759227a8e3f">srsran::pucch_processor::format2_configuration::nof_harq_ack</a></div><div class="ttdeci">unsigned nof_harq_ack</div><div class="ttdoc">Number of expected HARQ-ACK bits {0, ..., 1706} (see also here).</div><div class="ttdef"><b>Definition</b> pucch_processor.h:146</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_a9e7b19f7f042dba37641eb8d2d1d9fb7"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a9e7b19f7f042dba37641eb8d2d1d9fb7">srsran::pucch_processor::format2_configuration::nof_csi_part2</a></div><div class="ttdeci">unsigned nof_csi_part2</div><div class="ttdoc">Number of expected CSI Part 2 bits {0, ..., 1706} (see also here).</div><div class="ttdef"><b>Definition</b> pucch_processor.h:152</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_a9f8d83c32aceb0e312824bdff8c81113"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#a9f8d83c32aceb0e312824bdff8c81113">srsran::pucch_processor::format2_configuration::ports</a></div><div class="ttdeci">static_vector&lt; uint8_t, MAX_PORTS &gt; ports</div><div class="ttdoc">Port indexes used for the PUCCH reception.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:110</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_aa2680b537dfdb436d155047417464176"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#aa2680b537dfdb436d155047417464176">srsran::pucch_processor::format2_configuration::nof_csi_part1</a></div><div class="ttdeci">unsigned nof_csi_part1</div><div class="ttdoc">Number of expected CSI Part 1 bits {0, ..., 1706} (see also here).</div><div class="ttdef"><b>Definition</b> pucch_processor.h:150</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_ac94cd56303701d0f2608226b2e7e38af"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#ac94cd56303701d0f2608226b2e7e38af">srsran::pucch_processor::format2_configuration::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">Start symbol index {0, ..., 12}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:130</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_af148178fbdc92c9571f66578ed8c23c0"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#af148178fbdc92c9571f66578ed8c23c0">srsran::pucch_processor::format2_configuration::cp</a></div><div class="ttdeci">cyclic_prefix cp</div><div class="ttdoc">Cyclic prefix configuration for the slot.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:108</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__processor_1_1format2__configuration_html_af5f9ea053718abe8548a2bbb9d33374e"><div class="ttname"><a href="../../d9/dbd/structsrsran_1_1pucch__processor_1_1format2__configuration.html#af5f9ea053718abe8548a2bbb9d33374e">srsran::pucch_processor::format2_configuration::starting_prb</a></div><div class="ttdeci">unsigned starting_prb</div><div class="ttdoc">Lowest PRB index used for the PUCCH transmission within the BWP {0, ..., 274}.</div><div class="ttdef"><b>Definition</b> pucch_processor.h:118</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a67ee0aa6786b15e5501fb2c7cad09dd1" name="a67ee0aa6786b15e5501fb2c7cad09dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ee0aa6786b15e5501fb2c7cad09dd1">&#9670;&#160;</a></span>is_valid() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/db9/classbool.html">bool</a> srsran::pucch_pdu_validator_impl::is_valid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d1/d66/structsrsran_1_1pucch__processor_1_1format3__configuration.html">pucch_processor::format3_configuration</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Validates PUCCH Format 3 configuration parameters. </p>
<dl class="section return"><dt>Returns</dt><dd>True if the parameters contained in <code>config</code> are supported, false otherwise. </dd></dl>

<p>Implements <a class="el" href="../../d4/d01/classsrsran_1_1pucch__pdu__validator.html#ab973888729a12d2fc2e3b148de5393cc">srsran::pucch_pdu_validator</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   53</span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
</div><!-- fragment -->
</div>
</div>
<a id="af2163355680120fdbb75ca8eba00cf7b" name="af2163355680120fdbb75ca8eba00cf7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2163355680120fdbb75ca8eba00cf7b">&#9670;&#160;</a></span>is_valid() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/db9/classbool.html">bool</a> srsran::pucch_pdu_validator_impl::is_valid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d7/d80/structsrsran_1_1pucch__processor_1_1format4__configuration.html">pucch_processor::format4_configuration</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Validates PUCCH Format 4 configuration parameters. </p>
<dl class="section return"><dt>Returns</dt><dd>True if the parameters contained in <code>config</code> are supported, false otherwise. </dd></dl>

<p>Implements <a class="el" href="../../d4/d01/classsrsran_1_1pucch__pdu__validator.html#ab141a1114796b62f9cd02457fdf4e6fa">srsran::pucch_pdu_validator</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   54</span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
</div><!-- fragment -->
</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/phy/upper/channel_processors/<a class="el" href="../../df/d64/pucch__processor__impl_8h_source.html">pucch_processor_impl.h</a></li>
<li>lib/phy/upper/channel_processors/<b>pucch_processor_impl.cpp</b></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
