head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@// ACP 5.17 Dual ALU ops
// AZ, AN, AC0, AC1, V and VS are affected
// AV0, AV0S, AV1, AV1S are unaffected
# mach: bfin

#include "test.h"
.include "testutils.inc"
	start

	init_r_regs 0;
	ASTAT = R0;
	A0 = A1 = 0;

	r0=0;
	r0.h=0x7fff;
	r2=0;
	r2.h=0x7000;
	r1=r0+r2,r3=r0-r2;
	r7=astat;
	_dbg r1;
	_dbg r3;
	_dbg astat;
	CHECKREG R7, (_VS|_V|_V_COPY|_AC0|_AC0_COPY|_AN);

	a1=r2;
	a0=r0;
	r1=a0+a1, r3=a0-a1;
	r7=astat;
	_dbg a0;
	_dbg a1;
	_dbg r1;
	_dbg r3;
	_dbg astat;
	CHECKREG R7, (_VS|_V|_V_COPY|_AC0|_AC0_COPY|_AN);

	a0=r2;
	a1=r0;
	r1=a1+a0, r3=a1-a0;
	r7=astat;
	_dbg a0;
	_dbg a1;
	_dbg r1;
	_dbg r3;
	_dbg astat;
	CHECKREG R7, (_VS|_V|_V_COPY|_AC0|_AC0_COPY|_AN);

	r0.h=0xafff;
	r2.h=0xa000;
	a1=r2;
	a0=r0;
	r1=a0+a1, r3=a0-a1;
	r7=astat;
	_dbg a0;
	_dbg a1;
	_dbg r1;
	_dbg r3;
	_dbg astat;
	CHECKREG R7, (_VS|_V|_V_COPY|_AC0|_AC0_COPY|_AC1);

	r1=a0+a1, r3=a0-a1 (s);
	r7=astat;
	_dbg a0;
	_dbg a1;
	_dbg r1;
	_dbg r3;
	_dbg astat;
	CHECKREG R7, (_VS|_V|_V_COPY|_AC0|_AC0_COPY|_AC1|_AN);

	r0.h=0xafff;
	r2.h=0xa000;
	a0=r2;
	a1=r0;
	r1=a1+a0, r3=a1-a0;
	r7=astat;
	_dbg a0;
	_dbg a1;
	_dbg r1;
	_dbg r3;
	_dbg astat;
	CHECKREG R7, (_VS|_V|_V_COPY|_AC0|_AC0_COPY|_AC1);

	r1=a1+a0, r3=a1-a0 (s);
	r7=astat;
	_dbg a0;
	_dbg a1;
	_dbg r1;
	_dbg r3;
	_dbg astat;
	CHECKREG R7, (_VS|_V|_V_COPY|_AC0|_AC0_COPY|_AC1|_AN);

	r2.h=0x8001;
	r1=r0+r2,r3=r0-r2;
	_dbg r1;
	_dbg r3;
	_dbg astat;
	r7=astat;
	CHECKREG R7, (_VS|_V|_V_COPY|_AC0|_AC0_COPY|_AC1);

	r2.h=0x8000;
	r1=r0+r2,r3=r0-r2;
	r7=astat;
	_dbg r1;
	_dbg r3;
	_dbg astat;
	CHECKREG R7, (_VS|_V|_V_COPY|_AC0|_AC0_COPY|_AC1);

	pass;
@
