WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2510351 heartbeat IPC: 3.984 cumulative IPC: 3.984 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5016919 heartbeat IPC: 3.99 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6269777 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6269777 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13011896 heartbeat IPC: 1.251 cumulative IPC: 0.7416 (Simulation time: 00 hr 01 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_50.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 29207060 heartbeat IPC: 0.6175 cumulative IPC: 0.654 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 45704291 heartbeat IPC: 0.6062 cumulative IPC: 0.634 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 60396411 heartbeat IPC: 0.6806 cumulative IPC: 0.6466 (Simulation time: 00 hr 04 min 24 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_50.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 75948031 heartbeat IPC: 0.643 cumulative IPC: 0.6458 (Simulation time: 00 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 92346426 heartbeat IPC: 0.6098 cumulative IPC: 0.639 (Simulation time: 00 hr 06 min 28 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 107221318 heartbeat IPC: 0.6723 cumulative IPC: 0.6439 (Simulation time: 00 hr 07 min 27 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_50.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 122431382 heartbeat IPC: 0.6575 cumulative IPC: 0.6457 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 138953282 heartbeat IPC: 0.6053 cumulative IPC: 0.6406 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 153784603 heartbeat IPC: 0.6742 cumulative IPC: 0.644 (Simulation time: 00 hr 10 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_50.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 153803790 cumulative IPC: 0.6502 (Simulation time: 00 hr 10 min 54 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 153803790 cumulative IPC: 0.6502 (Simulation time: 00 hr 10 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_50.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6502 instructions: 100000003 cycles: 153803790
CPU 0 Branch Prediction Accuracy: 75.58% MPKI: 43.15 Average ROB Occupancy at Mispredict: 11.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.1
BRANCH_INDIRECT: 23.9
BRANCH_CONDITIONAL: 12.6
BRANCH_DIRECT_CALL: 2.06
BRANCH_INDIRECT_CALL: 2.07
BRANCH_RETURN: 1.37

L1D TOTAL        ACCESS:   30470629 HIT:   28065924 MISS:    2404705
L1D LOAD         ACCESS:   20435098 HIT:   19138102 MISS:    1296996
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    9968505 HIT:    8926355 MISS:    1042150
L1D TRANSLATION  ACCESS:      67026 HIT:       1467 MISS:      65559
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 38.47 cycles
L1I TOTAL        ACCESS:    6586543 HIT:    3432535 MISS:    3154008
L1I LOAD         ACCESS:    6586543 HIT:    3432535 MISS:    3154008
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 14.25 cycles
L2C TOTAL        ACCESS:    4869486 HIT:    3346257 MISS:    1523229
L2C LOAD         ACCESS:    3672100 HIT:    2514107 MISS:    1157993
L2C RFO          ACCESS:     440124 HIT:     234892 MISS:     205232
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     692141 HIT:     592102 MISS:     100039
L2C TRANSLATION  ACCESS:      65121 HIT:       5156 MISS:      59965
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 64.72 cycles
LLC TOTAL        ACCESS:    1740572 HIT:    1420502 MISS:     320070
LLC LOAD         ACCESS:    1157993 HIT:    1004934 MISS:     153059
LLC RFO          ACCESS:     205232 HIT:     120331 MISS:      84901
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     317382 HIT:     273791 MISS:      43591
LLC TRANSLATION  ACCESS:      59965 HIT:      21446 MISS:      38519
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 218.2 cycles
cpu0_DTLB TOTAL        ACCESS:   24237139 HIT:   23614646 MISS:     622493
cpu0_DTLB LOAD         ACCESS:   24237139 HIT:   23614646 MISS:     622493
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.43 cycles
cpu0_ITLB TOTAL        ACCESS:    5902648 HIT:    5091519 MISS:     811129
cpu0_ITLB LOAD         ACCESS:    5902648 HIT:    5091519 MISS:     811129
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.148 cycles
cpu0_STLB TOTAL        ACCESS:     938604 HIT:     895520 MISS:      43084
cpu0_STLB LOAD         ACCESS:     938604 HIT:     895520 MISS:      43084
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 215.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      91642
  ROW_BUFFER_MISS:     184834
 AVG DBUS CONGESTED CYCLE: 3.954
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      21274
  FULL:     106467
