git clone --depth 1 --no-tags https://github.com/tyler569/simple16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178604825
git clone --depth 1 --no-tags https://github.com/AlexRiosJ/MIPS-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178478934
git clone --depth 1 --no-tags https://github.com/yeyuezhishui/Lab_Digital_circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177444017
git clone --depth 1 --no-tags https://github.com/ucsd-cse-140l-ltsaur/Lab3_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177385979
git clone --depth 1 --no-tags https://github.com/muazkurt/Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177874357
git clone --depth 1 --no-tags https://github.com/ebrahimAlhaddad/FPGA-Shooter-Game-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177069836
git clone --depth 1 --no-tags https://github.com/dpiegdon/verilog-fancy-fader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177225492
git clone --depth 1 --no-tags https://github.com/jikjoo/DigitalSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173137201
git clone --depth 1 --no-tags https://github.com/heyitsjai/Divekick-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173859377
git clone --depth 1 --no-tags https://github.com/amirhbv/UT-CA-S98-CA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178732930
git clone --depth 1 --no-tags https://github.com/kThisIsCvpv/pianotiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178973011
git clone --depth 1 --no-tags https://github.com/SjaVVaa/MicroCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178811551
git clone --depth 1 --no-tags https://github.com/Silvanosky/VHDL-TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177944445
git clone --depth 1 --no-tags https://github.com/MHKarami97/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173310090
git clone --depth 1 --no-tags https://github.com/snxiong/Multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173389737
git clone --depth 1 --no-tags https://github.com/Paszkal/LogTerv_PS2keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173136652
git clone --depth 1 --no-tags https://github.com/ishita-parekh/DSPUsingVedicMaths.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174039690
git clone --depth 1 --no-tags https://github.com/cfvedova/VeriLogiCoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175691107
git clone --depth 1 --no-tags https://github.com/Nugnikoll/LiteCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176222378
git clone --depth 1 --no-tags https://github.com/SARI-SJTU-SKA/FPGA-Gridding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176471847
git clone --depth 1 --no-tags https://github.com/AlexTong0916/cscb58proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174768073
git clone --depth 1 --no-tags https://github.com/thomaskelly97/3C7---DSD-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174710635
git clone --depth 1 --no-tags https://github.com/lvannoli/Verilog-VGA-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174717034
git clone --depth 1 --no-tags https://github.com/featherfeet/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174782043
git clone --depth 1 --no-tags https://github.com/anandbatra/32-bit-MIPS-Multicycle-Microprogrammed-Control-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177404267
git clone --depth 1 --no-tags https://github.com/chunter18/ELEN603.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177332305
git clone --depth 1 --no-tags https://github.com/yiming-ecnu/5-level-pipline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177450941
git clone --depth 1 --no-tags https://github.com/AlexanderDranitsa/Dpath_impls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177451698
git clone --depth 1 --no-tags https://github.com/JarvisXX/yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177279687
git clone --depth 1 --no-tags https://github.com/timlindquist/radiation_rand_num_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177890215
git clone --depth 1 --no-tags https://github.com/hoangminh2408/ECE-3829-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176025708
git clone --depth 1 --no-tags https://github.com/PaladinHZY/Verilog-Functions-Collection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177663180
git clone --depth 1 --no-tags https://github.com/Tung-I/2019_NCKU_ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177764946
git clone --depth 1 --no-tags https://github.com/XuezhiTeng/VLSI_Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178517091
git clone --depth 1 --no-tags https://github.com/arattansi1/BoxBoxToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178716674
git clone --depth 1 --no-tags https://github.com/misadrik/EE533Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174452199
git clone --depth 1 --no-tags https://github.com/Siddhartha123/Reconfigurable-Systems-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174852955
git clone --depth 1 --no-tags https://github.com/mrigankmg/CSCB58-Winter-2019-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175311799
git clone --depth 1 --no-tags https://github.com/biomotion/fpgaLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173724609
git clone --depth 1 --no-tags https://github.com/nirajnsharma/ee705-ldpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173721684
git clone --depth 1 --no-tags https://github.com/WillySong/AsteroiDE2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174264452
git clone --depth 1 --no-tags https://github.com/whoami90506/Smith_Waterman_Hardware_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175209476
git clone --depth 1 --no-tags https://github.com/bansal19/Conway-Game-of-Life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177455911
git clone --depth 1 --no-tags https://github.com/ConchuOD/soc_accel_assign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178621876
git clone --depth 1 --no-tags https://github.com/Ravi-0809/Comp-Arch-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178619332
git clone --depth 1 --no-tags https://github.com/greatmeatH/Assembly_Line.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178644323
git clone --depth 1 --no-tags https://github.com/gregs1998/cpe480a3-team34.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177334507
git clone --depth 1 --no-tags https://github.com/0thonE/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177095650
git clone --depth 1 --no-tags https://github.com/BITCynthia/Multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177900773
git clone --depth 1 --no-tags https://github.com/mindew/SWHWAI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175096969
git clone --depth 1 --no-tags https://github.com/jackey10055206/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175146836
git clone --depth 1 --no-tags https://github.com/ehu23/flyhigh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173205253
git clone --depth 1 --no-tags https://github.com/asic1123/rom-for-digit-display-7led-VGA-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173899138
git clone --depth 1 --no-tags https://github.com/HamedFathallah/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173311144
git clone --depth 1 --no-tags https://github.com/dam0nl12/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174254908
git clone --depth 1 --no-tags https://github.com/zhuzifen/Super-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179118544
git clone --depth 1 --no-tags https://github.com/danielgranhao/transparent-acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177812434
git clone --depth 1 --no-tags https://github.com/BradAricW/137-8BitAddSub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177836877
git clone --depth 1 --no-tags https://github.com/ChFrenkel/ODIN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182438188
git clone --depth 1 --no-tags https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184356332
git clone --depth 1 --no-tags https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179790027
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_spiflash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182995708
git clone --depth 1 --no-tags https://github.com/crypt-xie/XCryptCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182026356
git clone --depth 1 --no-tags https://github.com/NingHeChuan/Digital_Front_End_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182242825
git clone --depth 1 --no-tags https://github.com/CodeNameGrapefruit/SoC_CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180032111
git clone --depth 1 --no-tags https://github.com/OldRepoPreservation/mpeg2fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183254752
git clone --depth 1 --no-tags https://github.com/Silverster98/bitmips2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182489107
git clone --depth 1 --no-tags https://github.com/fanbinqi/CNN-Based-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180088350
git clone --depth 1 --no-tags https://github.com/sprout-uci/vrased.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185287750
git clone --depth 1 --no-tags https://github.com/loghall/axi_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182579770
git clone --depth 1 --no-tags https://github.com/emard/oberon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183018749
git clone --depth 1 --no-tags https://github.com/mjkkirschner/simpleGPUCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180282590
git clone --depth 1 --no-tags https://github.com/ecelab-org/Split-Chip_authentication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185088867
git clone --depth 1 --no-tags https://github.com/kaito0422/Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180139539
git clone --depth 1 --no-tags https://github.com/maxs-well/USB_Ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182362084
git clone --depth 1 --no-tags https://github.com/trialley/loongson_MIPS_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184371514
git clone --depth 1 --no-tags https://github.com/verimake-team/SparkRoad-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182791900
git clone --depth 1 --no-tags https://github.com/zhouzaixin/arm_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179316880
git clone --depth 1 --no-tags https://github.com/theseus-cores/theseus-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183118050
git clone --depth 1 --no-tags https://github.com/webfpga/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179884651
git clone --depth 1 --no-tags https://github.com/joey1115/Alpha64_R10000_Superscalar_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184936624
git clone --depth 1 --no-tags https://github.com/adamwalker/starty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184508899
git clone --depth 1 --no-tags https://github.com/bondhugula/fw_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184108896
git clone --depth 1 --no-tags https://github.com/jinexplorer/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180790981
git clone --depth 1 --no-tags https://github.com/Anand270294/AES-encryption-VSLI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183460228
git clone --depth 1 --no-tags https://github.com/f-of-e/f-of-e-tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185049323
git clone --depth 1 --no-tags https://github.com/gyurco/gstmcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183443028
git clone --depth 1 --no-tags https://github.com/tymcgrew/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179177303
git clone --depth 1 --no-tags https://github.com/jotego/jt8255.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181511023
git clone --depth 1 --no-tags https://github.com/RPISEC/website.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179775326
git clone --depth 1 --no-tags https://github.com/alexandrado/camera_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179965087
git clone --depth 1 --no-tags https://github.com/sammy17/simba-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181027054
git clone --depth 1 --no-tags https://github.com/GeekAlexis/superscalar-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180921496
git clone --depth 1 --no-tags https://github.com/mattco98/LEGv8-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180413071
git clone --depth 1 --no-tags https://github.com/NegarMirgati/KoggeStone-BrentKung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180968290
git clone --depth 1 --no-tags https://github.com/BENAGP/SLAM-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182532355
git clone --depth 1 --no-tags https://github.com/s-bear/verilog-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179451217
git clone --depth 1 --no-tags https://github.com/shyoshyo/openriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184921205
git clone --depth 1 --no-tags https://github.com/William6Sun/Zynq_PS_PL_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181306418
