Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/rs232.vhd" in Library work.
Entity <rs232> compiled.
Entity <rs232> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/FPGAtoPC/rs232_rx.vhd" in Library work.
Entity <rs232_rx> compiled.
Entity <rs232_rx> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/Complete/TopModule.vhd" in Library work.
Entity <TopModule> compiled.
Entity <TopModule> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopModule> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rs232> in library <work> (architecture <Behavioral>) with generics.
	MCLK_CYCLE = 3124
	SCLK_CYCLE = 1
	WAIT_CYCLE = 6
	inc = 151
	nofData = 128
	nofTest = 21
	pow = 16

Analyzing hierarchy for entity <rs232_rx> in library <work> (architecture <Behavioral>) with generics.
	MCLK_CYCLE = 3124
	SCLK_CYCLE = 1
	WAIT_CYCLE = 6
	inc = 151
	nofData = 128
	nofTest = 21
	pow = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopModule> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/Complete/TopModule.vhd" line 92: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rx_switch>, <tx_switch>
Entity <TopModule> analyzed. Unit <TopModule> generated.

Analyzing generic Entity <rs232> in library <work> (Architecture <Behavioral>).
	MCLK_CYCLE = 3124
	SCLK_CYCLE = 1
	WAIT_CYCLE = 6
	inc = 151
	nofData = 128
	nofTest = 21
	pow = 16
Entity <rs232> analyzed. Unit <rs232> generated.

Analyzing generic Entity <rs232_rx> in library <work> (Architecture <Behavioral>).
	MCLK_CYCLE = 3124
	SCLK_CYCLE = 1
	WAIT_CYCLE = 6
	inc = 151
	nofData = 128
	nofTest = 21
	pow = 16
Entity <rs232_rx> analyzed. Unit <rs232_rx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rs232>.
    Related source file is "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/rs232.vhd".
    Found 21x8-bit ROM for signal <buff_in$rom0000> created at line 104.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 10                                             |
    | Clock              | clk_baud                  (rising_edge)        |
    | Reset              | tx_start                  (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit register for signal <acc>.
    Found 17-bit adder for signal <acc$add0000> created at line 59.
    Found 8-bit register for signal <buff_in>.
    Found 13-bit up counter for signal <cntData>.
    Found 13-bit up counter for signal <cntTest>.
    Found 12-bit up counter for signal <count>.
    Found 3-bit up counter for signal <counter>.
    Found 1-bit register for signal <flag>.
    Found 8-bit up counter for signal <indData>.
    Found 13-bit adder for signal <indData$add0000> created at line 129.
    Found 5-bit up counter for signal <indTest>.
    Found 13-bit adder for signal <indTest$add0000> created at line 109.
    Found 1-bit register for signal <mclk>.
    Found 3-bit adder for signal <state$add0000> created at line 172.
    Found 1-bit register for signal <tmp_txd>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <rs232> synthesized.


Synthesizing Unit <rs232_rx>.
    Related source file is "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/FPGAtoPC/rs232_rx.vhd".
WARNING:Xst:653 - Signal <flag> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 179                                            |
    | Inputs             | 2                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_baud                  (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <result>.
    Found 29-bit subtractor for signal <$sub0000> created at line 119.
    Found 17-bit register for signal <acc>.
    Found 17-bit adder for signal <acc$add0000> created at line 71.
    Found 32-bit up counter for signal <count>.
    Found 8-bit register for signal <data>.
    Found 32-bit register for signal <hex4numbers>.
    Found 32-bit comparator greatequal for signal <state$cmp_ge0000> created at line 84.
    Found 32-bit comparator less for signal <state$cmp_lt0000> created at line 84.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <rs232_rx> synthesized.


Synthesizing Unit <TopModule>.
    Related source file is "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/Complete/TopModule.vhd".
WARNING:Xst:647 - Input <top_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <zero> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <top_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resultsignal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <final> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <data> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <clk8k> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <en_rx>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <en_tx>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <TopModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 21x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 2
 17-bit adder                                          : 2
 29-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 47
 1-bit register                                        : 43
 17-bit register                                       : 2
 8-bit register                                        : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <rx/state/FSM> on signal <state[1:4]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 0000
 00000000000000000000000000000001 | 0001
 00000000000000000000000000000010 | 0010
 00000000000000000000000000000011 | 0011
 00000000000000000000000000000100 | 0100
 00000000000000000000000000000101 | 0101
 00000000000000000000000000000110 | 0110
 00000000000000000000000000000111 | 0111
 00000000000000000000000000001000 | 1000
 00000000000000000000000000001001 | 1001
 00000000000000000000000000001010 | 1010
 00000000000000000000000000001011 | 1011
----------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <tx/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 start | 0000000001
 s1    | 0000000010
 s2    | 0000000100
 s3    | 0000001000
 s4    | 0000010000
 s5    | 0000100000
 s6    | 0001000000
 s7    | 0010000000
 s8    | 0100000000
 stop  | 1000000000
---------------------
WARNING:Xst:1290 - Hierarchical block <rx> is unconnected in block <TopModule>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <buff_in_0> in Unit <tx> is equivalent to the following 7 FFs/Latches, which will be removed : <buff_in_1> <buff_in_2> <buff_in_3> <buff_in_4> <buff_in_5> <buff_in_6> <buff_in_7> 
WARNING:Xst:1710 - FF/Latch <buff_in_0> (without init value) has a constant value of 0 in block <tx>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 21x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 2
 17-bit adder                                          : 2
 29-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 93
 Flip-Flops                                            : 93
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <buff_in_0> (without init value) has a constant value of 0 in block <rs232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_in_1> (without init value) has a constant value of 0 in block <rs232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_in_2> (without init value) has a constant value of 0 in block <rs232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_in_3> (without init value) has a constant value of 0 in block <rs232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_in_4> (without init value) has a constant value of 0 in block <rs232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_in_5> (without init value) has a constant value of 0 in block <rs232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_in_6> (without init value) has a constant value of 0 in block <rs232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_in_7> (without init value) has a constant value of 0 in block <rs232>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <TopModule> ...

Optimizing unit <rs232> ...

Optimizing unit <rs232_rx> ...
WARNING:Xst:2677 - Node <en_rx> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_11> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_10> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_9> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_8> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_7> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_6> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_5> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_4> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_3> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_2> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_1> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/count_0> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <tx/mclk> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/state_FSM_FFd4> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/state_FSM_FFd3> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/state_FSM_FFd2> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/state_FSM_FFd1> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_31> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_30> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_29> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_28> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_27> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_26> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_25> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_24> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_23> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_22> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_21> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_20> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_19> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_18> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_17> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_16> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_15> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_14> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_13> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_12> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_11> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_10> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_9> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_8> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_7> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_6> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_5> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_4> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_3> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_2> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_1> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/count_0> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/result_7> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/result_6> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/result_5> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/result_4> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/result_3> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/result_2> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/result_1> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/result_0> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_29> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_27> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_28> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_31> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_25> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_26> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_24> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_19> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_30> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_23> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_17> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_18> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_16> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_21> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_22> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_15> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_14> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_20> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_13> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/data_6> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/data_7> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/data_5> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_11> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_12> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_10> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/data_3> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/data_4> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/data_2> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_8> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_9> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_7> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/data_0> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/data_1> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_5> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_4> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_6> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_2> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_1> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_3> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/hex4numbers_0> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_16> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_15> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_14> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_13> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_12> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_11> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_10> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_9> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_8> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_7> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_6> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_5> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_4> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_3> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_2> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_1> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <rx/acc_0> of sequential type is unconnected in block <TopModule>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopModule.ngr
Top Level Output File Name         : TopModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 190
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 42
#      LUT2                        : 17
#      LUT2_L                      : 2
#      LUT3                        : 5
#      LUT3_L                      : 1
#      LUT4                        : 10
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 54
#      FDR                         : 13
#      FDRE                        : 25
#      FDRSE                       : 1
#      FDS                         : 14
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       60  out of    960     6%  
 Number of Slice Flip Flops:             53  out of   1920     2%  
 Number of 4 input LUTs:                 91  out of   1920     4%  
 Number of IOs:                           5
 Number of bonded IOBs:                   3  out of     83     3%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
tx_switch                          | IBUF+BUFG              | 1     |
tx/acc_16                          | NONE(tx/state_FSM_FFd2)| 14    |
en_tx1                             | BUFG                   | 39    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.763ns (Maximum Frequency: 114.116MHz)
   Minimum input arrival time before clock: 4.624ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'tx/acc_16'
  Clock period: 4.731ns (frequency: 211.372MHz)
  Total number of paths / destination ports: 46 / 21
-------------------------------------------------------------------------
Delay:               4.731ns (Levels of Logic = 2)
  Source:            tx/counter_0 (FF)
  Destination:       tx/counter_2 (FF)
  Source Clock:      tx/acc_16 rising
  Destination Clock: tx/acc_16 rising

  Data Path: tx/counter_0 to tx/counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.808  tx/counter_0 (tx/counter_0)
     LUT3:I0->O            2   0.704   0.482  tx/state_cmp_eq00001 (tx/state_cmp_eq0000)
     LUT3:I2->O            3   0.704   0.531  tx/counter_or00001 (tx/counter_or0000)
     FDRE:R                    0.911          tx/counter_0
    ----------------------------------------
    Total                      4.731ns (2.910ns logic, 1.821ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'en_tx1'
  Clock period: 8.763ns (frequency: 114.116MHz)
  Total number of paths / destination ports: 2942 / 99
-------------------------------------------------------------------------
Delay:               8.763ns (Levels of Logic = 5)
  Source:            tx/cntData_4 (FF)
  Destination:       tx/cntData_12 (FF)
  Source Clock:      en_tx1 rising
  Destination Clock: en_tx1 rising

  Data Path: tx/cntData_4 to tx/cntData_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  tx/cntData_4 (tx/cntData_4)
     LUT4:I0->O            1   0.704   0.455  tx/flag_cmp_eq000325 (tx/flag_cmp_eq000325)
     LUT4:I2->O           16   0.704   1.069  tx/flag_cmp_eq000359 (tx/cntData_not0002_inv)
     LUT3:I2->O            1   0.704   0.424  tx/cntData_cmp_eq00005_SW0 (N4)
     LUT4_L:I3->LO         1   0.704   0.104  tx/cntData_cmp_eq000053_SW0 (N2)
     LUT4:I3->O           13   0.704   0.983  tx/cntData_or00001 (tx/cntData_or0000)
     FDRE:R                    0.911          tx/cntData_0
    ----------------------------------------
    Total                      8.763ns (5.022ns logic, 3.741ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tx_switch'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            top_clock (PAD)
  Destination:       en_tx (LATCH)
  Destination Clock: tx_switch falling

  Data Path: top_clock to en_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  top_clock_IBUF (top_clock_IBUF)
     LD:D                      0.308          en_tx
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tx/acc_16'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.427ns (Levels of Logic = 2)
  Source:            tx_switch (PAD)
  Destination:       tx/state_FSM_FFd2 (FF)
  Destination Clock: tx/acc_16 rising

  Data Path: tx_switch to tx/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.633  tx_switch_IBUF (tx_switch_IBUF1)
     INV:I->O             12   0.704   0.961  tx/state_FSM_Scst_FSM_inv1_INV_0 (tx/state_FSM_Scst_FSM_inv)
     FDR:R                     0.911          tx/state_FSM_FFd2
    ----------------------------------------
    Total                      4.427ns (2.833ns logic, 1.594ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'en_tx1'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.624ns (Levels of Logic = 2)
  Source:            tx_switch (PAD)
  Destination:       tx/cntData_12 (FF)
  Destination Clock: en_tx1 rising

  Data Path: tx_switch to tx/cntData_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  tx_switch_IBUF (tx_switch_IBUF1)
     LUT4:I0->O           13   0.704   0.983  tx/cntData_or00001 (tx/cntData_or0000)
     FDRE:R                    0.911          tx/cntData_0
    ----------------------------------------
    Total                      4.624ns (2.833ns logic, 1.791ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tx/acc_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            tx/tmp_txd (FF)
  Destination:       top_txd (PAD)
  Source Clock:      tx/acc_16 rising

  Data Path: tx/tmp_txd to top_txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.420  tx/tmp_txd (tx/tmp_txd)
     OBUF:I->O                 3.272          top_txd_OBUF (top_txd)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.84 secs
 
--> 

Total memory usage is 262820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  136 (   0 filtered)
Number of infos    :    2 (   0 filtered)

