# -Comparator-Circuit-4-bit-Verilog-HDL-
 Implemented and simulated a 4-bit comparator (A>B, A&lt;B, A=B); 

 # 4-bit Comparator (Verilog/SystemVerilog)

## Overview
This project implements a 4-bit comparator in Verilog/SystemVerilog.  
The comparator compares two 4-bit numbers (A, B) and produces outputs:
- A > B
- A < B
- A = B

## Files
- `design.sv` : Comparator design
- `testbench.sv` : Testbench for verification
- `dump.vcd` : Simulation waveform (view with GTKWave or EDA PLAY GROUND)
- `run.sh` : Script to compile and run with Icarus Verilog
