{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500606777454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500606777454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 21 11:12:57 2017 " "Processing started: Fri Jul 21 11:12:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500606777454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500606777454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pro_2003 -c pro_2003 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pro_2003 -c pro_2003" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500606777454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1500606777944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_drive " "Found entity 1: vga_drive" {  } { { "vga_drive.v" "" { Text "E:/Electronic_Exam/2003/program/vga_drive.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom " "Found entity 1: sin_rom" {  } { { "sin_rom.v" "" { Text "E:/Electronic_Exam/2003/program/sin_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iss_1.v 1 1 " "Found 1 design units, including 1 entities, in source file iss_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iss_1 " "Found entity 1: iss_1" {  } { { "iss_1.v" "" { Text "E:/Electronic_Exam/2003/program/iss_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_32_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_32_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32_16 " "Found entity 1: mul_32_16" {  } { { "mul_32_16.v" "" { Text "E:/Electronic_Exam/2003/program/mul_32_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_12_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_12_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_12_16 " "Found entity 1: mul_12_16" {  } { { "mul_12_16.v" "" { Text "E:/Electronic_Exam/2003/program/mul_12_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_48_32.v 1 1 " "Found 1 design units, including 1 entities, in source file div_48_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_48_32 " "Found entity 1: div_48_32" {  } { { "div_48_32.v" "" { Text "E:/Electronic_Exam/2003/program/div_48_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_28_9.v 1 1 " "Found 1 design units, including 1 entities, in source file div_28_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_28_9 " "Found entity 1: div_28_9" {  } { { "div_28_9.v" "" { Text "E:/Electronic_Exam/2003/program/div_28_9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_200.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_200.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_200 " "Found entity 1: clk_200" {  } { { "clk_200.v" "" { Text "E:/Electronic_Exam/2003/program/clk_200.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_200/clk_200_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_200/clk_200_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_200_0002 " "Found entity 1: clk_200_0002" {  } { { "clk_200/clk_200_0002.v" "" { Text "E:/Electronic_Exam/2003/program/clk_200/clk_200_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_32_32.v 1 1 " "Found 1 design units, including 1 entities, in source file div_32_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_32_32 " "Found entity 1: div_32_32" {  } { { "div_32_32.v" "" { Text "E:/Electronic_Exam/2003/program/div_32_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_title.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_title.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_title " "Found entity 1: rom_title" {  } { { "rom_title.v" "" { Text "E:/Electronic_Exam/2003/program/rom_title.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top.v" "" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file display_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_rom " "Found entity 1: display_rom" {  } { { "display_rom.v" "" { Text "E:/Electronic_Exam/2003/program/display_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_1 " "Found entity 1: bin_to_bcd_1" {  } { { "bin_to_bcd.v" "" { Text "E:/Electronic_Exam/2003/program/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_phrase.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_phrase.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_phrase " "Found entity 1: rom_phrase" {  } { { "rom_phrase.v" "" { Text "E:/Electronic_Exam/2003/program/rom_phrase.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phrase_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file phrase_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 phrase_rom " "Found entity 1: phrase_rom" {  } { { "phrase_rom.v" "" { Text "E:/Electronic_Exam/2003/program/phrase_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_rom " "Found entity 1: freq_rom" {  } { { "freq_rom.v" "" { Text "E:/Electronic_Exam/2003/program/freq_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_freq " "Found entity 1: rom_freq" {  } { { "rom_freq.v" "" { Text "E:/Electronic_Exam/2003/program/rom_freq.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_symbol.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_symbol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_symbol " "Found entity 1: rom_symbol" {  } { { "rom_symbol.v" "" { Text "E:/Electronic_Exam/2003/program/rom_symbol.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1500606778204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dds.v 1 1 " "Using design file dds.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "E:/Electronic_Exam/2003/program/dds.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1500606778214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:dds_inst_u1 " "Elaborating entity \"dds\" for hierarchy \"dds:dds_inst_u1\"" {  } { { "vga_top.v" "dds_inst_u1" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_rom dds:dds_inst_u1\|sin_rom:sin_rom_inst_a " "Elaborating entity \"sin_rom\" for hierarchy \"dds:dds_inst_u1\|sin_rom:sin_rom_inst_a\"" {  } { { "dds.v" "sin_rom_inst_a" { Text "E:/Electronic_Exam/2003/program/dds.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds:dds_inst_u1\|sin_rom:sin_rom_inst_a\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds:dds_inst_u1\|sin_rom:sin_rom_inst_a\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "altsyncram_component" { Text "E:/Electronic_Exam/2003/program/sin_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:dds_inst_u1\|sin_rom:sin_rom_inst_a\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds:dds_inst_u1\|sin_rom:sin_rom_inst_a\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "" { Text "E:/Electronic_Exam/2003/program/sin_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds:dds_inst_u1\|sin_rom:sin_rom_inst_a\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds:dds_inst_u1\|sin_rom:sin_rom_inst_a\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778254 ""}  } { { "sin_rom.v" "" { Text "E:/Electronic_Exam/2003/program/sin_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606778254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69f1 " "Found entity 1: altsyncram_69f1" {  } { { "db/altsyncram_69f1.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_69f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_69f1 dds:dds_inst_u1\|sin_rom:sin_rom_inst_a\|altsyncram:altsyncram_component\|altsyncram_69f1:auto_generated " "Elaborating entity \"altsyncram_69f1\" for hierarchy \"dds:dds_inst_u1\|sin_rom:sin_rom_inst_a\|altsyncram:altsyncram_component\|altsyncram_69f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key_control.v 1 1 " "Using design file key_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "key_control.v" "" { Text "E:/Electronic_Exam/2003/program/key_control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1500606778364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control key_control:key_control_u2 " "Elaborating entity \"key_control\" for hierarchy \"key_control:key_control_u2\"" {  } { { "vga_top.v" "key_control_u2" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_48_32 key_control:key_control_u2\|div_48_32:div_48_32_inst " "Elaborating entity \"div_48_32\" for hierarchy \"key_control:key_control_u2\|div_48_32:div_48_32_inst\"" {  } { { "key_control.v" "div_48_32_inst" { Text "E:/Electronic_Exam/2003/program/key_control.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div_48_32.v" "LPM_DIVIDE_component" { Text "E:/Electronic_Exam/2003/program/div_48_32.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div_48_32.v" "" { Text "E:/Electronic_Exam/2003/program/div_48_32.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606778384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 48 " "Parameter \"lpm_widthn\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778384 ""}  } { { "div_48_32.v" "" { Text "E:/Electronic_Exam/2003/program/div_48_32.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606778384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lhs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lhs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lhs " "Found entity 1: lpm_divide_lhs" {  } { { "db/lpm_divide_lhs.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_lhs.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_lhs key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lhs:auto_generated " "Elaborating entity \"lpm_divide_lhs\" for hierarchy \"key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lhs:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_gnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_gnh key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lhs:auto_generated\|sign_div_unsign_gnh:divider " "Elaborating entity \"sign_div_unsign_gnh\" for hierarchy \"key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lhs:auto_generated\|sign_div_unsign_gnh:divider\"" {  } { { "db/lpm_divide_lhs.tdf" "divider" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_lhs.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_63f " "Found entity 1: alt_u_div_63f" {  } { { "db/alt_u_div_63f.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_63f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_63f key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lhs:auto_generated\|sign_div_unsign_gnh:divider\|alt_u_div_63f:divider " "Elaborating entity \"alt_u_div_63f\" for hierarchy \"key_control:key_control_u2\|div_48_32:div_48_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lhs:auto_generated\|sign_div_unsign_gnh:divider\|alt_u_div_63f:divider\"" {  } { { "db/sign_div_unsign_gnh.tdf" "divider" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_gnh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_28_9 key_control:key_control_u2\|div_28_9:div_28_9_inst " "Elaborating entity \"div_28_9\" for hierarchy \"key_control:key_control_u2\|div_28_9:div_28_9_inst\"" {  } { { "key_control.v" "div_28_9_inst" { Text "E:/Electronic_Exam/2003/program/key_control.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div_28_9.v" "LPM_DIVIDE_component" { Text "E:/Electronic_Exam/2003/program/div_28_9.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div_28_9.v" "" { Text "E:/Electronic_Exam/2003/program/div_28_9.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606778724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 9 " "Parameter \"lpm_widthd\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 28 " "Parameter \"lpm_widthn\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778724 ""}  } { { "div_28_9.v" "" { Text "E:/Electronic_Exam/2003/program/div_28_9.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606778724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7gs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7gs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7gs " "Found entity 1: lpm_divide_7gs" {  } { { "db/lpm_divide_7gs.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_7gs.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_7gs key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7gs:auto_generated " "Elaborating entity \"lpm_divide_7gs\" for hierarchy \"key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7gs:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2mh " "Found entity 1: sign_div_unsign_2mh" {  } { { "db/sign_div_unsign_2mh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_2mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_2mh key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7gs:auto_generated\|sign_div_unsign_2mh:divider " "Elaborating entity \"sign_div_unsign_2mh\" for hierarchy \"key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7gs:auto_generated\|sign_div_unsign_2mh:divider\"" {  } { { "db/lpm_divide_7gs.tdf" "divider" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_7gs.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a0f " "Found entity 1: alt_u_div_a0f" {  } { { "db/alt_u_div_a0f.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_a0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606778864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_a0f key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7gs:auto_generated\|sign_div_unsign_2mh:divider\|alt_u_div_a0f:divider " "Elaborating entity \"alt_u_div_a0f\" for hierarchy \"key_control:key_control_u2\|div_28_9:div_28_9_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7gs:auto_generated\|sign_div_unsign_2mh:divider\|alt_u_div_a0f:divider\"" {  } { { "db/sign_div_unsign_2mh.tdf" "divider" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_2mh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tx.v 1 1 " "Using design file tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "tx.v" "" { Text "E:/Electronic_Exam/2003/program/tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778884 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1500606778884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:tx_u3 " "Elaborating entity \"tx\" for hierarchy \"tx:tx_u3\"" {  } { { "vga_top.v" "tx_u3" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 tx.v(39) " "Verilog HDL assignment warning at tx.v(39): truncated value with size 32 to match size of target (15)" {  } { { "tx.v" "" { Text "E:/Electronic_Exam/2003/program/tx.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778894 "|vga_top|tx:tx_u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx.v(59) " "Verilog HDL assignment warning at tx.v(59): truncated value with size 32 to match size of target (1)" {  } { { "tx.v" "" { Text "E:/Electronic_Exam/2003/program/tx.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778894 "|vga_top|tx:tx_u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx.v(109) " "Verilog HDL assignment warning at tx.v(109): truncated value with size 32 to match size of target (4)" {  } { { "tx.v" "" { Text "E:/Electronic_Exam/2003/program/tx.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778894 "|vga_top|tx:tx_u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tx.v(265) " "Verilog HDL assignment warning at tx.v(265): truncated value with size 32 to match size of target (3)" {  } { { "tx.v" "" { Text "E:/Electronic_Exam/2003/program/tx.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778894 "|vga_top|tx:tx_u3"}
{ "Warning" "WSGN_SEARCH_FILE" "rx.v 1 1 " "Using design file rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.v" "" { Text "E:/Electronic_Exam/2003/program/rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1500606778894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:rx_u4 " "Elaborating entity \"rx\" for hierarchy \"rx:rx_u4\"" {  } { { "vga_top.v" "rx_u4" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rx.v(44) " "Verilog HDL assignment warning at rx.v(44): truncated value with size 32 to match size of target (1)" {  } { { "rx.v" "" { Text "E:/Electronic_Exam/2003/program/rx.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778904 "|vga_top|rx:rx_u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rx.v(77) " "Verilog HDL assignment warning at rx.v(77): truncated value with size 32 to match size of target (4)" {  } { { "rx.v" "" { Text "E:/Electronic_Exam/2003/program/rx.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778904 "|vga_top|rx:rx_u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rx.v(114) " "Verilog HDL assignment warning at rx.v(114): truncated value with size 32 to match size of target (1)" {  } { { "rx.v" "" { Text "E:/Electronic_Exam/2003/program/rx.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778904 "|vga_top|rx:rx_u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rx.v(143) " "Verilog HDL assignment warning at rx.v(143): truncated value with size 32 to match size of target (3)" {  } { { "rx.v" "" { Text "E:/Electronic_Exam/2003/program/rx.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778904 "|vga_top|rx:rx_u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rx.v(223) " "Verilog HDL assignment warning at rx.v(223): truncated value with size 32 to match size of target (3)" {  } { { "rx.v" "" { Text "E:/Electronic_Exam/2003/program/rx.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778904 "|vga_top|rx:rx_u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_200 clk_200:pll_u5 " "Elaborating entity \"clk_200\" for hierarchy \"clk_200:pll_u5\"" {  } { { "vga_top.v" "pll_u5" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_200_0002 clk_200:pll_u5\|clk_200_0002:clk_200_inst " "Elaborating entity \"clk_200_0002\" for hierarchy \"clk_200:pll_u5\|clk_200_0002:clk_200_inst\"" {  } { { "clk_200.v" "clk_200_inst" { Text "E:/Electronic_Exam/2003/program/clk_200.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clk_200:pll_u5\|clk_200_0002:clk_200_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clk_200:pll_u5\|clk_200_0002:clk_200_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_200/clk_200_0002.v" "altera_pll_i" { Text "E:/Electronic_Exam/2003/program/clk_200/clk_200_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606778944 "|vga_top|clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606778944 "|vga_top|clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1500606778944 "|vga_top|clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1500606778944 "|vga_top|clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1500606778944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_200:pll_u5\|clk_200_0002:clk_200_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clk_200:pll_u5\|clk_200_0002:clk_200_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_200/clk_200_0002.v" "" { Text "E:/Electronic_Exam/2003/program/clk_200/clk_200_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_200:pll_u5\|clk_200_0002:clk_200_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clk_200:pll_u5\|clk_200_0002:clk_200_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778944 ""}  } { { "clk_200/clk_200_0002.v" "" { Text "E:/Electronic_Exam/2003/program/clk_200/clk_200_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606778944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cepin.v 1 1 " "Using design file cepin.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cepin " "Found entity 1: cepin" {  } { { "cepin.v" "" { Text "E:/Electronic_Exam/2003/program/cepin.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606778954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1500606778954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cepin cepin:cepin_u5 " "Elaborating entity \"cepin\" for hierarchy \"cepin:cepin_u5\"" {  } { { "vga_top.v" "cepin_u5" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cepin.v(42) " "Verilog HDL assignment warning at cepin.v(42): truncated value with size 32 to match size of target (1)" {  } { { "cepin.v" "" { Text "E:/Electronic_Exam/2003/program/cepin.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778964 "|vga_top|cepin:cepin_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cepin.v(156) " "Verilog HDL assignment warning at cepin.v(156): truncated value with size 32 to match size of target (1)" {  } { { "cepin.v" "" { Text "E:/Electronic_Exam/2003/program/cepin.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778964 "|vga_top|cepin:cepin_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cepin.v(176) " "Verilog HDL assignment warning at cepin.v(176): truncated value with size 32 to match size of target (1)" {  } { { "cepin.v" "" { Text "E:/Electronic_Exam/2003/program/cepin.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778964 "|vga_top|cepin:cepin_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cepin.v(336) " "Verilog HDL assignment warning at cepin.v(336): truncated value with size 32 to match size of target (8)" {  } { { "cepin.v" "" { Text "E:/Electronic_Exam/2003/program/cepin.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778964 "|vga_top|cepin:cepin_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cepin.v(384) " "Verilog HDL assignment warning at cepin.v(384): truncated value with size 32 to match size of target (8)" {  } { { "cepin.v" "" { Text "E:/Electronic_Exam/2003/program/cepin.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606778964 "|vga_top|cepin:cepin_u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_32_32 cepin:cepin_u5\|div_32_32:div_32_32_inst " "Elaborating entity \"div_32_32\" for hierarchy \"cepin:cepin_u5\|div_32_32:div_32_32_inst\"" {  } { { "cepin.v" "div_32_32_inst" { Text "E:/Electronic_Exam/2003/program/cepin.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div_32_32.v" "LPM_DIVIDE_component" { Text "E:/Electronic_Exam/2003/program/div_32_32.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div_32_32.v" "" { Text "E:/Electronic_Exam/2003/program/div_32_32.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606778974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 40 " "Parameter \"lpm_widthn\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606778974 ""}  } { { "div_32_32.v" "" { Text "E:/Electronic_Exam/2003/program/div_32_32.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606778974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dhs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dhs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dhs " "Found entity 1: lpm_divide_dhs" {  } { { "db/lpm_divide_dhs.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_dhs.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606779054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606779054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_dhs cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dhs:auto_generated " "Elaborating entity \"lpm_divide_dhs\" for hierarchy \"cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dhs:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606779064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606779064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_8nh cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dhs:auto_generated\|sign_div_unsign_8nh:divider " "Elaborating entity \"sign_div_unsign_8nh\" for hierarchy \"cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dhs:auto_generated\|sign_div_unsign_8nh:divider\"" {  } { { "db/lpm_divide_dhs.tdf" "divider" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_dhs.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_m2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606779204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606779204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_m2f cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dhs:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_m2f:divider " "Elaborating entity \"alt_u_div_m2f\" for hierarchy \"cepin:cepin_u5\|div_32_32:div_32_32_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dhs:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_m2f:divider\"" {  } { { "db/sign_div_unsign_8nh.tdf" "divider" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_8nh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:vga_control " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:vga_control\"" {  } { { "vga_top.v" "vga_control" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1_1_0 vga_control.v(70) " "Verilog HDL or VHDL warning at vga_control.v(70): object \"f1_1_0\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1_2_1 vga_control.v(79) " "Verilog HDL or VHDL warning at vga_control.v(79): object \"f1_2_1\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1_2_2 vga_control.v(80) " "Verilog HDL or VHDL warning at vga_control.v(80): object \"f1_2_2\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_1_0 vga_control.v(94) " "Verilog HDL or VHDL warning at vga_control.v(94): object \"p1_1_0\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_2_1 vga_control.v(103) " "Verilog HDL or VHDL warning at vga_control.v(103): object \"p1_2_1\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_2_2 vga_control.v(104) " "Verilog HDL or VHDL warning at vga_control.v(104): object \"p1_2_2\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f2_1_0 vga_control.v(112) " "Verilog HDL or VHDL warning at vga_control.v(112): object \"f2_1_0\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f2_2_1 vga_control.v(121) " "Verilog HDL or VHDL warning at vga_control.v(121): object \"f2_2_1\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f2_2_2 vga_control.v(122) " "Verilog HDL or VHDL warning at vga_control.v(122): object \"f2_2_2\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2_1_0 vga_control.v(131) " "Verilog HDL or VHDL warning at vga_control.v(131): object \"p2_1_0\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2_2_1 vga_control.v(140) " "Verilog HDL or VHDL warning at vga_control.v(140): object \"p2_2_1\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2_2_2 vga_control.v(141) " "Verilog HDL or VHDL warning at vga_control.v(141): object \"p2_2_2\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "add7 vga_control.v(199) " "Verilog HDL or VHDL warning at vga_control.v(199): object \"add7\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500606779254 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(154) " "Verilog HDL assignment warning at vga_control.v(154): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(155) " "Verilog HDL assignment warning at vga_control.v(155): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(156) " "Verilog HDL assignment warning at vga_control.v(156): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(157) " "Verilog HDL assignment warning at vga_control.v(157): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(158) " "Verilog HDL assignment warning at vga_control.v(158): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(159) " "Verilog HDL assignment warning at vga_control.v(159): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(160) " "Verilog HDL assignment warning at vga_control.v(160): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(164) " "Verilog HDL assignment warning at vga_control.v(164): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(165) " "Verilog HDL assignment warning at vga_control.v(165): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(166) " "Verilog HDL assignment warning at vga_control.v(166): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(167) " "Verilog HDL assignment warning at vga_control.v(167): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(168) " "Verilog HDL assignment warning at vga_control.v(168): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(169) " "Verilog HDL assignment warning at vga_control.v(169): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(170) " "Verilog HDL assignment warning at vga_control.v(170): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(174) " "Verilog HDL assignment warning at vga_control.v(174): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(175) " "Verilog HDL assignment warning at vga_control.v(175): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(176) " "Verilog HDL assignment warning at vga_control.v(176): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(177) " "Verilog HDL assignment warning at vga_control.v(177): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(178) " "Verilog HDL assignment warning at vga_control.v(178): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(179) " "Verilog HDL assignment warning at vga_control.v(179): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(180) " "Verilog HDL assignment warning at vga_control.v(180): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(185) " "Verilog HDL assignment warning at vga_control.v(185): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(186) " "Verilog HDL assignment warning at vga_control.v(186): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(187) " "Verilog HDL assignment warning at vga_control.v(187): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(188) " "Verilog HDL assignment warning at vga_control.v(188): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(189) " "Verilog HDL assignment warning at vga_control.v(189): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(190) " "Verilog HDL assignment warning at vga_control.v(190): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(191) " "Verilog HDL assignment warning at vga_control.v(191): truncated value with size 32 to match size of target (4)" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606779264 "|vga_top|vga_control:vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_title vga_control:vga_control\|rom_title:U5 " "Elaborating entity \"rom_title\" for hierarchy \"vga_control:vga_control\|rom_title:U5\"" {  } { { "vga_control.v" "U5" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\"" {  } { { "rom_title.v" "altsyncram_component" { Text "E:/Electronic_Exam/2003/program/rom_title.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\"" {  } { { "rom_title.v" "" { Text "E:/Electronic_Exam/2003/program/rom_title.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file word.mif " "Parameter \"init_file\" = \"word.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779434 ""}  } { { "rom_title.v" "" { Text "E:/Electronic_Exam/2003/program/rom_title.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606779434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0g1 " "Found entity 1: altsyncram_j0g1" {  } { { "db/altsyncram_j0g1.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_j0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606779524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606779524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0g1 vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_j0g1:auto_generated " "Elaborating entity \"altsyncram_j0g1\" for hierarchy \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_j0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_freq vga_control:vga_control\|rom_freq:U6 " "Elaborating entity \"rom_freq\" for hierarchy \"vga_control:vga_control\|rom_freq:U6\"" {  } { { "vga_control.v" "U6" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\"" {  } { { "rom_freq.v" "altsyncram_component" { Text "E:/Electronic_Exam/2003/program/rom_freq.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\"" {  } { { "rom_freq.v" "" { Text "E:/Electronic_Exam/2003/program/rom_freq.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file born_freq.mif " "Parameter \"init_file\" = \"born_freq.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779554 ""}  } { { "rom_freq.v" "" { Text "E:/Electronic_Exam/2003/program/rom_freq.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606779554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggg1 " "Found entity 1: altsyncram_ggg1" {  } { { "db/altsyncram_ggg1.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_ggg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606779644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606779644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggg1 vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\|altsyncram_ggg1:auto_generated " "Elaborating entity \"altsyncram_ggg1\" for hierarchy \"vga_control:vga_control\|rom_freq:U6\|altsyncram:altsyncram_component\|altsyncram_ggg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_rom vga_control:vga_control\|display_rom:U7 " "Elaborating entity \"display_rom\" for hierarchy \"vga_control:vga_control\|display_rom:U7\"" {  } { { "vga_control.v" "U7" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\"" {  } { { "display_rom.v" "altsyncram_component" { Text "E:/Electronic_Exam/2003/program/display_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\"" {  } { { "display_rom.v" "" { Text "E:/Electronic_Exam/2003/program/display_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file number.mif " "Parameter \"init_file\" = \"number.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779654 ""}  } { { "display_rom.v" "" { Text "E:/Electronic_Exam/2003/program/display_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606779654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9g1 " "Found entity 1: altsyncram_g9g1" {  } { { "db/altsyncram_g9g1.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_g9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606779744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606779744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g9g1 vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\|altsyncram_g9g1:auto_generated " "Elaborating entity \"altsyncram_g9g1\" for hierarchy \"vga_control:vga_control\|display_rom:U7\|altsyncram:altsyncram_component\|altsyncram_g9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_phrase vga_control:vga_control\|rom_phrase:U10 " "Elaborating entity \"rom_phrase\" for hierarchy \"vga_control:vga_control\|rom_phrase:U10\"" {  } { { "vga_control.v" "U10" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_phrase:U10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_phrase:U10\|altsyncram:altsyncram_component\"" {  } { { "rom_phrase.v" "altsyncram_component" { Text "E:/Electronic_Exam/2003/program/rom_phrase.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_phrase:U10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_phrase:U10\|altsyncram:altsyncram_component\"" {  } { { "rom_phrase.v" "" { Text "E:/Electronic_Exam/2003/program/rom_phrase.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_phrase:U10\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_phrase:U10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file born_phrase.mif " "Parameter \"init_file\" = \"born_phrase.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779774 ""}  } { { "rom_phrase.v" "" { Text "E:/Electronic_Exam/2003/program/rom_phrase.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606779774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ng1 " "Found entity 1: altsyncram_5ng1" {  } { { "db/altsyncram_5ng1.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_5ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606779854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606779854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ng1 vga_control:vga_control\|rom_phrase:U10\|altsyncram:altsyncram_component\|altsyncram_5ng1:auto_generated " "Elaborating entity \"altsyncram_5ng1\" for hierarchy \"vga_control:vga_control\|rom_phrase:U10\|altsyncram:altsyncram_component\|altsyncram_5ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phrase_rom vga_control:vga_control\|phrase_rom:U11 " "Elaborating entity \"phrase_rom\" for hierarchy \"vga_control:vga_control\|phrase_rom:U11\"" {  } { { "vga_control.v" "U11" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\"" {  } { { "phrase_rom.v" "altsyncram_component" { Text "E:/Electronic_Exam/2003/program/phrase_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\"" {  } { { "phrase_rom.v" "" { Text "E:/Electronic_Exam/2003/program/phrase_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file phrase.mif " "Parameter \"init_file\" = \"phrase.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779874 ""}  } { { "phrase_rom.v" "" { Text "E:/Electronic_Exam/2003/program/phrase_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606779874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6g1 " "Found entity 1: altsyncram_l6g1" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_l6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606779964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606779964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6g1 vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated " "Elaborating entity \"altsyncram_l6g1\" for hierarchy \"vga_control:vga_control\|phrase_rom:U11\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_rom vga_control:vga_control\|freq_rom:U12 " "Elaborating entity \"freq_rom\" for hierarchy \"vga_control:vga_control\|freq_rom:U12\"" {  } { { "vga_control.v" "U12" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\"" {  } { { "freq_rom.v" "altsyncram_component" { Text "E:/Electronic_Exam/2003/program/freq_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\"" {  } { { "freq_rom.v" "" { Text "E:/Electronic_Exam/2003/program/freq_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Freq.mif " "Parameter \"init_file\" = \"Freq.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606779984 ""}  } { { "freq_rom.v" "" { Text "E:/Electronic_Exam/2003/program/freq_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606779984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00g1 " "Found entity 1: altsyncram_00g1" {  } { { "db/altsyncram_00g1.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_00g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606780074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606780074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_00g1 vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\|altsyncram_00g1:auto_generated " "Elaborating entity \"altsyncram_00g1\" for hierarchy \"vga_control:vga_control\|freq_rom:U12\|altsyncram:altsyncram_component\|altsyncram_00g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606780074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_drive vga_drive:vga_drive " "Elaborating entity \"vga_drive\" for hierarchy \"vga_drive:vga_drive\"" {  } { { "vga_top.v" "vga_drive" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606780084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_drive.v(101) " "Verilog HDL assignment warning at vga_drive.v(101): truncated value with size 11 to match size of target (10)" {  } { { "vga_drive.v" "" { Text "E:/Electronic_Exam/2003/program/vga_drive.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606780084 "|vga_top|vga_drive:vga_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_drive.v(102) " "Verilog HDL assignment warning at vga_drive.v(102): truncated value with size 11 to match size of target (10)" {  } { { "vga_drive.v" "" { Text "E:/Electronic_Exam/2003/program/vga_drive.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500606780084 "|vga_top|vga_drive:vga_drive"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m884 " "Found entity 1: altsyncram_m884" {  } { { "db/altsyncram_m884.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_m884.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606783204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606783204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606783374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606783374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606783474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606783474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2bi " "Found entity 1: cntr_2bi" {  } { { "db/cntr_2bi.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/cntr_2bi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606783604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606783604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/cmpr_h9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606783694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606783694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606783794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606783794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606783934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606783934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606784014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606784014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606784114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606784114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606784194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606784194 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606784634 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_j0g1:auto_generated\|q_a\[62\] " "Synthesized away node \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_j0g1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_j0g1.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_j0g1.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_title.v" "" { Text "E:/Electronic_Exam/2003/program/rom_title.v" 81 0 0 } } { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 388 0 0 } } { "vga_top.v" "" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606785714 "|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_j0g1:auto_generated\|q_a\[63\] " "Synthesized away node \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_j0g1:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_j0g1.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/altsyncram_j0g1.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_title.v" "" { Text "E:/Electronic_Exam/2003/program/rom_title.v" 81 0 0 } } { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 388 0 0 } } { "vga_top.v" "" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606785714 "|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1500606785714 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1500606785714 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "46 " "Inferred 46 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod0\"" {  } { { "vga_control.v" "Mod0" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod1\"" {  } { { "vga_control.v" "Mod1" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod2\"" {  } { { "vga_control.v" "Mod2" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod3\"" {  } { { "vga_control.v" "Mod3" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div2\"" {  } { { "vga_control.v" "Div2" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod5\"" {  } { { "vga_control.v" "Mod5" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div8\"" {  } { { "vga_control.v" "Div8" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod11\"" {  } { { "vga_control.v" "Mod11" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div12\"" {  } { { "vga_control.v" "Div12" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod15\"" {  } { { "vga_control.v" "Mod15" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div10\"" {  } { { "vga_control.v" "Div10" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod13\"" {  } { { "vga_control.v" "Mod13" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div11\"" {  } { { "vga_control.v" "Div11" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod14\"" {  } { { "vga_control.v" "Mod14" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div9\"" {  } { { "vga_control.v" "Div9" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod12\"" {  } { { "vga_control.v" "Mod12" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod9\"" {  } { { "vga_control.v" "Mod9" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div4\"" {  } { { "vga_control.v" "Div4" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod7\"" {  } { { "vga_control.v" "Mod7" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div5\"" {  } { { "vga_control.v" "Div5" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod8\"" {  } { { "vga_control.v" "Mod8" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div3\"" {  } { { "vga_control.v" "Div3" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod6\"" {  } { { "vga_control.v" "Mod6" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod27\"" {  } { { "vga_control.v" "Mod27" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 191 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div23\"" {  } { { "vga_control.v" "Div23" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod26\"" {  } { { "vga_control.v" "Mod26" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div21\"" {  } { { "vga_control.v" "Div21" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod24\"" {  } { { "vga_control.v" "Mod24" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div22\"" {  } { { "vga_control.v" "Div22" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod25\"" {  } { { "vga_control.v" "Mod25" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div20\"" {  } { { "vga_control.v" "Div20" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 187 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod23\"" {  } { { "vga_control.v" "Mod23" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 187 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div18\"" {  } { { "vga_control.v" "Div18" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div19\"" {  } { { "vga_control.v" "Div19" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod22\"" {  } { { "vga_control.v" "Mod22" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div13\"" {  } { { "vga_control.v" "Div13" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod16\"" {  } { { "vga_control.v" "Mod16" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod21\"" {  } { { "vga_control.v" "Mod21" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div17\"" {  } { { "vga_control.v" "Div17" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod20\"" {  } { { "vga_control.v" "Mod20" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div15\"" {  } { { "vga_control.v" "Div15" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod18\"" {  } { { "vga_control.v" "Mod18" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div16\"" {  } { { "vga_control.v" "Div16" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod19\"" {  } { { "vga_control.v" "Mod19" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div14\"" {  } { { "vga_control.v" "Div14" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod17\"" {  } { { "vga_control.v" "Mod17" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798734 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1500606798734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod0\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606798764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606798764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606798764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606798764 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606798764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_j3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606798844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606798844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606798854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606798854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606798864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606798864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod1\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606798884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606798884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606798884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606798884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606798884 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606798884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f3m " "Found entity 1: lpm_divide_f3m" {  } { { "db/lpm_divide_f3m.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_f3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606798954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606798954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_ilh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606798964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606798964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ave.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ave " "Found entity 1: alt_u_div_ave" {  } { { "db/alt_u_div_ave.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_ave.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606798974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606798974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div2\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606799004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div2 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799004 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606799004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_p2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod5\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606799194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod5 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799194 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606799194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div12 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div12\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606799364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div12 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799364 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606799364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod15 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod15\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606799564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod15 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799564 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606799564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div10\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606799574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div10 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799574 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606799574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div11\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606799744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div11 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799744 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606799744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div9\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606799844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div9 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606799844 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606799844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606799984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606799984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div23 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div23\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606800124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div23 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800124 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606800124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div21 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div21\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606800144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div21 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800144 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606800144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div22 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div22\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606800174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div22 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800174 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606800174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div20 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div20\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 187 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606800194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div20 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800194 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 187 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606800194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div19 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div19\"" {  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606800234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div19 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500606800234 ""}  } { { "vga_control.v" "" { Text "E:/Electronic_Exam/2003/program/vga_control.v" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500606800234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6dm " "Found entity 1: lpm_divide_6dm" {  } { { "db/lpm_divide_6dm.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/lpm_divide_6dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606800304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606800304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606800324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606800324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "E:/Electronic_Exam/2003/program/db/alt_u_div_u2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500606800384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500606800384 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1500606805764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500606846895 "|vga_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "E:/Electronic_Exam/2003/program/vga_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500606846895 "|vga_top|VGA_R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1500606846895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606850975 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1500606855745 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500606856095 "|vga_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1500606856095 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606856305 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 777 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 777 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1500606859195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1500606859915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500606859915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23545 " "Implemented 23545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1500606862635 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1500606862635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22884 " "Implemented 22884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1500606862635 ""} { "Info" "ICUT_CUT_TM_RAMS" "618 " "Implemented 618 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1500606862635 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1500606862635 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1500606862635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1500606862635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "890 " "Peak virtual memory: 890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500606862715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 21 11:14:22 2017 " "Processing ended: Fri Jul 21 11:14:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500606862715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500606862715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500606862715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500606862715 ""}
