// Seed: 798865273
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  logic id_2 = id_0;
  assign id_2 = 1'b0;
endmodule
