ARM GAS  /tmp/cc22cjsu.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_ll_fmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c"
  20              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  21              		.align	1
  22              		.global	FMC_NORSRAM_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	FMC_NORSRAM_Init:
  28              	.LVL0:
  29              	.LFB141:
   1:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
   2:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
   3:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @file    stm32f7xx_ll_fmc.c
   4:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
   7:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following
   8:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral Control functions
  11:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  13:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  14:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @attention
  15:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  16:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * Copyright (c) 2017 STMicroelectronics.
  17:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * All rights reserved.
  18:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  19:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  20:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * in the root directory of this software component.
  21:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  22:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  23:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  24:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim
  25:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  26:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  27:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  28:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes following memory controllers:
  29:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
ARM GAS  /tmp/cc22cjsu.s 			page 2


  30:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****      (+) The NAND memory controller
  31:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller
  32:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  33:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  34:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        memories and SDRAM memories. Its main purposes are:
  35:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  36:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  37:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  38:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  39:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  40:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        only one access at a time to an external device.
  41:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        The main features of the FMC controller are the following:
  42:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  43:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  44:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  45:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  46:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  47:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  48:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 data
  49:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  50:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  51:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  52:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  53:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @endverbatim
  54:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  55:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  56:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  57:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  58:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #include "stm32f7xx_hal.h"
  59:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  60:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup STM32F7xx_HAL_Driver
  61:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  62:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  63:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE_ENABLED) || defined(HAL_SDRAM_MODULE
  64:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     || defined(HAL_SRAM_MODULE_ENABLED)
  65:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  66:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  67:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief FMC driver modules
  68:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  69:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  70:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  71:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  72:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  73:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  74:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Private_Constants FMC Low Layer Private Constants
  75:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  76:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  77:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  78:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* ----------------------- FMC registers bit mask --------------------------- */
  79:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  80:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* --- BCR Register ---*/
  81:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* BCR register clear mask */
  82:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  83:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* --- BTR Register ---*/
  84:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* BTR register clear mask */
  85:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTR1_ADDSET | FMC_BTR1_ADDHLD  |\
  86:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_BTR1_DATAST | FMC_BTR1_BUSTURN |\
ARM GAS  /tmp/cc22cjsu.s 			page 3


  87:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT  |\
  88:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_BTR1_ACCMOD))
  89:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  90:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* --- BWTR Register ---*/
  91:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* BWTR register clear mask */
  92:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTR1_ADDSET | FMC_BWTR1_ADDHLD  |\
  93:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_BWTR1_DATAST | FMC_BWTR1_BUSTURN |\
  94:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_BWTR1_ACCMOD))
  95:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  96:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* --- PCR Register ---*/
  97:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* PCR register clear mask */
  98:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \
  99:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_PCR_PTYP    | FMC_PCR_PWID   | \
 100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_PCR_ECCEN   | FMC_PCR_TCLR   | \
 101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_PCR_TAR     | FMC_PCR_ECCPS))
 102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* --- PMEM Register ---*/
 103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* PMEM register clear mask */
 104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET3  | FMC_PMEM_MEMWAIT3 |\
 105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_PMEM_MEMHOLD3 | FMC_PMEM_MEMHIZ3))
 106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* --- PATT Register ---*/
 108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* PATT register clear mask */
 109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET3  | FMC_PATT_ATTWAIT3 |\
 110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_PATT_ATTHOLD3 | FMC_PATT_ATTHIZ3))
 111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* --- SDCR Register ---*/
 114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* SDCR register clear mask */
 115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #define SDCR_CLEAR_MASK   ((uint32_t)(FMC_SDCR1_NC    | FMC_SDCR1_NR     | \
 116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_SDCR1_MWID  | FMC_SDCR1_NB     | \
 117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_SDCR1_CAS   | FMC_SDCR1_WP     | \
 118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | \
 119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_SDCR1_RPIPE))
 120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* --- SDTR Register ---*/
 122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* SDTR register clear mask */
 123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #define SDTR_CLEAR_MASK   ((uint32_t)(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR   | \
 124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_SDTR1_TRAS  | FMC_SDTR1_TRC    | \
 125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_SDTR1_TWR   | FMC_SDTR1_TRP    | \
 126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                       FMC_SDTR1_TRCD))
 127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
 133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
 134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
 135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
 136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
 138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
 143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions
ARM GAS  /tmp/cc22cjsu.s 			page 4


 144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim
 146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
 152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NORSRAM external devices.
 153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit()
 155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
 157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function
 158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions
 168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim
 170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface
 177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure
 188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                     const FMC_NORSRAM_InitTypeDef *Init)
 192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
  30              		.loc 1 192 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 192 1 is_stmt 0 view .LVU1
  36 0000 30B4     		push	{r4, r5}
  37              	.LCFI0:
ARM GAS  /tmp/cc22cjsu.s 			page 5


  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 4, -8
  40              		.cfi_offset 5, -4
 193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t flashaccess;
  41              		.loc 1 193 3 is_stmt 1 view .LVU2
 194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t btcr_reg;
  42              		.loc 1 194 3 view .LVU3
 195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t mask;
  43              		.loc 1 195 3 view .LVU4
 196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  44              		.loc 1 198 3 view .LVU5
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
  45              		.loc 1 199 3 view .LVU6
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
  46              		.loc 1 200 3 view .LVU7
 201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
  47              		.loc 1 201 3 view .LVU8
 202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
  48              		.loc 1 202 3 view .LVU9
 203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
  49              		.loc 1 203 3 view .LVU10
 204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
  50              		.loc 1 204 3 view .LVU11
 205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
  51              		.loc 1 205 3 view .LVU12
 206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
  52              		.loc 1 206 3 view .LVU13
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
  53              		.loc 1 207 3 view .LVU14
 208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
  54              		.loc 1 208 3 view .LVU15
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
  55              		.loc 1 209 3 view .LVU16
 210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
  56              		.loc 1 210 3 view .LVU17
 211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  57              		.loc 1 211 3 view .LVU18
 212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  58              		.loc 1 212 3 view .LVU19
 213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  59              		.loc 1 213 3 view .LVU20
 214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable NORSRAM Device */
 216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
  60              		.loc 1 216 3 view .LVU21
  61 0002 0A68     		ldr	r2, [r1]
  62 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
  63 0008 23F00103 		bic	r3, r3, #1
  64 000c 40F82230 		str	r3, [r0, r2, lsl #2]
 217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
  65              		.loc 1 219 3 view .LVU22
  66              		.loc 1 219 11 is_stmt 0 view .LVU23
  67 0010 8B68     		ldr	r3, [r1, #8]
ARM GAS  /tmp/cc22cjsu.s 			page 6


  68              		.loc 1 219 6 view .LVU24
  69 0012 082B     		cmp	r3, #8
  70 0014 30D0     		beq	.L7
 220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
  71              		.loc 1 225 17 view .LVU25
  72 0016 0024     		movs	r4, #0
  73              	.L2:
  74              	.LVL1:
 226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   btcr_reg = (flashaccess                   | \
  75              		.loc 1 228 3 is_stmt 1 view .LVU26
 229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->DataAddressMux          | \
  76              		.loc 1 229 19 is_stmt 0 view .LVU27
  77 0018 4A68     		ldr	r2, [r1, #4]
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->DataAddressMux          | \
  78              		.loc 1 228 45 view .LVU28
  79 001a 2243     		orrs	r2, r2, r4
  80              		.loc 1 229 45 view .LVU29
  81 001c 1343     		orrs	r3, r3, r2
 230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->MemoryType              | \
 231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->MemoryDataWidth         | \
  82              		.loc 1 231 19 view .LVU30
  83 001e CA68     		ldr	r2, [r1, #12]
 230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->MemoryType              | \
  84              		.loc 1 230 45 view .LVU31
  85 0020 1343     		orrs	r3, r3, r2
 232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  86              		.loc 1 232 19 view .LVU32
  87 0022 0A69     		ldr	r2, [r1, #16]
 231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  88              		.loc 1 231 45 view .LVU33
  89 0024 1343     		orrs	r3, r3, r2
 233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  90              		.loc 1 233 19 view .LVU34
  91 0026 4A69     		ldr	r2, [r1, #20]
 232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  92              		.loc 1 232 45 view .LVU35
  93 0028 1343     		orrs	r3, r3, r2
 234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->WaitSignalActive        | \
  94              		.loc 1 234 19 view .LVU36
  95 002a 8A69     		ldr	r2, [r1, #24]
 233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  96              		.loc 1 233 45 view .LVU37
  97 002c 1343     		orrs	r3, r3, r2
 235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->WriteOperation          | \
  98              		.loc 1 235 19 view .LVU38
  99 002e CA69     		ldr	r2, [r1, #28]
 234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->WaitSignalActive        | \
 100              		.loc 1 234 45 view .LVU39
 101 0030 1343     		orrs	r3, r3, r2
 236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->WaitSignal              | \
ARM GAS  /tmp/cc22cjsu.s 			page 7


 102              		.loc 1 236 19 view .LVU40
 103 0032 0A6A     		ldr	r2, [r1, #32]
 235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->WriteOperation          | \
 104              		.loc 1 235 45 view .LVU41
 105 0034 1343     		orrs	r3, r3, r2
 237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->ExtendedMode            | \
 106              		.loc 1 237 19 view .LVU42
 107 0036 4A6A     		ldr	r2, [r1, #36]
 236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->WaitSignal              | \
 108              		.loc 1 236 45 view .LVU43
 109 0038 1343     		orrs	r3, r3, r2
 238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->AsynchronousWait        | \
 110              		.loc 1 238 19 view .LVU44
 111 003a 8A6A     		ldr	r2, [r1, #40]
 237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->ExtendedMode            | \
 112              		.loc 1 237 45 view .LVU45
 113 003c 1343     		orrs	r3, r3, r2
 239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->WriteBurst);
 114              		.loc 1 239 19 view .LVU46
 115 003e CA6A     		ldr	r2, [r1, #44]
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               Init->DataAddressMux          | \
 116              		.loc 1 228 12 view .LVU47
 117 0040 1343     		orrs	r3, r3, r2
 118              	.LVL2:
 240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   btcr_reg |= Init->ContinuousClock;
 119              		.loc 1 241 3 is_stmt 1 view .LVU48
 120              		.loc 1 241 19 is_stmt 0 view .LVU49
 121 0042 0A6B     		ldr	r2, [r1, #48]
 122              		.loc 1 241 12 view .LVU50
 123 0044 1A43     		orrs	r2, r2, r3
 124              	.LVL3:
 242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   btcr_reg |= Init->WriteFifo;
 125              		.loc 1 242 3 is_stmt 1 view .LVU51
 126              		.loc 1 242 19 is_stmt 0 view .LVU52
 127 0046 4B6B     		ldr	r3, [r1, #52]
 128              		.loc 1 242 12 view .LVU53
 129 0048 1A43     		orrs	r2, r2, r3
 130              	.LVL4:
 243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   btcr_reg |= Init->PageSize;
 131              		.loc 1 243 3 is_stmt 1 view .LVU54
 132              		.loc 1 243 19 is_stmt 0 view .LVU55
 133 004a 8B6B     		ldr	r3, [r1, #56]
 134              		.loc 1 243 12 view .LVU56
 135 004c 1A43     		orrs	r2, r2, r3
 136              	.LVL5:
 244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   mask = (FMC_BCR1_MBKEN                |
 137              		.loc 1 245 3 is_stmt 1 view .LVU57
 246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_MUXEN                |
 247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_MTYP                 |
 248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_MWID                 |
 249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_FACCEN               |
 250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_BURSTEN              |
 251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_WAITPOL              |
 252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_WAITCFG              |
 253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_WREN                 |
ARM GAS  /tmp/cc22cjsu.s 			page 8


 254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_WAITEN               |
 255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_EXTMOD               |
 256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_ASYNCWAIT            |
 257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****           FMC_BCR1_CBURSTRW);
 258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   mask |= FMC_BCR1_CCLKEN;
 138              		.loc 1 259 3 view .LVU58
 260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   mask |= FMC_BCR1_WFDIS;
 139              		.loc 1 260 3 view .LVU59
 261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   mask |= FMC_BCR1_CPSIZE;
 140              		.loc 1 261 3 view .LVU60
 262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 141              		.loc 1 263 3 view .LVU61
 142 004e 0C68     		ldr	r4, [r1]
 143              	.LVL6:
 144              		.loc 1 263 3 is_stmt 0 view .LVU62
 145 0050 50F82450 		ldr	r5, [r0, r4, lsl #2]
 146 0054 0E4B     		ldr	r3, .L9
 147 0056 2B40     		ands	r3, r3, r5
 148 0058 1343     		orrs	r3, r3, r2
 149 005a 40F82430 		str	r3, [r0, r4, lsl #2]
 264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BA
 150              		.loc 1 266 3 is_stmt 1 view .LVU63
 151              		.loc 1 266 12 is_stmt 0 view .LVU64
 152 005e 0B6B     		ldr	r3, [r1, #48]
 153              		.loc 1 266 6 view .LVU65
 154 0060 B3F5801F 		cmp	r3, #1048576
 155 0064 0AD0     		beq	.L8
 156              	.LVL7:
 157              	.L3:
 267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Init->NSBank != FMC_NORSRAM_BANK1)
 158              		.loc 1 271 3 is_stmt 1 view .LVU66
 159              		.loc 1 271 11 is_stmt 0 view .LVU67
 160 0066 0B68     		ldr	r3, [r1]
 161              		.loc 1 271 6 view .LVU68
 162 0068 1BB1     		cbz	r3, .L4
 272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
 274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 163              		.loc 1 274 5 is_stmt 1 view .LVU69
 164 006a 0368     		ldr	r3, [r0]
 165 006c 4A6B     		ldr	r2, [r1, #52]
 166 006e 1343     		orrs	r3, r3, r2
 167 0070 0360     		str	r3, [r0]
 168              	.L4:
 275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 169              		.loc 1 277 3 view .LVU70
 278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
ARM GAS  /tmp/cc22cjsu.s 			page 9


 170              		.loc 1 278 1 is_stmt 0 view .LVU71
 171 0072 0020     		movs	r0, #0
 172              	.LVL8:
 173              		.loc 1 278 1 view .LVU72
 174 0074 30BC     		pop	{r4, r5}
 175              	.LCFI1:
 176              		.cfi_remember_state
 177              		.cfi_restore 5
 178              		.cfi_restore 4
 179              		.cfi_def_cfa_offset 0
 180 0076 7047     		bx	lr
 181              	.LVL9:
 182              	.L7:
 183              	.LCFI2:
 184              		.cfi_restore_state
 221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 185              		.loc 1 221 17 view .LVU73
 186 0078 4024     		movs	r4, #64
 187 007a CDE7     		b	.L2
 188              	.LVL10:
 189              	.L8:
 266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 190              		.loc 1 266 74 discriminator 1 view .LVU74
 191 007c 0A68     		ldr	r2, [r1]
 192              	.LVL11:
 266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 193              		.loc 1 266 66 discriminator 1 view .LVU75
 194 007e 002A     		cmp	r2, #0
 195 0080 F1D0     		beq	.L3
 268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 196              		.loc 1 268 5 is_stmt 1 view .LVU76
 197 0082 0268     		ldr	r2, [r0]
 198 0084 22F48012 		bic	r2, r2, #1048576
 199 0088 1343     		orrs	r3, r3, r2
 200 008a 0360     		str	r3, [r0]
 201 008c EBE7     		b	.L3
 202              	.L10:
 203 008e 00BF     		.align	2
 204              	.L9:
 205 0090 8004C0FF 		.word	-4193152
 206              		.cfi_endproc
 207              	.LFE141:
 209              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 210              		.align	1
 211              		.global	FMC_NORSRAM_DeInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	FMC_NORSRAM_DeInit:
 217              	.LVL12:
 218              	.LFB142:
 279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral
 282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance
 284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
ARM GAS  /tmp/cc22cjsu.s 			page 10


 285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device,
 288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                      FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 219              		.loc 1 289 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
 290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 224              		.loc 1 291 3 view .LVU78
 292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 225              		.loc 1 292 3 view .LVU79
 293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 226              		.loc 1 293 3 view .LVU80
 294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 227              		.loc 1 296 3 view .LVU81
 228 0000 50F82230 		ldr	r3, [r0, r2, lsl #2]
 229 0004 23F00103 		bic	r3, r3, #1
 230 0008 40F82230 		str	r3, [r0, r2, lsl #2]
 297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Bank == FMC_NORSRAM_BANK1)
 231              		.loc 1 300 3 view .LVU82
 232              		.loc 1 300 6 is_stmt 0 view .LVU83
 233 000c 6AB9     		cbnz	r2, .L12
 301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 234              		.loc 1 302 5 is_stmt 1 view .LVU84
 235              		.loc 1 302 24 is_stmt 0 view .LVU85
 236 000e 43F2DB03 		movw	r3, #12507
 237 0012 40F82230 		str	r3, [r0, r2, lsl #2]
 238              	.L13:
 303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2U;
 308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 239              		.loc 1 310 3 is_stmt 1 view .LVU86
 240              		.loc 1 310 21 is_stmt 0 view .LVU87
 241 0016 02F1010C 		add	ip, r2, #1
 242              		.loc 1 310 27 view .LVU88
 243 001a 6FF07043 		mvn	r3, #-268435456
 244 001e 40F82C30 		str	r3, [r0, ip, lsl #2]
 311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 245              		.loc 1 311 3 is_stmt 1 view .LVU89
 246              		.loc 1 311 26 is_stmt 0 view .LVU90
 247 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
ARM GAS  /tmp/cc22cjsu.s 			page 11


 313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 248              		.loc 1 313 3 is_stmt 1 view .LVU91
 314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 249              		.loc 1 314 1 is_stmt 0 view .LVU92
 250 0026 0020     		movs	r0, #0
 251              	.LVL13:
 252              		.loc 1 314 1 view .LVU93
 253 0028 7047     		bx	lr
 254              	.LVL14:
 255              	.L12:
 307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 256              		.loc 1 307 5 is_stmt 1 view .LVU94
 307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 257              		.loc 1 307 24 is_stmt 0 view .LVU95
 258 002a 43F2D203 		movw	r3, #12498
 259 002e 40F82230 		str	r3, [r0, r2, lsl #2]
 260 0032 F0E7     		b	.L13
 261              		.cfi_endproc
 262              	.LFE142:
 264              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 265              		.align	1
 266              		.global	FMC_NORSRAM_Timing_Init
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	FMC_NORSRAM_Timing_Init:
 272              	.LVL15:
 273              	.LFB143:
 315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                           const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
 326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 274              		.loc 1 326 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		@ link register save eliminated.
 279              		.loc 1 326 1 is_stmt 0 view .LVU97
 280 0000 10B4     		push	{r4}
 281              	.LCFI3:
 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 4, -4
 327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr;
 284              		.loc 1 327 3 is_stmt 1 view .LVU98
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 285              		.loc 1 330 3 view .LVU99
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
ARM GAS  /tmp/cc22cjsu.s 			page 12


 286              		.loc 1 331 3 view .LVU100
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 287              		.loc 1 332 3 view .LVU101
 333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 288              		.loc 1 333 3 view .LVU102
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 289              		.loc 1 334 3 view .LVU103
 335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 290              		.loc 1 335 3 view .LVU104
 336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 291              		.loc 1 336 3 view .LVU105
 337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 292              		.loc 1 337 3 view .LVU106
 338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 293              		.loc 1 338 3 view .LVU107
 339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] =
 294              		.loc 1 341 3 view .LVU108
 342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (Timing->AddressSetupTime << FMC_BTR1_ADDSET_Pos) |
 295              		.loc 1 342 12 is_stmt 0 view .LVU109
 296 0002 0B68     		ldr	r3, [r1]
 297              		.loc 1 342 55 view .LVU110
 298 0004 4C68     		ldr	r4, [r1, #4]
 299 0006 43EA0413 		orr	r3, r3, r4, lsl #4
 343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (Timing->AddressHoldTime << FMC_BTR1_ADDHLD_Pos) |
 300              		.loc 1 343 54 view .LVU111
 301 000a 8C68     		ldr	r4, [r1, #8]
 302 000c 43EA0423 		orr	r3, r3, r4, lsl #8
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (Timing->DataSetupTime << FMC_BTR1_DATAST_Pos) |
 303              		.loc 1 344 52 view .LVU112
 304 0010 CC68     		ldr	r4, [r1, #12]
 305 0012 43EA0443 		orr	r3, r3, r4, lsl #16
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (Timing->BusTurnAroundDuration << FMC_BTR1_BUSTURN_Pos) |
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     ((Timing->CLKDivision - 1U) << FMC_BTR1_CLKDIV_Pos) |
 306              		.loc 1 346 27 view .LVU113
 307 0016 0C69     		ldr	r4, [r1, #16]
 308 0018 04F1FF3C 		add	ip, r4, #-1
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (Timing->BusTurnAroundDuration << FMC_BTR1_BUSTURN_Pos) |
 309              		.loc 1 345 61 view .LVU114
 310 001c 43EA0C53 		orr	r3, r3, ip, lsl #20
 347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     ((Timing->DataLatency - 2U) << FMC_BTR1_DATLAT_Pos) |
 311              		.loc 1 347 27 view .LVU115
 312 0020 4C69     		ldr	r4, [r1, #20]
 313 0022 A4F1020C 		sub	ip, r4, #2
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     ((Timing->DataLatency - 2U) << FMC_BTR1_DATLAT_Pos) |
 314              		.loc 1 346 57 view .LVU116
 315 0026 43EA0C63 		orr	r3, r3, ip, lsl #24
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (Timing->AddressSetupTime << FMC_BTR1_ADDSET_Pos) |
 316              		.loc 1 341 21 view .LVU117
 317 002a 0132     		adds	r2, r2, #1
 318              	.LVL16:
 319              		.loc 1 347 57 view .LVU118
 320 002c 8C69     		ldr	r4, [r1, #24]
 321 002e 2343     		orrs	r3, r3, r4
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (Timing->AddressSetupTime << FMC_BTR1_ADDSET_Pos) |
 322              		.loc 1 341 27 view .LVU119
ARM GAS  /tmp/cc22cjsu.s 			page 13


 323 0030 40F82230 		str	r3, [r0, r2, lsl #2]
 348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Timing->AccessMode;
 349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 324              		.loc 1 351 3 is_stmt 1 view .LVU120
 325              		.loc 1 351 7 is_stmt 0 view .LVU121
 326 0034 0368     		ldr	r3, [r0]
 327              		.loc 1 351 6 view .LVU122
 328 0036 13F4801F 		tst	r3, #1048576
 329 003a 0BD0     		beq	.L15
 352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTR1_CLKDIV_Pos));
 330              		.loc 1 353 5 is_stmt 1 view .LVU123
 331              		.loc 1 353 35 is_stmt 0 view .LVU124
 332 003c 4268     		ldr	r2, [r0, #4]
 333              	.LVL17:
 334              		.loc 1 353 10 view .LVU125
 335 003e 22F47002 		bic	r2, r2, #15728640
 336              	.LVL18:
 354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTR1_CLKDIV_Pos);
 337              		.loc 1 354 5 is_stmt 1 view .LVU126
 338              		.loc 1 354 32 is_stmt 0 view .LVU127
 339 0042 0B69     		ldr	r3, [r1, #16]
 340              		.loc 1 354 47 view .LVU128
 341 0044 013B     		subs	r3, r3, #1
 342              		.loc 1 354 10 view .LVU129
 343 0046 42EA0352 		orr	r2, r2, r3, lsl #20
 344              	.LVL19:
 355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTR1_CLKDIV, tmpr);
 345              		.loc 1 355 5 is_stmt 1 view .LVU130
 346 004a 4368     		ldr	r3, [r0, #4]
 347 004c 23F47003 		bic	r3, r3, #15728640
 348 0050 1343     		orrs	r3, r3, r2
 349 0052 4360     		str	r3, [r0, #4]
 350              	.LVL20:
 351              	.L15:
 356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 352              		.loc 1 358 3 view .LVU131
 359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 353              		.loc 1 359 1 is_stmt 0 view .LVU132
 354 0054 0020     		movs	r0, #0
 355              	.LVL21:
 356              		.loc 1 359 1 view .LVU133
 357 0056 5DF8044B 		ldr	r4, [sp], #4
 358              	.LCFI4:
 359              		.cfi_restore 4
 360              		.cfi_def_cfa_offset 0
 361 005a 7047     		bx	lr
 362              		.cfi_endproc
 363              	.LFE143:
 365              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 366              		.align	1
 367              		.global	FMC_NORSRAM_Extended_Timing_Init
 368              		.syntax unified
ARM GAS  /tmp/cc22cjsu.s 			page 14


 369              		.thumb
 370              		.thumb_func
 372              	FMC_NORSRAM_Extended_Timing_Init:
 373              	.LVL22:
 374              	.LFB144:
 360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ExtendedMode FMC Extended Mode
 368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          This parameter can be one of the following values:
 369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_DISABLE
 370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_ENABLE
 371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
 374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                    const FMC_NORSRAM_TimingTypeDef *Timing, uint32_
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                    uint32_t ExtendedMode)
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 375              		.loc 1 376 1 is_stmt 1 view -0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 0
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		@ link register save eliminated.
 377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 380              		.loc 1 378 3 view .LVU135
 379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 381              		.loc 1 381 3 view .LVU136
 382              		.loc 1 381 6 is_stmt 0 view .LVU137
 383 0000 B3F5804F 		cmp	r3, #16384
 384 0004 05D0     		beq	.L24
 382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check the parameters */
 384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));
 385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                      
 394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTR1
 395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                      ((Timing->DataSetupTime)          << FMC_BWTR1
 396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                      Timing->AccessMode                            
 397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                      ((Timing->BusTurnAroundDuration)  << FMC_BWTR1
 398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
ARM GAS  /tmp/cc22cjsu.s 			page 15


 385              		.loc 1 401 5 is_stmt 1 view .LVU138
 386              		.loc 1 401 24 is_stmt 0 view .LVU139
 387 0006 6FF07043 		mvn	r3, #-268435456
 388              	.LVL23:
 389              		.loc 1 401 24 view .LVU140
 390 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 391              		.loc 1 404 3 is_stmt 1 view .LVU141
 405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 392              		.loc 1 405 1 is_stmt 0 view .LVU142
 393 000e 0020     		movs	r0, #0
 394              	.LVL24:
 395              		.loc 1 405 1 view .LVU143
 396 0010 7047     		bx	lr
 397              	.LVL25:
 398              	.L24:
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 399              		.loc 1 376 1 view .LVU144
 400 0012 30B4     		push	{r4, r5}
 401              	.LCFI5:
 402              		.cfi_def_cfa_offset 8
 403              		.cfi_offset 4, -8
 404              		.cfi_offset 5, -4
 384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 405              		.loc 1 384 5 is_stmt 1 view .LVU145
 385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 406              		.loc 1 385 5 view .LVU146
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 407              		.loc 1 386 5 view .LVU147
 387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 408              		.loc 1 387 5 view .LVU148
 388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 409              		.loc 1 388 5 view .LVU149
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 410              		.loc 1 389 5 view .LVU150
 390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 411              		.loc 1 390 5 view .LVU151
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTR1
 412              		.loc 1 393 5 view .LVU152
 413 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 414              	.LVL26:
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTR1
 415              		.loc 1 393 5 is_stmt 0 view .LVU153
 416 0018 094C     		ldr	r4, .L25
 417 001a 1C40     		ands	r4, r4, r3
 418 001c 0B68     		ldr	r3, [r1]
 419 001e 4D68     		ldr	r5, [r1, #4]
 420 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 421 0024 8D68     		ldr	r5, [r1, #8]
 422 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 423 002a 8D69     		ldr	r5, [r1, #24]
 424 002c 2B43     		orrs	r3, r3, r5
 425 002e C968     		ldr	r1, [r1, #12]
 426              	.LVL27:
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTR1
ARM GAS  /tmp/cc22cjsu.s 			page 16


 427              		.loc 1 393 5 view .LVU154
 428 0030 43EA0143 		orr	r3, r3, r1, lsl #16
 429 0034 1C43     		orrs	r4, r4, r3
 430 0036 40F82240 		str	r4, [r0, r2, lsl #2]
 404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 431              		.loc 1 404 3 is_stmt 1 view .LVU155
 432              		.loc 1 405 1 is_stmt 0 view .LVU156
 433 003a 0020     		movs	r0, #0
 434              	.LVL28:
 435              		.loc 1 405 1 view .LVU157
 436 003c 30BC     		pop	{r4, r5}
 437              	.LCFI6:
 438              		.cfi_restore 5
 439              		.cfi_restore 4
 440              		.cfi_def_cfa_offset 0
 441 003e 7047     		bx	lr
 442              	.L26:
 443              		.align	2
 444              	.L25:
 445 0040 0000F0CF 		.word	-806354944
 446              		.cfi_endproc
 447              	.LFE144:
 449              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 450              		.align	1
 451              		.global	FMC_NORSRAM_WriteOperation_Enable
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 456              	FMC_NORSRAM_WriteOperation_Enable:
 457              	.LVL29:
 458              	.LFB145:
 406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions
 412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim
 414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NORSRAM interface.
 420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
ARM GAS  /tmp/cc22cjsu.s 			page 17


 432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 459              		.loc 1 432 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 464              		.loc 1 434 3 view .LVU159
 435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 465              		.loc 1 435 3 view .LVU160
 436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write operation */
 438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   SET_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 466              		.loc 1 438 3 view .LVU161
 467 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 468 0004 43F48053 		orr	r3, r3, #4096
 469 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 470              		.loc 1 440 3 view .LVU162
 441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 471              		.loc 1 441 1 is_stmt 0 view .LVU163
 472 000c 0020     		movs	r0, #0
 473              	.LVL30:
 474              		.loc 1 441 1 view .LVU164
 475 000e 7047     		bx	lr
 476              		.cfi_endproc
 477              	.LFE145:
 479              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 480              		.align	1
 481              		.global	FMC_NORSRAM_WriteOperation_Disable
 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 486              	FMC_NORSRAM_WriteOperation_Disable:
 487              	.LVL31:
 488              	.LFB146:
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 489              		.loc 1 450 1 is_stmt 1 view -0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 0
 492              		@ frame_needed = 0, uses_anonymous_args = 0
 493              		@ link register save eliminated.
 451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 494              		.loc 1 452 3 view .LVU166
 453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 495              		.loc 1 453 3 view .LVU167
ARM GAS  /tmp/cc22cjsu.s 			page 18


 454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write operation */
 456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   CLEAR_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 496              		.loc 1 456 3 view .LVU168
 497 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 498 0004 23F48053 		bic	r3, r3, #4096
 499 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 500              		.loc 1 458 3 view .LVU169
 459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 501              		.loc 1 459 1 is_stmt 0 view .LVU170
 502 000c 0020     		movs	r0, #0
 503              	.LVL32:
 504              		.loc 1 459 1 view .LVU171
 505 000e 7047     		bx	lr
 506              		.cfi_endproc
 507              	.LFE146:
 509              		.section	.text.FMC_NAND_Init,"ax",%progbits
 510              		.align	1
 511              		.global	FMC_NAND_Init
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 516              	FMC_NAND_Init:
 517              	.LVL33:
 518              	.LFB147:
 460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    NAND Controller functions
 472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim
 474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NAND external devices.
 480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit()
 482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function
 484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function
 486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()
ARM GAS  /tmp/cc22cjsu.s 			page 19


 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim
 499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface
 506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, const FMC_NAND_InitTypeDef *Init)
 520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 519              		.loc 1 520 1 is_stmt 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 524              		.loc 1 520 1 is_stmt 0 view .LVU173
 525 0000 10B4     		push	{r4}
 526              	.LCFI7:
 527              		.cfi_def_cfa_offset 4
 528              		.cfi_offset 4, -4
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 529              		.loc 1 522 3 is_stmt 1 view .LVU174
 523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 530              		.loc 1 523 3 view .LVU175
 524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 531              		.loc 1 524 3 view .LVU176
 525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 532              		.loc 1 525 3 view .LVU177
 526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 533              		.loc 1 526 3 view .LVU178
 527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 534              		.loc 1 527 3 view .LVU179
 528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 535              		.loc 1 528 3 view .LVU180
 529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));
ARM GAS  /tmp/cc22cjsu.s 			page 20


 536              		.loc 1 529 3 view .LVU181
 530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   MODIFY_REG(Device->PCR, PCR_CLEAR_MASK, (Init->Waitfeature                            |
 537              		.loc 1 532 3 view .LVU182
 538 0002 0368     		ldr	r3, [r0]
 539 0004 0B4A     		ldr	r2, .L31
 540 0006 1A40     		ands	r2, r2, r3
 541 0008 4B68     		ldr	r3, [r1, #4]
 542 000a 8C68     		ldr	r4, [r1, #8]
 543 000c 2343     		orrs	r3, r3, r4
 544 000e CC68     		ldr	r4, [r1, #12]
 545 0010 2343     		orrs	r3, r3, r4
 546 0012 0C69     		ldr	r4, [r1, #16]
 547 0014 2343     		orrs	r3, r3, r4
 548 0016 4C69     		ldr	r4, [r1, #20]
 549 0018 43EA4423 		orr	r3, r3, r4, lsl #9
 550 001c 8969     		ldr	r1, [r1, #24]
 551              	.LVL34:
 552              		.loc 1 532 3 is_stmt 0 view .LVU183
 553 001e 43EA4133 		orr	r3, r3, r1, lsl #13
 554 0022 1A43     		orrs	r2, r2, r3
 555 0024 42F00802 		orr	r2, r2, #8
 556 0028 0260     		str	r2, [r0]
 533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                            FMC_PCR_MEMORY_TYPE_NAND                     |
 534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                            Init->MemoryDataWidth                        |
 535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                            Init->EccComputation                         |
 536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                            Init->ECCPageSize                            |
 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                            ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos)  |
 538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                            ((Init->TARSetupTime)  << FMC_PCR_TAR_Pos)));
 539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 557              		.loc 1 540 3 is_stmt 1 view .LVU184
 541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 558              		.loc 1 541 1 is_stmt 0 view .LVU185
 559 002a 0020     		movs	r0, #0
 560              	.LVL35:
 561              		.loc 1 541 1 view .LVU186
 562 002c 5DF8044B 		ldr	r4, [sp], #4
 563              	.LCFI8:
 564              		.cfi_restore 4
 565              		.cfi_def_cfa_offset 0
 566 0030 7047     		bx	lr
 567              	.L32:
 568 0032 00BF     		.align	2
 569              	.L31:
 570 0034 8101F0FF 		.word	-1048191
 571              		.cfi_endproc
 572              	.LFE147:
 574              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 575              		.align	1
 576              		.global	FMC_NAND_CommonSpace_Timing_Init
 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 581              	FMC_NAND_CommonSpace_Timing_Init:
 582              	.LVL36:
ARM GAS  /tmp/cc22cjsu.s 			page 21


 583              	.LFB148:
 542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                    const FMC_NAND_PCC_TimingTypeDef *Timing, uint32
 553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 584              		.loc 1 553 1 is_stmt 1 view -0
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 0
 587              		@ frame_needed = 0, uses_anonymous_args = 0
 588              		@ link register save eliminated.
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 589              		.loc 1 555 3 view .LVU188
 556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 590              		.loc 1 556 3 view .LVU189
 557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 591              		.loc 1 557 3 view .LVU190
 558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 592              		.loc 1 558 3 view .LVU191
 559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 593              		.loc 1 559 3 view .LVU192
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 594              		.loc 1 560 3 view .LVU193
 561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   UNUSED(Bank);
 595              		.loc 1 563 3 view .LVU194
 564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->PMEM = (Timing->SetupTime |
 596              		.loc 1 566 3 view .LVU195
 597              		.loc 1 566 25 is_stmt 0 view .LVU196
 598 0000 0B68     		ldr	r3, [r1]
 567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT3_Pos) |
 599              		.loc 1 567 27 view .LVU197
 600 0002 4A68     		ldr	r2, [r1, #4]
 601              	.LVL37:
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT3_Pos) |
 602              		.loc 1 566 37 view .LVU198
 603 0004 43EA0223 		orr	r3, r3, r2, lsl #8
 568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD3_Pos) |
 604              		.loc 1 568 27 view .LVU199
 605 0008 8A68     		ldr	r2, [r1, #8]
 567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT3_Pos) |
 606              		.loc 1 567 70 view .LVU200
 607 000a 43EA0243 		orr	r3, r3, r2, lsl #16
 569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->HiZSetupTime) << FMC_PMEM_MEMHIZ3_Pos));
 608              		.loc 1 569 27 view .LVU201
 609 000e CA68     		ldr	r2, [r1, #12]
ARM GAS  /tmp/cc22cjsu.s 			page 22


 568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD3_Pos) |
 610              		.loc 1 568 70 view .LVU202
 611 0010 43EA0263 		orr	r3, r3, r2, lsl #24
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT3_Pos) |
 612              		.loc 1 566 16 view .LVU203
 613 0014 8360     		str	r3, [r0, #8]
 570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 614              		.loc 1 571 3 is_stmt 1 view .LVU204
 572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 615              		.loc 1 572 1 is_stmt 0 view .LVU205
 616 0016 0020     		movs	r0, #0
 617              	.LVL38:
 618              		.loc 1 572 1 view .LVU206
 619 0018 7047     		bx	lr
 620              		.cfi_endproc
 621              	.LFE148:
 623              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 624              		.align	1
 625              		.global	FMC_NAND_AttributeSpace_Timing_Init
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 630              	FMC_NAND_AttributeSpace_Timing_Init:
 631              	.LVL39:
 632              	.LFB149:
 573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                       const FMC_NAND_PCC_TimingTypeDef *Timing, uin
 584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 633              		.loc 1 584 1 is_stmt 1 view -0
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 0
 636              		@ frame_needed = 0, uses_anonymous_args = 0
 637              		@ link register save eliminated.
 585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 638              		.loc 1 586 3 view .LVU208
 587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 639              		.loc 1 587 3 view .LVU209
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 640              		.loc 1 588 3 view .LVU210
 589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 641              		.loc 1 589 3 view .LVU211
 590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 642              		.loc 1 590 3 view .LVU212
 591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 643              		.loc 1 591 3 view .LVU213
 592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
ARM GAS  /tmp/cc22cjsu.s 			page 23


 593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   UNUSED(Bank);
 644              		.loc 1 594 3 view .LVU214
 595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->PATT = (Timing->SetupTime |
 645              		.loc 1 597 3 view .LVU215
 646              		.loc 1 597 25 is_stmt 0 view .LVU216
 647 0000 0B68     		ldr	r3, [r1]
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT3_Pos) |
 648              		.loc 1 598 27 view .LVU217
 649 0002 4A68     		ldr	r2, [r1, #4]
 650              	.LVL40:
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT3_Pos) |
 651              		.loc 1 597 37 view .LVU218
 652 0004 43EA0223 		orr	r3, r3, r2, lsl #8
 599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD3_Pos) |
 653              		.loc 1 599 27 view .LVU219
 654 0008 8A68     		ldr	r2, [r1, #8]
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT3_Pos) |
 655              		.loc 1 598 70 view .LVU220
 656 000a 43EA0243 		orr	r3, r3, r2, lsl #16
 600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->HiZSetupTime)  << FMC_PATT_ATTHIZ3_Pos));
 657              		.loc 1 600 27 view .LVU221
 658 000e CA68     		ldr	r2, [r1, #12]
 599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD3_Pos) |
 659              		.loc 1 599 70 view .LVU222
 660 0010 43EA0263 		orr	r3, r3, r2, lsl #24
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                   ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT3_Pos) |
 661              		.loc 1 597 16 view .LVU223
 662 0014 C360     		str	r3, [r0, #12]
 601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 663              		.loc 1 602 3 is_stmt 1 view .LVU224
 603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 664              		.loc 1 603 1 is_stmt 0 view .LVU225
 665 0016 0020     		movs	r0, #0
 666              	.LVL41:
 667              		.loc 1 603 1 view .LVU226
 668 0018 7047     		bx	lr
 669              		.cfi_endproc
 670              	.LFE149:
 672              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 673              		.align	1
 674              		.global	FMC_NAND_DeInit
 675              		.syntax unified
 676              		.thumb
 677              		.thumb_func
 679              	FMC_NAND_DeInit:
 680              	.LVL42:
 681              	.LFB150:
 604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device
 607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
ARM GAS  /tmp/cc22cjsu.s 			page 24


 610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 682              		.loc 1 612 1 is_stmt 1 view -0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 0
 685              		@ frame_needed = 0, uses_anonymous_args = 0
 686              		@ link register save eliminated.
 613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 687              		.loc 1 614 3 view .LVU228
 615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 688              		.loc 1 615 3 view .LVU229
 616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the NAND Bank */
 618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device, Bank);
 689              		.loc 1 618 3 view .LVU230
 690 0000 0368     		ldr	r3, [r0]
 691 0002 23F00403 		bic	r3, r3, #4
 692 0006 0360     		str	r3, [r0]
 619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the NAND Bank */
 621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   UNUSED(Bank);
 693              		.loc 1 622 3 view .LVU231
 623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the FMC_NAND_BANK3 registers to their reset values */
 625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   WRITE_REG(Device->PCR,  0x00000018U);
 694              		.loc 1 625 3 view .LVU232
 695 0008 1823     		movs	r3, #24
 696 000a 0360     		str	r3, [r0]
 626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   WRITE_REG(Device->SR,   0x00000040U);
 697              		.loc 1 626 3 view .LVU233
 698 000c 4023     		movs	r3, #64
 699 000e 4360     		str	r3, [r0, #4]
 627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   WRITE_REG(Device->PMEM, 0xFCFCFCFCU);
 700              		.loc 1 627 3 view .LVU234
 701 0010 4FF0FC33 		mov	r3, #-50529028
 702 0014 8360     		str	r3, [r0, #8]
 628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   WRITE_REG(Device->PATT, 0xFCFCFCFCU);
 703              		.loc 1 628 3 view .LVU235
 704 0016 C360     		str	r3, [r0, #12]
 629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 705              		.loc 1 630 3 view .LVU236
 631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 706              		.loc 1 631 1 is_stmt 0 view .LVU237
 707 0018 0020     		movs	r0, #0
 708              	.LVL43:
 709              		.loc 1 631 1 view .LVU238
 710 001a 7047     		bx	lr
 711              		.cfi_endproc
 712              	.LFE150:
 714              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 715              		.align	1
 716              		.global	FMC_NAND_ECC_Enable
 717              		.syntax unified
ARM GAS  /tmp/cc22cjsu.s 			page 25


 718              		.thumb
 719              		.thumb_func
 721              	FMC_NAND_ECC_Enable:
 722              	.LVL44:
 723              	.LFB151:
 632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group2 Peripheral Control functions
 638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions
 639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim
 641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NAND interface.
 647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 724              		.loc 1 660 1 is_stmt 1 view -0
 725              		.cfi_startproc
 726              		@ args = 0, pretend = 0, frame = 0
 727              		@ frame_needed = 0, uses_anonymous_args = 0
 728              		@ link register save eliminated.
 661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 729              		.loc 1 662 3 view .LVU240
 663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 730              		.loc 1 663 3 view .LVU241
 664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable ECC feature */
 666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   UNUSED(Bank);
 731              		.loc 1 667 3 view .LVU242
 668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   SET_BIT(Device->PCR, FMC_PCR_ECCEN);
 732              		.loc 1 669 3 view .LVU243
 733 0000 0368     		ldr	r3, [r0]
 734 0002 43F04003 		orr	r3, r3, #64
 735 0006 0360     		str	r3, [r0]
 670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
ARM GAS  /tmp/cc22cjsu.s 			page 26


 736              		.loc 1 671 3 view .LVU244
 672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 737              		.loc 1 672 1 is_stmt 0 view .LVU245
 738 0008 0020     		movs	r0, #0
 739              	.LVL45:
 740              		.loc 1 672 1 view .LVU246
 741 000a 7047     		bx	lr
 742              		.cfi_endproc
 743              	.LFE151:
 745              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 746              		.align	1
 747              		.global	FMC_NAND_ECC_Disable
 748              		.syntax unified
 749              		.thumb
 750              		.thumb_func
 752              	FMC_NAND_ECC_Disable:
 753              	.LVL46:
 754              	.LFB152:
 673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 755              		.loc 1 682 1 is_stmt 1 view -0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 0
 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759              		@ link register save eliminated.
 683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 760              		.loc 1 684 3 view .LVU248
 685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 761              		.loc 1 685 3 view .LVU249
 686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable ECC feature */
 688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   UNUSED(Bank);
 762              		.loc 1 689 3 view .LVU250
 690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   CLEAR_BIT(Device->PCR, FMC_PCR_ECCEN);
 763              		.loc 1 691 3 view .LVU251
 764 0000 0368     		ldr	r3, [r0]
 765 0002 23F04003 		bic	r3, r3, #64
 766 0006 0360     		str	r3, [r0]
 692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 767              		.loc 1 693 3 view .LVU252
 694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 768              		.loc 1 694 1 is_stmt 0 view .LVU253
 769 0008 0020     		movs	r0, #0
 770              	.LVL47:
 771              		.loc 1 694 1 view .LVU254
ARM GAS  /tmp/cc22cjsu.s 			page 27


 772 000a 7047     		bx	lr
 773              		.cfi_endproc
 774              	.LFE152:
 776              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 777              		.align	1
 778              		.global	FMC_NAND_GetECC
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 783              	FMC_NAND_GetECC:
 784              	.LVL48:
 785              	.LFB153:
 695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(const FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank,
 705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                   uint32_t Timeout)
 706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 786              		.loc 1 706 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		.loc 1 706 1 is_stmt 0 view .LVU256
 791 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 792              	.LCFI9:
 793              		.cfi_def_cfa_offset 24
 794              		.cfi_offset 3, -24
 795              		.cfi_offset 4, -20
 796              		.cfi_offset 5, -16
 797              		.cfi_offset 6, -12
 798              		.cfi_offset 7, -8
 799              		.cfi_offset 14, -4
 800 0002 0446     		mov	r4, r0
 801 0004 0E46     		mov	r6, r1
 802 0006 1D46     		mov	r5, r3
 707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tickstart;
 803              		.loc 1 707 3 is_stmt 1 view .LVU257
 708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 804              		.loc 1 710 3 view .LVU258
 711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 805              		.loc 1 711 3 view .LVU259
 712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get tick */
 714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 806              		.loc 1 714 3 view .LVU260
 807              		.loc 1 714 15 is_stmt 0 view .LVU261
 808 0008 FFF7FEFF 		bl	HAL_GetTick
 809              	.LVL49:
 810              		.loc 1 714 15 view .LVU262
ARM GAS  /tmp/cc22cjsu.s 			page 28


 811 000c 0746     		mov	r7, r0
 812              	.LVL50:
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   while (__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 813              		.loc 1 717 3 is_stmt 1 view .LVU263
 814              	.L40:
 815              		.loc 1 717 60 view .LVU264
 816              		.loc 1 717 10 is_stmt 0 view .LVU265
 817 000e 6268     		ldr	r2, [r4, #4]
 818              		.loc 1 717 60 view .LVU266
 819 0010 12F0400F 		tst	r2, #64
 820 0014 0BD1     		bne	.L46
 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check for the Timeout */
 720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     if (Timeout != HAL_MAX_DELAY)
 821              		.loc 1 720 5 is_stmt 1 view .LVU267
 822              		.loc 1 720 8 is_stmt 0 view .LVU268
 823 0016 B5F1FF3F 		cmp	r5, #-1
 824 001a F8D0     		beq	.L40
 721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     {
 722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 825              		.loc 1 722 7 is_stmt 1 view .LVU269
 826              		.loc 1 722 13 is_stmt 0 view .LVU270
 827 001c FFF7FEFF 		bl	HAL_GetTick
 828              	.LVL51:
 829              		.loc 1 722 27 discriminator 1 view .LVU271
 830 0020 C01B     		subs	r0, r0, r7
 831              		.loc 1 722 10 discriminator 1 view .LVU272
 832 0022 A842     		cmp	r0, r5
 833 0024 07D8     		bhi	.L43
 834              		.loc 1 722 51 discriminator 1 view .LVU273
 835 0026 002D     		cmp	r5, #0
 836 0028 F1D1     		bne	.L40
 723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       {
 724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         return HAL_TIMEOUT;
 837              		.loc 1 724 16 view .LVU274
 838 002a 0320     		movs	r0, #3
 839 002c 02E0     		b	.L41
 840              	.L46:
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       }
 726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     }
 727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   UNUSED(Bank);
 841              		.loc 1 730 3 is_stmt 1 view .LVU275
 731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the ECCR register value */
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 842              		.loc 1 733 3 view .LVU276
 843              		.loc 1 733 29 is_stmt 0 view .LVU277
 844 002e 6369     		ldr	r3, [r4, #20]
 845              		.loc 1 733 11 view .LVU278
 846 0030 3360     		str	r3, [r6]
 734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
ARM GAS  /tmp/cc22cjsu.s 			page 29


 847              		.loc 1 735 3 is_stmt 1 view .LVU279
 848              		.loc 1 735 10 is_stmt 0 view .LVU280
 849 0032 0020     		movs	r0, #0
 850              	.L41:
 736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 851              		.loc 1 736 1 view .LVU281
 852 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 853              	.LVL52:
 854              	.L43:
 724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       }
 855              		.loc 1 724 16 view .LVU282
 856 0036 0320     		movs	r0, #3
 857 0038 FCE7     		b	.L41
 858              		.cfi_endproc
 859              	.LFE153:
 861              		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 862              		.align	1
 863              		.global	FMC_SDRAM_Init
 864              		.syntax unified
 865              		.thumb
 866              		.thumb_func
 868              	FMC_SDRAM_Init:
 869              	.LVL53:
 870              	.LFB154:
 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_SDRAM
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    SDRAM Controller functions
 745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim
 747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
 749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
 752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the SDRAM external devices.
 753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit()
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
 756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
 757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
 758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()
 759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()
 760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
 766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim
 769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
ARM GAS  /tmp/cc22cjsu.s 			page 30


 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface
 776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
 785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to SDRAM Initialization structure
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 871              		.loc 1 790 1 is_stmt 1 view -0
 872              		.cfi_startproc
 873              		@ args = 0, pretend = 0, frame = 0
 874              		@ frame_needed = 0, uses_anonymous_args = 0
 875              		@ link register save eliminated.
 876              		.loc 1 790 1 is_stmt 0 view .LVU284
 877 0000 10B4     		push	{r4}
 878              	.LCFI10:
 879              		.cfi_def_cfa_offset 4
 880              		.cfi_offset 4, -4
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 881              		.loc 1 792 3 is_stmt 1 view .LVU285
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
 882              		.loc 1 793 3 view .LVU286
 794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
 883              		.loc 1 794 3 view .LVU287
 795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
 884              		.loc 1 795 3 view .LVU288
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
 885              		.loc 1 796 3 view .LVU289
 797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
 886              		.loc 1 797 3 view .LVU290
 798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
 887              		.loc 1 798 3 view .LVU291
 799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
 888              		.loc 1 799 3 view .LVU292
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
 889              		.loc 1 800 3 view .LVU293
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
 890              		.loc 1 801 3 view .LVU294
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));
 891              		.loc 1 802 3 view .LVU295
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Init->SDBank == FMC_SDRAM_BANK1)
ARM GAS  /tmp/cc22cjsu.s 			page 31


 892              		.loc 1 805 3 view .LVU296
 893              		.loc 1 805 11 is_stmt 0 view .LVU297
 894 0002 0B68     		ldr	r3, [r1]
 895              		.loc 1 805 6 view .LVU298
 896 0004 CBB9     		cbnz	r3, .L48
 806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 897              		.loc 1 807 5 is_stmt 1 view .LVU299
 898 0006 0268     		ldr	r2, [r0]
 899 0008 6FF30E02 		bfc	r2, #0, #15
 900 000c 4B68     		ldr	r3, [r1, #4]
 901 000e 8C68     		ldr	r4, [r1, #8]
 902 0010 2343     		orrs	r3, r3, r4
 903 0012 CC68     		ldr	r4, [r1, #12]
 904 0014 2343     		orrs	r3, r3, r4
 905 0016 0C69     		ldr	r4, [r1, #16]
 906 0018 2343     		orrs	r3, r3, r4
 907 001a 4C69     		ldr	r4, [r1, #20]
 908 001c 2343     		orrs	r3, r3, r4
 909 001e 8C69     		ldr	r4, [r1, #24]
 910 0020 2343     		orrs	r3, r3, r4
 911 0022 CC69     		ldr	r4, [r1, #28]
 912 0024 2343     		orrs	r3, r3, r4
 913 0026 0C6A     		ldr	r4, [r1, #32]
 914 0028 2343     		orrs	r3, r3, r4
 915 002a 496A     		ldr	r1, [r1, #36]
 916              	.LVL54:
 917              		.loc 1 807 5 is_stmt 0 view .LVU300
 918 002c 0B43     		orrs	r3, r3, r1
 919 002e 1343     		orrs	r3, r3, r2
 920 0030 0360     		str	r3, [r0]
 921              	.L49:
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
 810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->RowBitsNumber      |
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->InternalBankNumber |
 813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->CASLatency         |
 814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->WriteProtection    |
 815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->SDClockPeriod      |
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->ReadBurst          |
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->ReadPipeDelay));
 818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                FMC_SDCR1_SDCLK           |
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                FMC_SDCR1_RBURST          |
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                FMC_SDCR1_RPIPE,
 825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                (Init->SDClockPeriod      |
 826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->ReadBurst          |
 827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->ReadPipeDelay));
 828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
 832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->RowBitsNumber      |
ARM GAS  /tmp/cc22cjsu.s 			page 32


 833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
 834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->InternalBankNumber |
 835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->CASLatency         |
 836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 Init->WriteProtection));
 837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 922              		.loc 1 839 3 is_stmt 1 view .LVU301
 840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 923              		.loc 1 840 1 is_stmt 0 view .LVU302
 924 0032 0020     		movs	r0, #0
 925              	.LVL55:
 926              		.loc 1 840 1 view .LVU303
 927 0034 5DF8044B 		ldr	r4, [sp], #4
 928              	.LCFI11:
 929              		.cfi_remember_state
 930              		.cfi_restore 4
 931              		.cfi_def_cfa_offset 0
 932 0038 7047     		bx	lr
 933              	.LVL56:
 934              	.L48:
 935              	.LCFI12:
 936              		.cfi_restore_state
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                FMC_SDCR1_SDCLK           |
 937              		.loc 1 821 5 is_stmt 1 view .LVU304
 938 003a 0368     		ldr	r3, [r0]
 939 003c 23F4F843 		bic	r3, r3, #31744
 940 0040 CA69     		ldr	r2, [r1, #28]
 941 0042 0C6A     		ldr	r4, [r1, #32]
 942 0044 2243     		orrs	r2, r2, r4
 943 0046 4C6A     		ldr	r4, [r1, #36]
 944 0048 2243     		orrs	r2, r2, r4
 945 004a 1343     		orrs	r3, r3, r2
 946 004c 0360     		str	r3, [r0]
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 947              		.loc 1 829 5 view .LVU305
 948 004e 4268     		ldr	r2, [r0, #4]
 949 0050 6FF30E02 		bfc	r2, #0, #15
 950 0054 4B68     		ldr	r3, [r1, #4]
 951 0056 8C68     		ldr	r4, [r1, #8]
 952 0058 2343     		orrs	r3, r3, r4
 953 005a CC68     		ldr	r4, [r1, #12]
 954 005c 2343     		orrs	r3, r3, r4
 955 005e 0C69     		ldr	r4, [r1, #16]
 956 0060 2343     		orrs	r3, r3, r4
 957 0062 4C69     		ldr	r4, [r1, #20]
 958 0064 2343     		orrs	r3, r3, r4
 959 0066 8969     		ldr	r1, [r1, #24]
 960              	.LVL57:
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 961              		.loc 1 829 5 is_stmt 0 view .LVU306
 962 0068 0B43     		orrs	r3, r3, r1
 963 006a 1343     		orrs	r3, r3, r2
 964 006c 4360     		str	r3, [r0, #4]
 965 006e E0E7     		b	.L49
 966              		.cfi_endproc
 967              	.LFE154:
ARM GAS  /tmp/cc22cjsu.s 			page 33


 969              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 970              		.align	1
 971              		.global	FMC_SDRAM_Timing_Init
 972              		.syntax unified
 973              		.thumb
 974              		.thumb_func
 976              	FMC_SDRAM_Timing_Init:
 977              	.LVL58:
 978              	.LFB155:
 841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
 845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
 846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                         const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
 853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 979              		.loc 1 853 1 is_stmt 1 view -0
 980              		.cfi_startproc
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
 983              		@ link register save eliminated.
 984              		.loc 1 853 1 is_stmt 0 view .LVU308
 985 0000 10B4     		push	{r4}
 986              	.LCFI13:
 987              		.cfi_def_cfa_offset 4
 988              		.cfi_offset 4, -4
 854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 989              		.loc 1 855 3 is_stmt 1 view .LVU309
 856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
 990              		.loc 1 856 3 view .LVU310
 857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
 991              		.loc 1 857 3 view .LVU311
 858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
 992              		.loc 1 858 3 view .LVU312
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
 993              		.loc 1 859 3 view .LVU313
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
 994              		.loc 1 860 3 view .LVU314
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
 995              		.loc 1 861 3 view .LVU315
 862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
 996              		.loc 1 862 3 view .LVU316
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 997              		.loc 1 863 3 view .LVU317
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 998              		.loc 1 866 3 view .LVU318
 999              		.loc 1 866 6 is_stmt 0 view .LVU319
 1000 0002 3ABB     		cbnz	r2, .L52
ARM GAS  /tmp/cc22cjsu.s 			page 34


 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 1001              		.loc 1 868 5 is_stmt 1 view .LVU320
 1002 0004 8268     		ldr	r2, [r0, #8]
 1003              	.LVL59:
 1004              		.loc 1 868 5 is_stmt 0 view .LVU321
 1005 0006 02F07042 		and	r2, r2, #-268435456
 1006 000a 0B68     		ldr	r3, [r1]
 1007 000c 013B     		subs	r3, r3, #1
 1008 000e 4C68     		ldr	r4, [r1, #4]
 1009 0010 04F1FF3C 		add	ip, r4, #-1
 1010 0014 43EA0C13 		orr	r3, r3, ip, lsl #4
 1011 0018 8C68     		ldr	r4, [r1, #8]
 1012 001a 04F1FF3C 		add	ip, r4, #-1
 1013 001e 43EA0C23 		orr	r3, r3, ip, lsl #8
 1014 0022 CC68     		ldr	r4, [r1, #12]
 1015 0024 04F1FF3C 		add	ip, r4, #-1
 1016 0028 43EA0C33 		orr	r3, r3, ip, lsl #12
 1017 002c 0C69     		ldr	r4, [r1, #16]
 1018 002e 04F1FF3C 		add	ip, r4, #-1
 1019 0032 43EA0C43 		orr	r3, r3, ip, lsl #16
 1020 0036 4C69     		ldr	r4, [r1, #20]
 1021 0038 04F1FF3C 		add	ip, r4, #-1
 1022 003c 43EA0C53 		orr	r3, r3, ip, lsl #20
 1023 0040 8969     		ldr	r1, [r1, #24]
 1024              	.LVL60:
 1025              		.loc 1 868 5 view .LVU322
 1026 0042 0139     		subs	r1, r1, #1
 1027 0044 43EA0163 		orr	r3, r3, r1, lsl #24
 1028 0048 1343     		orrs	r3, r3, r2
 1029 004a 8360     		str	r3, [r0, #8]
 1030              	.L53:
 869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTR1_TXSR_Pos) |
 872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->RowCycleDelay) - 1U)        << FMC_SDTR1_TRC_Pos)  |
 874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                FMC_SDTR1_TRC |
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                FMC_SDTR1_TRP,
 883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));
 885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
 889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTR1_TXSR_Pos) |
 890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
ARM GAS  /tmp/cc22cjsu.s 			page 35


 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1031              		.loc 1 895 3 is_stmt 1 view .LVU323
 896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1032              		.loc 1 896 1 is_stmt 0 view .LVU324
 1033 004c 0020     		movs	r0, #0
 1034              	.LVL61:
 1035              		.loc 1 896 1 view .LVU325
 1036 004e 5DF8044B 		ldr	r4, [sp], #4
 1037              	.LCFI14:
 1038              		.cfi_remember_state
 1039              		.cfi_restore 4
 1040              		.cfi_def_cfa_offset 0
 1041 0052 7047     		bx	lr
 1042              	.LVL62:
 1043              	.L52:
 1044              	.LCFI15:
 1045              		.cfi_restore_state
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                FMC_SDTR1_TRC |
 1046              		.loc 1 880 5 is_stmt 1 view .LVU326
 1047 0054 8368     		ldr	r3, [r0, #8]
 1048 0056 134A     		ldr	r2, .L55
 1049              	.LVL63:
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                FMC_SDTR1_TRC |
 1050              		.loc 1 880 5 is_stmt 0 view .LVU327
 1051 0058 1A40     		ands	r2, r2, r3
 1052 005a CB68     		ldr	r3, [r1, #12]
 1053 005c 03F1FF3C 		add	ip, r3, #-1
 1054 0060 4B69     		ldr	r3, [r1, #20]
 1055 0062 013B     		subs	r3, r3, #1
 1056 0064 1B05     		lsls	r3, r3, #20
 1057 0066 43EA0C33 		orr	r3, r3, ip, lsl #12
 1058 006a 1A43     		orrs	r2, r2, r3
 1059 006c 8260     		str	r2, [r0, #8]
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 1060              		.loc 1 886 5 is_stmt 1 view .LVU328
 1061 006e C268     		ldr	r2, [r0, #12]
 1062 0070 02F07042 		and	r2, r2, #-268435456
 1063 0074 0B68     		ldr	r3, [r1]
 1064 0076 013B     		subs	r3, r3, #1
 1065 0078 4C68     		ldr	r4, [r1, #4]
 1066 007a 04F1FF3C 		add	ip, r4, #-1
 1067 007e 43EA0C13 		orr	r3, r3, ip, lsl #4
 1068 0082 8C68     		ldr	r4, [r1, #8]
 1069 0084 04F1FF3C 		add	ip, r4, #-1
 1070 0088 43EA0C23 		orr	r3, r3, ip, lsl #8
 1071 008c 0C69     		ldr	r4, [r1, #16]
 1072 008e 04F1FF3C 		add	ip, r4, #-1
 1073 0092 43EA0C43 		orr	r3, r3, ip, lsl #16
 1074 0096 8969     		ldr	r1, [r1, #24]
 1075              	.LVL64:
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 1076              		.loc 1 886 5 is_stmt 0 view .LVU329
 1077 0098 0139     		subs	r1, r1, #1
 1078 009a 43EA0163 		orr	r3, r3, r1, lsl #24
 1079 009e 1343     		orrs	r3, r3, r2
 1080 00a0 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/cc22cjsu.s 			page 36


 1081 00a2 D3E7     		b	.L53
 1082              	.L56:
 1083              		.align	2
 1084              	.L55:
 1085 00a4 FF0F0FFF 		.word	-15790081
 1086              		.cfi_endproc
 1087              	.LFE155:
 1089              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 1090              		.align	1
 1091              		.global	FMC_SDRAM_DeInit
 1092              		.syntax unified
 1093              		.thumb
 1094              		.thumb_func
 1096              	FMC_SDRAM_DeInit:
 1097              	.LVL65:
 1098              	.LFB156:
 897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral
 900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1099              		.loc 1 904 1 is_stmt 1 view -0
 1100              		.cfi_startproc
 1101              		@ args = 0, pretend = 0, frame = 0
 1102              		@ frame_needed = 0, uses_anonymous_args = 0
 1103              		@ link register save eliminated.
 1104              		.loc 1 904 1 is_stmt 0 view .LVU331
 1105 0000 0346     		mov	r3, r0
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1106              		.loc 1 906 3 is_stmt 1 view .LVU332
 907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1107              		.loc 1 907 3 view .LVU333
 908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
 910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0U;
 1108              		.loc 1 910 3 view .LVU334
 1109              		.loc 1 910 22 is_stmt 0 view .LVU335
 1110 0002 4FF43472 		mov	r2, #720
 1111 0006 40F82120 		str	r2, [r0, r1, lsl #2]
 911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFFU;
 1112              		.loc 1 911 3 is_stmt 1 view .LVU336
 1113              		.loc 1 911 22 is_stmt 0 view .LVU337
 1114 000a 0231     		adds	r1, r1, #2
 1115              	.LVL66:
 1116              		.loc 1 911 22 view .LVU338
 1117 000c 6FF07042 		mvn	r2, #-268435456
 1118 0010 40F82120 		str	r2, [r0, r1, lsl #2]
 912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000U;
 1119              		.loc 1 912 3 is_stmt 1 view .LVU339
 1120              		.loc 1 912 22 is_stmt 0 view .LVU340
 1121 0014 0020     		movs	r0, #0
 1122              	.LVL67:
 1123              		.loc 1 912 22 view .LVU341
ARM GAS  /tmp/cc22cjsu.s 			page 37


 1124 0016 1861     		str	r0, [r3, #16]
 913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000U;
 1125              		.loc 1 913 3 is_stmt 1 view .LVU342
 1126              		.loc 1 913 22 is_stmt 0 view .LVU343
 1127 0018 5861     		str	r0, [r3, #20]
 914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDSR       = 0x00000000U;
 1128              		.loc 1 914 3 is_stmt 1 view .LVU344
 1129              		.loc 1 914 22 is_stmt 0 view .LVU345
 1130 001a 9861     		str	r0, [r3, #24]
 915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1131              		.loc 1 916 3 is_stmt 1 view .LVU346
 917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1132              		.loc 1 917 1 is_stmt 0 view .LVU347
 1133 001c 7047     		bx	lr
 1134              		.cfi_endproc
 1135              	.LFE156:
 1137              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 1138              		.align	1
 1139              		.global	FMC_SDRAM_WriteProtection_Enable
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1144              	FMC_SDRAM_WriteProtection_Enable:
 1145              	.LVL68:
 1146              	.LFB157:
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
 924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions
 925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim
 927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
 929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC SDRAM interface.
 933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
 940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
 942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1147              		.loc 1 945 1 is_stmt 1 view -0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc22cjsu.s 			page 38


 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151              		@ link register save eliminated.
 946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1152              		.loc 1 947 3 view .LVU349
 948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1153              		.loc 1 948 3 view .LVU350
 949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write protection */
 951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   SET_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 1154              		.loc 1 951 3 view .LVU351
 1155 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1156 0004 43F40073 		orr	r3, r3, #512
 1157 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1158              		.loc 1 953 3 view .LVU352
 954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1159              		.loc 1 954 1 is_stmt 0 view .LVU353
 1160 000c 0020     		movs	r0, #0
 1161              	.LVL69:
 1162              		.loc 1 954 1 view .LVU354
 1163 000e 7047     		bx	lr
 1164              		.cfi_endproc
 1165              	.LFE157:
 1167              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 1168              		.align	1
 1169              		.global	FMC_SDRAM_WriteProtection_Disable
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1174              	FMC_SDRAM_WriteProtection_Disable:
 1175              	.LVL70:
 1176              	.LFB158:
 955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
 958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  hsdram FMC_SDRAM handle
 959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1177              		.loc 1 962 1 is_stmt 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181              		@ link register save eliminated.
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1182              		.loc 1 964 3 view .LVU356
 965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1183              		.loc 1 965 3 view .LVU357
 966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write protection */
 968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   CLEAR_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 1184              		.loc 1 968 3 view .LVU358
 1185 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
ARM GAS  /tmp/cc22cjsu.s 			page 39


 1186 0004 23F40073 		bic	r3, r3, #512
 1187 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1188              		.loc 1 970 3 view .LVU359
 971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1189              		.loc 1 971 1 is_stmt 0 view .LVU360
 1190 000c 0020     		movs	r0, #0
 1191              	.LVL71:
 1192              		.loc 1 971 1 view .LVU361
 1193 000e 7047     		bx	lr
 1194              		.cfi_endproc
 1195              	.LFE158:
 1197              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 1198              		.align	1
 1199              		.global	FMC_SDRAM_SendCommand
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1204              	FMC_SDRAM_SendCommand:
 1205              	.LVL72:
 1206              	.LFB159:
 972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
 975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Command Pointer to SDRAM command structure
 977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
 980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
 982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                         const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1207              		.loc 1 983 1 is_stmt 1 view -0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 1211              		@ link register save eliminated.
 1212              		.loc 1 983 1 is_stmt 0 view .LVU363
 1213 0000 10B4     		push	{r4}
 1214              	.LCFI16:
 1215              		.cfi_def_cfa_offset 4
 1216              		.cfi_offset 4, -4
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1217              		.loc 1 985 3 is_stmt 1 view .LVU364
 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
 1218              		.loc 1 986 3 view .LVU365
 987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
 1219              		.loc 1 987 3 view .LVU366
 988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
 1220              		.loc 1 988 3 view .LVU367
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));
 1221              		.loc 1 989 3 view .LVU368
 990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set command register */
ARM GAS  /tmp/cc22cjsu.s 			page 40


 992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FM
 1222              		.loc 1 992 3 view .LVU369
 1223 0002 0269     		ldr	r2, [r0, #16]
 1224              	.LVL73:
 1225              		.loc 1 992 3 is_stmt 0 view .LVU370
 1226 0004 6FF31502 		bfc	r2, #0, #22
 1227 0008 0B68     		ldr	r3, [r1]
 1228 000a 4C68     		ldr	r4, [r1, #4]
 1229 000c 2343     		orrs	r3, r3, r4
 1230 000e 8C68     		ldr	r4, [r1, #8]
 1231 0010 04F1FF3C 		add	ip, r4, #-1
 1232 0014 43EA4C13 		orr	r3, r3, ip, lsl #5
 1233 0018 C968     		ldr	r1, [r1, #12]
 1234              	.LVL74:
 1235              		.loc 1 992 3 view .LVU371
 1236 001a 43EA4123 		orr	r3, r3, r1, lsl #9
 1237 001e 1343     		orrs	r3, r3, r2
 1238 0020 0361     		str	r3, [r0, #16]
 993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****              ((Command->CommandMode) | (Command->CommandTarget) |
 994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
 995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
 996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning */
 997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   UNUSED(Timeout);
 1239              		.loc 1 997 3 is_stmt 1 view .LVU372
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1240              		.loc 1 998 3 view .LVU373
 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1241              		.loc 1 999 1 is_stmt 0 view .LVU374
 1242 0022 0020     		movs	r0, #0
 1243              	.LVL75:
 1244              		.loc 1 999 1 view .LVU375
 1245 0024 5DF8044B 		ldr	r4, [sp], #4
 1246              	.LCFI17:
 1247              		.cfi_restore 4
 1248              		.cfi_def_cfa_offset 0
 1249 0028 7047     		bx	lr
 1250              		.cfi_endproc
 1251              	.LFE159:
 1253              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 1254              		.align	1
 1255              		.global	FMC_SDRAM_ProgramRefreshRate
 1256              		.syntax unified
 1257              		.thumb
 1258              		.thumb_func
 1260              	FMC_SDRAM_ProgramRefreshRate:
 1261              	.LVL76:
 1262              	.LFB160:
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  RefreshRate The SDRAM refresh rate value.
1005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
1006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
1008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1263              		.loc 1 1008 1 is_stmt 1 view -0
ARM GAS  /tmp/cc22cjsu.s 			page 41


 1264              		.cfi_startproc
 1265              		@ args = 0, pretend = 0, frame = 0
 1266              		@ frame_needed = 0, uses_anonymous_args = 0
 1267              		@ link register save eliminated.
1009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1268              		.loc 1 1010 3 view .LVU377
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
 1269              		.loc 1 1011 3 view .LVU378
1012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the refresh rate in command register */
1014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 1270              		.loc 1 1014 3 view .LVU379
 1271 0000 4369     		ldr	r3, [r0, #20]
 1272 0002 6FF34D03 		bfc	r3, #1, #13
 1273 0006 43EA4103 		orr	r3, r3, r1, lsl #1
 1274 000a 4361     		str	r3, [r0, #20]
1015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1275              		.loc 1 1016 3 view .LVU380
1017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1276              		.loc 1 1017 1 is_stmt 0 view .LVU381
 1277 000c 0020     		movs	r0, #0
 1278              	.LVL77:
 1279              		.loc 1 1017 1 view .LVU382
 1280 000e 7047     		bx	lr
 1281              		.cfi_endproc
 1282              	.LFE160:
 1284              		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1285              		.align	1
 1286              		.global	FMC_SDRAM_SetAutoRefreshNumber
 1287              		.syntax unified
 1288              		.thumb
 1289              		.thumb_func
 1291              	FMC_SDRAM_SetAutoRefreshNumber:
 1292              	.LVL78:
 1293              	.LFB161:
1018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
1021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  AutoRefreshNumber Specifies the auto Refresh number.
1023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval None
1024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device,
1026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                                                  uint32_t AutoRefreshNumber)
1027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1294              		.loc 1 1027 1 is_stmt 1 view -0
 1295              		.cfi_startproc
 1296              		@ args = 0, pretend = 0, frame = 0
 1297              		@ frame_needed = 0, uses_anonymous_args = 0
 1298              		@ link register save eliminated.
1028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1029:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1299              		.loc 1 1029 3 view .LVU384
1030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
 1300              		.loc 1 1030 3 view .LVU385
ARM GAS  /tmp/cc22cjsu.s 			page 42


1031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
1033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   MODIFY_REG(Device->SDCMR, FMC_SDCMR_NRFS, ((AutoRefreshNumber - 1U) << FMC_SDCMR_NRFS_Pos));
 1301              		.loc 1 1033 3 view .LVU386
 1302 0000 0369     		ldr	r3, [r0, #16]
 1303 0002 23F4F073 		bic	r3, r3, #480
 1304 0006 0139     		subs	r1, r1, #1
 1305              	.LVL79:
 1306              		.loc 1 1033 3 is_stmt 0 view .LVU387
 1307 0008 43EA4113 		orr	r3, r3, r1, lsl #5
 1308 000c 0361     		str	r3, [r0, #16]
1034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1309              		.loc 1 1035 3 is_stmt 1 view .LVU388
1036:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1310              		.loc 1 1036 1 is_stmt 0 view .LVU389
 1311 000e 0020     		movs	r0, #0
 1312              	.LVL80:
 1313              		.loc 1 1036 1 view .LVU390
 1314 0010 7047     		bx	lr
 1315              		.cfi_endproc
 1316              	.LFE161:
 1318              		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 1319              		.align	1
 1320              		.global	FMC_SDRAM_GetModeStatus
 1321              		.syntax unified
 1322              		.thumb
 1323              		.thumb_func
 1325              	FMC_SDRAM_GetModeStatus:
 1326              	.LVL81:
 1327              	.LFB162:
1037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank Defines the FMC SDRAM bank. This parameter can be
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM.
1043:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1044:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.
1046:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1047:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(const FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1328              		.loc 1 1048 1 is_stmt 1 view -0
 1329              		.cfi_startproc
 1330              		@ args = 0, pretend = 0, frame = 0
 1331              		@ frame_needed = 0, uses_anonymous_args = 0
 1332              		@ link register save eliminated.
1049:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpreg;
 1333              		.loc 1 1049 3 view .LVU392
1050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1052:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1334              		.loc 1 1052 3 view .LVU393
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1335              		.loc 1 1053 3 view .LVU394
1054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
ARM GAS  /tmp/cc22cjsu.s 			page 43


1055:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the corresponding bank mode */
1056:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 1336              		.loc 1 1056 3 view .LVU395
 1337              		.loc 1 1056 6 is_stmt 0 view .LVU396
 1338 0000 19B9     		cbnz	r1, .L65
1057:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1);
 1339              		.loc 1 1058 5 is_stmt 1 view .LVU397
 1340              		.loc 1 1058 31 is_stmt 0 view .LVU398
 1341 0002 8069     		ldr	r0, [r0, #24]
 1342              	.LVL82:
 1343              		.loc 1 1058 12 view .LVU399
 1344 0004 00F00600 		and	r0, r0, #6
 1345              	.LVL83:
 1346              		.loc 1 1058 12 view .LVU400
 1347 0008 7047     		bx	lr
 1348              	.LVL84:
 1349              	.L65:
1059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1060:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1062:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2U);
 1350              		.loc 1 1062 5 is_stmt 1 view .LVU401
 1351              		.loc 1 1062 32 is_stmt 0 view .LVU402
 1352 000a 8069     		ldr	r0, [r0, #24]
 1353              	.LVL85:
 1354              		.loc 1 1062 58 view .LVU403
 1355 000c 8008     		lsrs	r0, r0, #2
 1356              		.loc 1 1062 12 view .LVU404
 1357 000e 00F00600 		and	r0, r0, #6
 1358              	.LVL86:
1063:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1064:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Return the mode status */
1066:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return tmpreg;
 1359              		.loc 1 1066 3 is_stmt 1 view .LVU405
1067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1360              		.loc 1 1067 1 is_stmt 0 view .LVU406
 1361 0012 7047     		bx	lr
 1362              		.cfi_endproc
 1363              	.LFE162:
 1365              		.text
 1366              	.Letext0:
 1367              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1368              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1369              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 1370              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 1371              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1372              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 1373              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/cc22cjsu.s 			page 44


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_ll_fmc.c
     /tmp/cc22cjsu.s:21     .text.FMC_NORSRAM_Init:00000000 $t
     /tmp/cc22cjsu.s:27     .text.FMC_NORSRAM_Init:00000000 FMC_NORSRAM_Init
     /tmp/cc22cjsu.s:205    .text.FMC_NORSRAM_Init:00000090 $d
     /tmp/cc22cjsu.s:210    .text.FMC_NORSRAM_DeInit:00000000 $t
     /tmp/cc22cjsu.s:216    .text.FMC_NORSRAM_DeInit:00000000 FMC_NORSRAM_DeInit
     /tmp/cc22cjsu.s:265    .text.FMC_NORSRAM_Timing_Init:00000000 $t
     /tmp/cc22cjsu.s:271    .text.FMC_NORSRAM_Timing_Init:00000000 FMC_NORSRAM_Timing_Init
     /tmp/cc22cjsu.s:366    .text.FMC_NORSRAM_Extended_Timing_Init:00000000 $t
     /tmp/cc22cjsu.s:372    .text.FMC_NORSRAM_Extended_Timing_Init:00000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/cc22cjsu.s:445    .text.FMC_NORSRAM_Extended_Timing_Init:00000040 $d
     /tmp/cc22cjsu.s:450    .text.FMC_NORSRAM_WriteOperation_Enable:00000000 $t
     /tmp/cc22cjsu.s:456    .text.FMC_NORSRAM_WriteOperation_Enable:00000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/cc22cjsu.s:480    .text.FMC_NORSRAM_WriteOperation_Disable:00000000 $t
     /tmp/cc22cjsu.s:486    .text.FMC_NORSRAM_WriteOperation_Disable:00000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/cc22cjsu.s:510    .text.FMC_NAND_Init:00000000 $t
     /tmp/cc22cjsu.s:516    .text.FMC_NAND_Init:00000000 FMC_NAND_Init
     /tmp/cc22cjsu.s:570    .text.FMC_NAND_Init:00000034 $d
     /tmp/cc22cjsu.s:575    .text.FMC_NAND_CommonSpace_Timing_Init:00000000 $t
     /tmp/cc22cjsu.s:581    .text.FMC_NAND_CommonSpace_Timing_Init:00000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/cc22cjsu.s:624    .text.FMC_NAND_AttributeSpace_Timing_Init:00000000 $t
     /tmp/cc22cjsu.s:630    .text.FMC_NAND_AttributeSpace_Timing_Init:00000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/cc22cjsu.s:673    .text.FMC_NAND_DeInit:00000000 $t
     /tmp/cc22cjsu.s:679    .text.FMC_NAND_DeInit:00000000 FMC_NAND_DeInit
     /tmp/cc22cjsu.s:715    .text.FMC_NAND_ECC_Enable:00000000 $t
     /tmp/cc22cjsu.s:721    .text.FMC_NAND_ECC_Enable:00000000 FMC_NAND_ECC_Enable
     /tmp/cc22cjsu.s:746    .text.FMC_NAND_ECC_Disable:00000000 $t
     /tmp/cc22cjsu.s:752    .text.FMC_NAND_ECC_Disable:00000000 FMC_NAND_ECC_Disable
     /tmp/cc22cjsu.s:777    .text.FMC_NAND_GetECC:00000000 $t
     /tmp/cc22cjsu.s:783    .text.FMC_NAND_GetECC:00000000 FMC_NAND_GetECC
     /tmp/cc22cjsu.s:862    .text.FMC_SDRAM_Init:00000000 $t
     /tmp/cc22cjsu.s:868    .text.FMC_SDRAM_Init:00000000 FMC_SDRAM_Init
     /tmp/cc22cjsu.s:970    .text.FMC_SDRAM_Timing_Init:00000000 $t
     /tmp/cc22cjsu.s:976    .text.FMC_SDRAM_Timing_Init:00000000 FMC_SDRAM_Timing_Init
     /tmp/cc22cjsu.s:1085   .text.FMC_SDRAM_Timing_Init:000000a4 $d
     /tmp/cc22cjsu.s:1090   .text.FMC_SDRAM_DeInit:00000000 $t
     /tmp/cc22cjsu.s:1096   .text.FMC_SDRAM_DeInit:00000000 FMC_SDRAM_DeInit
     /tmp/cc22cjsu.s:1138   .text.FMC_SDRAM_WriteProtection_Enable:00000000 $t
     /tmp/cc22cjsu.s:1144   .text.FMC_SDRAM_WriteProtection_Enable:00000000 FMC_SDRAM_WriteProtection_Enable
     /tmp/cc22cjsu.s:1168   .text.FMC_SDRAM_WriteProtection_Disable:00000000 $t
     /tmp/cc22cjsu.s:1174   .text.FMC_SDRAM_WriteProtection_Disable:00000000 FMC_SDRAM_WriteProtection_Disable
     /tmp/cc22cjsu.s:1198   .text.FMC_SDRAM_SendCommand:00000000 $t
     /tmp/cc22cjsu.s:1204   .text.FMC_SDRAM_SendCommand:00000000 FMC_SDRAM_SendCommand
     /tmp/cc22cjsu.s:1254   .text.FMC_SDRAM_ProgramRefreshRate:00000000 $t
     /tmp/cc22cjsu.s:1260   .text.FMC_SDRAM_ProgramRefreshRate:00000000 FMC_SDRAM_ProgramRefreshRate
     /tmp/cc22cjsu.s:1285   .text.FMC_SDRAM_SetAutoRefreshNumber:00000000 $t
     /tmp/cc22cjsu.s:1291   .text.FMC_SDRAM_SetAutoRefreshNumber:00000000 FMC_SDRAM_SetAutoRefreshNumber
     /tmp/cc22cjsu.s:1319   .text.FMC_SDRAM_GetModeStatus:00000000 $t
     /tmp/cc22cjsu.s:1325   .text.FMC_SDRAM_GetModeStatus:00000000 FMC_SDRAM_GetModeStatus

UNDEFINED SYMBOLS
HAL_GetTick
