# MIPS-pipeline-CPU
A simple MIPS pipeline CPU as course experiment for THUEE Fundamental of Digital Logic and Processor 2020

Using Xilinx Basys-3, xc7a35tcpg236-1

- Maximum Frequency: 102.2MHz
- CPI on quicksort: 1.243

See report for more details.

Other course experiments for Fundamental of Digital Logic and Processor 2020 could be seen [here](https://github.com/boltma/Digital-Logic-and-Processor).
