Version 3.2 HI-TECH Software Intermediate Code
"406 MPU6050.h
[s S397 `uc 1 `uc -> 14 `i ]
[n S397 MPU6050_t devAddr buffer ]
"657
[v _MPU6050_setClockSource `(v ~T0 @X0 0 ef1`uc ]
"432
[v _MPU6050_setFullScaleGyroRange `(v ~T0 @X0 0 ef1`uc ]
"442
[v _MPU6050_setFullScaleAccelRange `(v ~T0 @X0 0 ef1`uc ]
"651
[v _MPU6050_setSleepEnabled `(v ~T0 @X0 0 ef1`uc ]
"684
[v _MPU6050_getDeviceID `(uc ~T0 @X0 0 ef ]
"46 I2Cdev.h
[v _I2Cdev_readBit `(c ~T0 @X0 0 ef4`uc`uc`uc`*uc ]
"55
[v _I2Cdev_writeBit `(uc ~T0 @X0 0 ef4`uc`uc`uc`uc ]
"50
[v _I2Cdev_readByte `(c ~T0 @X0 0 ef3`uc`uc`*uc ]
"59
[v _I2Cdev_writeByte `(uc ~T0 @X0 0 ef3`uc`uc`uc ]
"48
[v _I2Cdev_readBits `(c ~T0 @X0 0 ef5`uc`uc`uc`uc`*uc ]
"57
[v _I2Cdev_writeBits `(uc ~T0 @X0 0 ef5`uc`uc`uc`uc`uc ]
"587 MPU6050.h
[v _MPU6050_getMotion6 `(v ~T0 @X0 0 ef6`*i`*i`*i`*i`*i`*i ]
"52 I2Cdev.h
[v _I2Cdev_readBytes `(c ~T0 @X0 0 ef4`uc`uc`uc`*uc ]
"60
[v _I2Cdev_writeWord `(uc ~T0 @X0 0 ef3`uc`uc`ui ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4550.h: 50: extern volatile unsigned char SPPDATA @ 0xF62;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f4550.h
[; ;pic18f4550.h: 52: asm("SPPDATA equ 0F62h");
[; <" SPPDATA equ 0F62h ;# ">
[; ;pic18f4550.h: 55: typedef union {
[; ;pic18f4550.h: 56: struct {
[; ;pic18f4550.h: 57: unsigned DATA :8;
[; ;pic18f4550.h: 58: };
[; ;pic18f4550.h: 59: } SPPDATAbits_t;
[; ;pic18f4550.h: 60: extern volatile SPPDATAbits_t SPPDATAbits @ 0xF62;
[; ;pic18f4550.h: 70: extern volatile unsigned char SPPCFG @ 0xF63;
"72
[; ;pic18f4550.h: 72: asm("SPPCFG equ 0F63h");
[; <" SPPCFG equ 0F63h ;# ">
[; ;pic18f4550.h: 75: typedef union {
[; ;pic18f4550.h: 76: struct {
[; ;pic18f4550.h: 77: unsigned WS :4;
[; ;pic18f4550.h: 78: unsigned CLK1EN :1;
[; ;pic18f4550.h: 79: unsigned CSEN :1;
[; ;pic18f4550.h: 80: unsigned CLKCFG :2;
[; ;pic18f4550.h: 81: };
[; ;pic18f4550.h: 82: struct {
[; ;pic18f4550.h: 83: unsigned WS0 :1;
[; ;pic18f4550.h: 84: unsigned WS1 :1;
[; ;pic18f4550.h: 85: unsigned WS2 :1;
[; ;pic18f4550.h: 86: unsigned WS3 :1;
[; ;pic18f4550.h: 87: unsigned :2;
[; ;pic18f4550.h: 88: unsigned CLKCFG0 :1;
[; ;pic18f4550.h: 89: unsigned CLKCFG1 :1;
[; ;pic18f4550.h: 90: };
[; ;pic18f4550.h: 91: } SPPCFGbits_t;
[; ;pic18f4550.h: 92: extern volatile SPPCFGbits_t SPPCFGbits @ 0xF63;
[; ;pic18f4550.h: 147: extern volatile unsigned char SPPEPS @ 0xF64;
"149
[; ;pic18f4550.h: 149: asm("SPPEPS equ 0F64h");
[; <" SPPEPS equ 0F64h ;# ">
[; ;pic18f4550.h: 152: typedef union {
[; ;pic18f4550.h: 153: struct {
[; ;pic18f4550.h: 154: unsigned ADDR :4;
[; ;pic18f4550.h: 155: unsigned SPPBUSY :1;
[; ;pic18f4550.h: 156: unsigned :1;
[; ;pic18f4550.h: 157: unsigned WRSPP :1;
[; ;pic18f4550.h: 158: unsigned RDSPP :1;
[; ;pic18f4550.h: 159: };
[; ;pic18f4550.h: 160: struct {
[; ;pic18f4550.h: 161: unsigned ADDR0 :1;
[; ;pic18f4550.h: 162: unsigned ADDR1 :1;
[; ;pic18f4550.h: 163: unsigned ADDR2 :1;
[; ;pic18f4550.h: 164: unsigned ADDR3 :1;
[; ;pic18f4550.h: 165: };
[; ;pic18f4550.h: 166: struct {
[; ;pic18f4550.h: 167: unsigned :4;
[; ;pic18f4550.h: 168: unsigned BUSY :1;
[; ;pic18f4550.h: 169: };
[; ;pic18f4550.h: 170: } SPPEPSbits_t;
[; ;pic18f4550.h: 171: extern volatile SPPEPSbits_t SPPEPSbits @ 0xF64;
[; ;pic18f4550.h: 221: extern volatile unsigned char SPPCON @ 0xF65;
"223
[; ;pic18f4550.h: 223: asm("SPPCON equ 0F65h");
[; <" SPPCON equ 0F65h ;# ">
[; ;pic18f4550.h: 226: typedef union {
[; ;pic18f4550.h: 227: struct {
[; ;pic18f4550.h: 228: unsigned SPPEN :1;
[; ;pic18f4550.h: 229: unsigned SPPOWN :1;
[; ;pic18f4550.h: 230: };
[; ;pic18f4550.h: 231: } SPPCONbits_t;
[; ;pic18f4550.h: 232: extern volatile SPPCONbits_t SPPCONbits @ 0xF65;
[; ;pic18f4550.h: 247: extern volatile unsigned short UFRM @ 0xF66;
"249
[; ;pic18f4550.h: 249: asm("UFRM equ 0F66h");
[; <" UFRM equ 0F66h ;# ">
[; ;pic18f4550.h: 254: extern volatile unsigned char UFRML @ 0xF66;
"256
[; ;pic18f4550.h: 256: asm("UFRML equ 0F66h");
[; <" UFRML equ 0F66h ;# ">
[; ;pic18f4550.h: 259: typedef union {
[; ;pic18f4550.h: 260: struct {
[; ;pic18f4550.h: 261: unsigned FRM :8;
[; ;pic18f4550.h: 262: };
[; ;pic18f4550.h: 263: struct {
[; ;pic18f4550.h: 264: unsigned FRM0 :1;
[; ;pic18f4550.h: 265: unsigned FRM1 :1;
[; ;pic18f4550.h: 266: unsigned FRM2 :1;
[; ;pic18f4550.h: 267: unsigned FRM3 :1;
[; ;pic18f4550.h: 268: unsigned FRM4 :1;
[; ;pic18f4550.h: 269: unsigned FRM5 :1;
[; ;pic18f4550.h: 270: unsigned FRM6 :1;
[; ;pic18f4550.h: 271: unsigned FRM7 :1;
[; ;pic18f4550.h: 272: };
[; ;pic18f4550.h: 273: struct {
[; ;pic18f4550.h: 274: unsigned FRML :8;
[; ;pic18f4550.h: 275: };
[; ;pic18f4550.h: 276: } UFRMLbits_t;
[; ;pic18f4550.h: 277: extern volatile UFRMLbits_t UFRMLbits @ 0xF66;
[; ;pic18f4550.h: 332: extern volatile unsigned char UFRMH @ 0xF67;
"334
[; ;pic18f4550.h: 334: asm("UFRMH equ 0F67h");
[; <" UFRMH equ 0F67h ;# ">
[; ;pic18f4550.h: 337: typedef union {
[; ;pic18f4550.h: 338: struct {
[; ;pic18f4550.h: 339: unsigned FRM :3;
[; ;pic18f4550.h: 340: };
[; ;pic18f4550.h: 341: struct {
[; ;pic18f4550.h: 342: unsigned FRM8 :1;
[; ;pic18f4550.h: 343: unsigned FRM9 :1;
[; ;pic18f4550.h: 344: unsigned FRM10 :1;
[; ;pic18f4550.h: 345: };
[; ;pic18f4550.h: 346: } UFRMHbits_t;
[; ;pic18f4550.h: 347: extern volatile UFRMHbits_t UFRMHbits @ 0xF67;
[; ;pic18f4550.h: 372: extern volatile unsigned char UIR @ 0xF68;
"374
[; ;pic18f4550.h: 374: asm("UIR equ 0F68h");
[; <" UIR equ 0F68h ;# ">
[; ;pic18f4550.h: 377: typedef union {
[; ;pic18f4550.h: 378: struct {
[; ;pic18f4550.h: 379: unsigned URSTIF :1;
[; ;pic18f4550.h: 380: unsigned UERRIF :1;
[; ;pic18f4550.h: 381: unsigned ACTVIF :1;
[; ;pic18f4550.h: 382: unsigned TRNIF :1;
[; ;pic18f4550.h: 383: unsigned IDLEIF :1;
[; ;pic18f4550.h: 384: unsigned STALLIF :1;
[; ;pic18f4550.h: 385: unsigned SOFIF :1;
[; ;pic18f4550.h: 386: };
[; ;pic18f4550.h: 387: } UIRbits_t;
[; ;pic18f4550.h: 388: extern volatile UIRbits_t UIRbits @ 0xF68;
[; ;pic18f4550.h: 428: extern volatile unsigned char UIE @ 0xF69;
"430
[; ;pic18f4550.h: 430: asm("UIE equ 0F69h");
[; <" UIE equ 0F69h ;# ">
[; ;pic18f4550.h: 433: typedef union {
[; ;pic18f4550.h: 434: struct {
[; ;pic18f4550.h: 435: unsigned URSTIE :1;
[; ;pic18f4550.h: 436: unsigned UERRIE :1;
[; ;pic18f4550.h: 437: unsigned ACTVIE :1;
[; ;pic18f4550.h: 438: unsigned TRNIE :1;
[; ;pic18f4550.h: 439: unsigned IDLEIE :1;
[; ;pic18f4550.h: 440: unsigned STALLIE :1;
[; ;pic18f4550.h: 441: unsigned SOFIE :1;
[; ;pic18f4550.h: 442: };
[; ;pic18f4550.h: 443: } UIEbits_t;
[; ;pic18f4550.h: 444: extern volatile UIEbits_t UIEbits @ 0xF69;
[; ;pic18f4550.h: 484: extern volatile unsigned char UEIR @ 0xF6A;
"486
[; ;pic18f4550.h: 486: asm("UEIR equ 0F6Ah");
[; <" UEIR equ 0F6Ah ;# ">
[; ;pic18f4550.h: 489: typedef union {
[; ;pic18f4550.h: 490: struct {
[; ;pic18f4550.h: 491: unsigned PIDEF :1;
[; ;pic18f4550.h: 492: unsigned CRC5EF :1;
[; ;pic18f4550.h: 493: unsigned CRC16EF :1;
[; ;pic18f4550.h: 494: unsigned DFN8EF :1;
[; ;pic18f4550.h: 495: unsigned BTOEF :1;
[; ;pic18f4550.h: 496: unsigned :2;
[; ;pic18f4550.h: 497: unsigned BTSEF :1;
[; ;pic18f4550.h: 498: };
[; ;pic18f4550.h: 499: } UEIRbits_t;
[; ;pic18f4550.h: 500: extern volatile UEIRbits_t UEIRbits @ 0xF6A;
[; ;pic18f4550.h: 535: extern volatile unsigned char UEIE @ 0xF6B;
"537
[; ;pic18f4550.h: 537: asm("UEIE equ 0F6Bh");
[; <" UEIE equ 0F6Bh ;# ">
[; ;pic18f4550.h: 540: typedef union {
[; ;pic18f4550.h: 541: struct {
[; ;pic18f4550.h: 542: unsigned PIDEE :1;
[; ;pic18f4550.h: 543: unsigned CRC5EE :1;
[; ;pic18f4550.h: 544: unsigned CRC16EE :1;
[; ;pic18f4550.h: 545: unsigned DFN8EE :1;
[; ;pic18f4550.h: 546: unsigned BTOEE :1;
[; ;pic18f4550.h: 547: unsigned :2;
[; ;pic18f4550.h: 548: unsigned BTSEE :1;
[; ;pic18f4550.h: 549: };
[; ;pic18f4550.h: 550: } UEIEbits_t;
[; ;pic18f4550.h: 551: extern volatile UEIEbits_t UEIEbits @ 0xF6B;
[; ;pic18f4550.h: 586: extern volatile unsigned char USTAT @ 0xF6C;
"588
[; ;pic18f4550.h: 588: asm("USTAT equ 0F6Ch");
[; <" USTAT equ 0F6Ch ;# ">
[; ;pic18f4550.h: 591: typedef union {
[; ;pic18f4550.h: 592: struct {
[; ;pic18f4550.h: 593: unsigned :1;
[; ;pic18f4550.h: 594: unsigned PPBI :1;
[; ;pic18f4550.h: 595: unsigned DIR :1;
[; ;pic18f4550.h: 596: unsigned ENDP :4;
[; ;pic18f4550.h: 597: };
[; ;pic18f4550.h: 598: struct {
[; ;pic18f4550.h: 599: unsigned :3;
[; ;pic18f4550.h: 600: unsigned ENDP0 :1;
[; ;pic18f4550.h: 601: unsigned ENDP1 :1;
[; ;pic18f4550.h: 602: unsigned ENDP2 :1;
[; ;pic18f4550.h: 603: unsigned ENDP3 :1;
[; ;pic18f4550.h: 604: };
[; ;pic18f4550.h: 605: } USTATbits_t;
[; ;pic18f4550.h: 606: extern volatile USTATbits_t USTATbits @ 0xF6C;
[; ;pic18f4550.h: 646: extern volatile unsigned char UCON @ 0xF6D;
"648
[; ;pic18f4550.h: 648: asm("UCON equ 0F6Dh");
[; <" UCON equ 0F6Dh ;# ">
[; ;pic18f4550.h: 651: typedef union {
[; ;pic18f4550.h: 652: struct {
[; ;pic18f4550.h: 653: unsigned :1;
[; ;pic18f4550.h: 654: unsigned SUSPND :1;
[; ;pic18f4550.h: 655: unsigned RESUME :1;
[; ;pic18f4550.h: 656: unsigned USBEN :1;
[; ;pic18f4550.h: 657: unsigned PKTDIS :1;
[; ;pic18f4550.h: 658: unsigned SE0 :1;
[; ;pic18f4550.h: 659: unsigned PPBRST :1;
[; ;pic18f4550.h: 660: };
[; ;pic18f4550.h: 661: } UCONbits_t;
[; ;pic18f4550.h: 662: extern volatile UCONbits_t UCONbits @ 0xF6D;
[; ;pic18f4550.h: 697: extern volatile unsigned char UADDR @ 0xF6E;
"699
[; ;pic18f4550.h: 699: asm("UADDR equ 0F6Eh");
[; <" UADDR equ 0F6Eh ;# ">
[; ;pic18f4550.h: 702: typedef union {
[; ;pic18f4550.h: 703: struct {
[; ;pic18f4550.h: 704: unsigned ADDR :7;
[; ;pic18f4550.h: 705: };
[; ;pic18f4550.h: 706: struct {
[; ;pic18f4550.h: 707: unsigned ADDR0 :1;
[; ;pic18f4550.h: 708: unsigned ADDR1 :1;
[; ;pic18f4550.h: 709: unsigned ADDR2 :1;
[; ;pic18f4550.h: 710: unsigned ADDR3 :1;
[; ;pic18f4550.h: 711: unsigned ADDR4 :1;
[; ;pic18f4550.h: 712: unsigned ADDR5 :1;
[; ;pic18f4550.h: 713: unsigned ADDR6 :1;
[; ;pic18f4550.h: 714: };
[; ;pic18f4550.h: 715: } UADDRbits_t;
[; ;pic18f4550.h: 716: extern volatile UADDRbits_t UADDRbits @ 0xF6E;
[; ;pic18f4550.h: 761: extern volatile unsigned char UCFG @ 0xF6F;
"763
[; ;pic18f4550.h: 763: asm("UCFG equ 0F6Fh");
[; <" UCFG equ 0F6Fh ;# ">
[; ;pic18f4550.h: 766: typedef union {
[; ;pic18f4550.h: 767: struct {
[; ;pic18f4550.h: 768: unsigned PPB :2;
[; ;pic18f4550.h: 769: unsigned FSEN :1;
[; ;pic18f4550.h: 770: unsigned UTRDIS :1;
[; ;pic18f4550.h: 771: unsigned UPUEN :1;
[; ;pic18f4550.h: 772: unsigned :1;
[; ;pic18f4550.h: 773: unsigned UOEMON :1;
[; ;pic18f4550.h: 774: unsigned UTEYE :1;
[; ;pic18f4550.h: 775: };
[; ;pic18f4550.h: 776: struct {
[; ;pic18f4550.h: 777: unsigned PPB0 :1;
[; ;pic18f4550.h: 778: unsigned PPB1 :1;
[; ;pic18f4550.h: 779: };
[; ;pic18f4550.h: 780: struct {
[; ;pic18f4550.h: 781: unsigned UPP0 :1;
[; ;pic18f4550.h: 782: unsigned UPP1 :1;
[; ;pic18f4550.h: 783: };
[; ;pic18f4550.h: 784: } UCFGbits_t;
[; ;pic18f4550.h: 785: extern volatile UCFGbits_t UCFGbits @ 0xF6F;
[; ;pic18f4550.h: 840: extern volatile unsigned char UEP0 @ 0xF70;
"842
[; ;pic18f4550.h: 842: asm("UEP0 equ 0F70h");
[; <" UEP0 equ 0F70h ;# ">
[; ;pic18f4550.h: 845: typedef union {
[; ;pic18f4550.h: 846: struct {
[; ;pic18f4550.h: 847: unsigned EPSTALL :1;
[; ;pic18f4550.h: 848: unsigned EPINEN :1;
[; ;pic18f4550.h: 849: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 850: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 851: unsigned EPHSHK :1;
[; ;pic18f4550.h: 852: };
[; ;pic18f4550.h: 853: struct {
[; ;pic18f4550.h: 854: unsigned EP0STALL :1;
[; ;pic18f4550.h: 855: unsigned EP0INEN :1;
[; ;pic18f4550.h: 856: unsigned EP0OUTEN :1;
[; ;pic18f4550.h: 857: unsigned EP0CONDIS :1;
[; ;pic18f4550.h: 858: unsigned EP0HSHK :1;
[; ;pic18f4550.h: 859: };
[; ;pic18f4550.h: 860: struct {
[; ;pic18f4550.h: 861: unsigned EPSTALL0 :1;
[; ;pic18f4550.h: 862: unsigned EPINEN0 :1;
[; ;pic18f4550.h: 863: unsigned EPOUTEN0 :1;
[; ;pic18f4550.h: 864: unsigned EPCONDIS0 :1;
[; ;pic18f4550.h: 865: unsigned EPHSHK0 :1;
[; ;pic18f4550.h: 866: };
[; ;pic18f4550.h: 867: } UEP0bits_t;
[; ;pic18f4550.h: 868: extern volatile UEP0bits_t UEP0bits @ 0xF70;
[; ;pic18f4550.h: 948: extern volatile unsigned char UEP1 @ 0xF71;
"950
[; ;pic18f4550.h: 950: asm("UEP1 equ 0F71h");
[; <" UEP1 equ 0F71h ;# ">
[; ;pic18f4550.h: 953: typedef union {
[; ;pic18f4550.h: 954: struct {
[; ;pic18f4550.h: 955: unsigned EPSTALL :1;
[; ;pic18f4550.h: 956: unsigned EPINEN :1;
[; ;pic18f4550.h: 957: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 958: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 959: unsigned EPHSHK :1;
[; ;pic18f4550.h: 960: };
[; ;pic18f4550.h: 961: struct {
[; ;pic18f4550.h: 962: unsigned EP1STALL :1;
[; ;pic18f4550.h: 963: unsigned EP1INEN :1;
[; ;pic18f4550.h: 964: unsigned EP1OUTEN :1;
[; ;pic18f4550.h: 965: unsigned EP1CONDIS :1;
[; ;pic18f4550.h: 966: unsigned EP1HSHK :1;
[; ;pic18f4550.h: 967: };
[; ;pic18f4550.h: 968: struct {
[; ;pic18f4550.h: 969: unsigned EPSTALL1 :1;
[; ;pic18f4550.h: 970: unsigned EPINEN1 :1;
[; ;pic18f4550.h: 971: unsigned EPOUTEN1 :1;
[; ;pic18f4550.h: 972: unsigned EPCONDIS1 :1;
[; ;pic18f4550.h: 973: unsigned EPHSHK1 :1;
[; ;pic18f4550.h: 974: };
[; ;pic18f4550.h: 975: } UEP1bits_t;
[; ;pic18f4550.h: 976: extern volatile UEP1bits_t UEP1bits @ 0xF71;
[; ;pic18f4550.h: 1056: extern volatile unsigned char UEP2 @ 0xF72;
"1058
[; ;pic18f4550.h: 1058: asm("UEP2 equ 0F72h");
[; <" UEP2 equ 0F72h ;# ">
[; ;pic18f4550.h: 1061: typedef union {
[; ;pic18f4550.h: 1062: struct {
[; ;pic18f4550.h: 1063: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1064: unsigned EPINEN :1;
[; ;pic18f4550.h: 1065: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1066: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1067: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1068: };
[; ;pic18f4550.h: 1069: struct {
[; ;pic18f4550.h: 1070: unsigned EP2STALL :1;
[; ;pic18f4550.h: 1071: unsigned EP2INEN :1;
[; ;pic18f4550.h: 1072: unsigned EP2OUTEN :1;
[; ;pic18f4550.h: 1073: unsigned EP2CONDIS :1;
[; ;pic18f4550.h: 1074: unsigned EP2HSHK :1;
[; ;pic18f4550.h: 1075: };
[; ;pic18f4550.h: 1076: struct {
[; ;pic18f4550.h: 1077: unsigned EPSTALL2 :1;
[; ;pic18f4550.h: 1078: unsigned EPINEN2 :1;
[; ;pic18f4550.h: 1079: unsigned EPOUTEN2 :1;
[; ;pic18f4550.h: 1080: unsigned EPCONDIS2 :1;
[; ;pic18f4550.h: 1081: unsigned EPHSHK2 :1;
[; ;pic18f4550.h: 1082: };
[; ;pic18f4550.h: 1083: } UEP2bits_t;
[; ;pic18f4550.h: 1084: extern volatile UEP2bits_t UEP2bits @ 0xF72;
[; ;pic18f4550.h: 1164: extern volatile unsigned char UEP3 @ 0xF73;
"1166
[; ;pic18f4550.h: 1166: asm("UEP3 equ 0F73h");
[; <" UEP3 equ 0F73h ;# ">
[; ;pic18f4550.h: 1169: typedef union {
[; ;pic18f4550.h: 1170: struct {
[; ;pic18f4550.h: 1171: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1172: unsigned EPINEN :1;
[; ;pic18f4550.h: 1173: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1174: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1175: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1176: };
[; ;pic18f4550.h: 1177: struct {
[; ;pic18f4550.h: 1178: unsigned EP3STALL :1;
[; ;pic18f4550.h: 1179: unsigned EP3INEN :1;
[; ;pic18f4550.h: 1180: unsigned EP3OUTEN :1;
[; ;pic18f4550.h: 1181: unsigned EP3CONDIS :1;
[; ;pic18f4550.h: 1182: unsigned EP3HSHK :1;
[; ;pic18f4550.h: 1183: };
[; ;pic18f4550.h: 1184: struct {
[; ;pic18f4550.h: 1185: unsigned EPSTALL3 :1;
[; ;pic18f4550.h: 1186: unsigned EPINEN3 :1;
[; ;pic18f4550.h: 1187: unsigned EPOUTEN3 :1;
[; ;pic18f4550.h: 1188: unsigned EPCONDIS3 :1;
[; ;pic18f4550.h: 1189: unsigned EPHSHK3 :1;
[; ;pic18f4550.h: 1190: };
[; ;pic18f4550.h: 1191: } UEP3bits_t;
[; ;pic18f4550.h: 1192: extern volatile UEP3bits_t UEP3bits @ 0xF73;
[; ;pic18f4550.h: 1272: extern volatile unsigned char UEP4 @ 0xF74;
"1274
[; ;pic18f4550.h: 1274: asm("UEP4 equ 0F74h");
[; <" UEP4 equ 0F74h ;# ">
[; ;pic18f4550.h: 1277: typedef union {
[; ;pic18f4550.h: 1278: struct {
[; ;pic18f4550.h: 1279: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1280: unsigned EPINEN :1;
[; ;pic18f4550.h: 1281: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1282: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1283: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1284: };
[; ;pic18f4550.h: 1285: struct {
[; ;pic18f4550.h: 1286: unsigned EP4STALL :1;
[; ;pic18f4550.h: 1287: unsigned EP4INEN :1;
[; ;pic18f4550.h: 1288: unsigned EP4OUTEN :1;
[; ;pic18f4550.h: 1289: unsigned EP4CONDIS :1;
[; ;pic18f4550.h: 1290: unsigned EP4HSHK :1;
[; ;pic18f4550.h: 1291: };
[; ;pic18f4550.h: 1292: struct {
[; ;pic18f4550.h: 1293: unsigned EPSTALL4 :1;
[; ;pic18f4550.h: 1294: unsigned EPINEN4 :1;
[; ;pic18f4550.h: 1295: unsigned EPOUTEN4 :1;
[; ;pic18f4550.h: 1296: unsigned EPCONDIS4 :1;
[; ;pic18f4550.h: 1297: unsigned EPHSHK4 :1;
[; ;pic18f4550.h: 1298: };
[; ;pic18f4550.h: 1299: } UEP4bits_t;
[; ;pic18f4550.h: 1300: extern volatile UEP4bits_t UEP4bits @ 0xF74;
[; ;pic18f4550.h: 1380: extern volatile unsigned char UEP5 @ 0xF75;
"1382
[; ;pic18f4550.h: 1382: asm("UEP5 equ 0F75h");
[; <" UEP5 equ 0F75h ;# ">
[; ;pic18f4550.h: 1385: typedef union {
[; ;pic18f4550.h: 1386: struct {
[; ;pic18f4550.h: 1387: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1388: unsigned EPINEN :1;
[; ;pic18f4550.h: 1389: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1390: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1391: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1392: };
[; ;pic18f4550.h: 1393: struct {
[; ;pic18f4550.h: 1394: unsigned EP5STALL :1;
[; ;pic18f4550.h: 1395: unsigned EP5INEN :1;
[; ;pic18f4550.h: 1396: unsigned EP5OUTEN :1;
[; ;pic18f4550.h: 1397: unsigned EP5CONDIS :1;
[; ;pic18f4550.h: 1398: unsigned EP5HSHK :1;
[; ;pic18f4550.h: 1399: };
[; ;pic18f4550.h: 1400: struct {
[; ;pic18f4550.h: 1401: unsigned EPSTALL5 :1;
[; ;pic18f4550.h: 1402: unsigned EPINEN5 :1;
[; ;pic18f4550.h: 1403: unsigned EPOUTEN5 :1;
[; ;pic18f4550.h: 1404: unsigned EPCONDIS5 :1;
[; ;pic18f4550.h: 1405: unsigned EPHSHK5 :1;
[; ;pic18f4550.h: 1406: };
[; ;pic18f4550.h: 1407: } UEP5bits_t;
[; ;pic18f4550.h: 1408: extern volatile UEP5bits_t UEP5bits @ 0xF75;
[; ;pic18f4550.h: 1488: extern volatile unsigned char UEP6 @ 0xF76;
"1490
[; ;pic18f4550.h: 1490: asm("UEP6 equ 0F76h");
[; <" UEP6 equ 0F76h ;# ">
[; ;pic18f4550.h: 1493: typedef union {
[; ;pic18f4550.h: 1494: struct {
[; ;pic18f4550.h: 1495: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1496: unsigned EPINEN :1;
[; ;pic18f4550.h: 1497: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1498: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1499: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1500: };
[; ;pic18f4550.h: 1501: struct {
[; ;pic18f4550.h: 1502: unsigned EP6STALL :1;
[; ;pic18f4550.h: 1503: unsigned EP6INEN :1;
[; ;pic18f4550.h: 1504: unsigned EP6OUTEN :1;
[; ;pic18f4550.h: 1505: unsigned EP6CONDIS :1;
[; ;pic18f4550.h: 1506: unsigned EP6HSHK :1;
[; ;pic18f4550.h: 1507: };
[; ;pic18f4550.h: 1508: struct {
[; ;pic18f4550.h: 1509: unsigned EPSTALL6 :1;
[; ;pic18f4550.h: 1510: unsigned EPINEN6 :1;
[; ;pic18f4550.h: 1511: unsigned EPOUTEN6 :1;
[; ;pic18f4550.h: 1512: unsigned EPCONDIS6 :1;
[; ;pic18f4550.h: 1513: unsigned EPHSHK6 :1;
[; ;pic18f4550.h: 1514: };
[; ;pic18f4550.h: 1515: } UEP6bits_t;
[; ;pic18f4550.h: 1516: extern volatile UEP6bits_t UEP6bits @ 0xF76;
[; ;pic18f4550.h: 1596: extern volatile unsigned char UEP7 @ 0xF77;
"1598
[; ;pic18f4550.h: 1598: asm("UEP7 equ 0F77h");
[; <" UEP7 equ 0F77h ;# ">
[; ;pic18f4550.h: 1601: typedef union {
[; ;pic18f4550.h: 1602: struct {
[; ;pic18f4550.h: 1603: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1604: unsigned EPINEN :1;
[; ;pic18f4550.h: 1605: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1606: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1607: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1608: };
[; ;pic18f4550.h: 1609: struct {
[; ;pic18f4550.h: 1610: unsigned EP7STALL :1;
[; ;pic18f4550.h: 1611: unsigned EP7INEN :1;
[; ;pic18f4550.h: 1612: unsigned EP7OUTEN :1;
[; ;pic18f4550.h: 1613: unsigned EP7CONDIS :1;
[; ;pic18f4550.h: 1614: unsigned EP7HSHK :1;
[; ;pic18f4550.h: 1615: };
[; ;pic18f4550.h: 1616: struct {
[; ;pic18f4550.h: 1617: unsigned EPSTALL7 :1;
[; ;pic18f4550.h: 1618: unsigned EPINEN7 :1;
[; ;pic18f4550.h: 1619: unsigned EPOUTEN7 :1;
[; ;pic18f4550.h: 1620: unsigned EPCONDIS7 :1;
[; ;pic18f4550.h: 1621: unsigned EPHSHK7 :1;
[; ;pic18f4550.h: 1622: };
[; ;pic18f4550.h: 1623: } UEP7bits_t;
[; ;pic18f4550.h: 1624: extern volatile UEP7bits_t UEP7bits @ 0xF77;
[; ;pic18f4550.h: 1704: extern volatile unsigned char UEP8 @ 0xF78;
"1706
[; ;pic18f4550.h: 1706: asm("UEP8 equ 0F78h");
[; <" UEP8 equ 0F78h ;# ">
[; ;pic18f4550.h: 1709: typedef union {
[; ;pic18f4550.h: 1710: struct {
[; ;pic18f4550.h: 1711: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1712: unsigned EPINEN :1;
[; ;pic18f4550.h: 1713: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1714: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1715: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1716: };
[; ;pic18f4550.h: 1717: struct {
[; ;pic18f4550.h: 1718: unsigned EPSTALL8 :1;
[; ;pic18f4550.h: 1719: unsigned EPINEN8 :1;
[; ;pic18f4550.h: 1720: unsigned EPOUTEN8 :1;
[; ;pic18f4550.h: 1721: unsigned EPCONDIS8 :1;
[; ;pic18f4550.h: 1722: unsigned EPHSHK8 :1;
[; ;pic18f4550.h: 1723: };
[; ;pic18f4550.h: 1724: } UEP8bits_t;
[; ;pic18f4550.h: 1725: extern volatile UEP8bits_t UEP8bits @ 0xF78;
[; ;pic18f4550.h: 1780: extern volatile unsigned char UEP9 @ 0xF79;
"1782
[; ;pic18f4550.h: 1782: asm("UEP9 equ 0F79h");
[; <" UEP9 equ 0F79h ;# ">
[; ;pic18f4550.h: 1785: typedef union {
[; ;pic18f4550.h: 1786: struct {
[; ;pic18f4550.h: 1787: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1788: unsigned EPINEN :1;
[; ;pic18f4550.h: 1789: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1790: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1791: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1792: };
[; ;pic18f4550.h: 1793: struct {
[; ;pic18f4550.h: 1794: unsigned EPSTALL9 :1;
[; ;pic18f4550.h: 1795: unsigned EPINEN9 :1;
[; ;pic18f4550.h: 1796: unsigned EPOUTEN9 :1;
[; ;pic18f4550.h: 1797: unsigned EPCONDIS9 :1;
[; ;pic18f4550.h: 1798: unsigned EPHSHK9 :1;
[; ;pic18f4550.h: 1799: };
[; ;pic18f4550.h: 1800: } UEP9bits_t;
[; ;pic18f4550.h: 1801: extern volatile UEP9bits_t UEP9bits @ 0xF79;
[; ;pic18f4550.h: 1856: extern volatile unsigned char UEP10 @ 0xF7A;
"1858
[; ;pic18f4550.h: 1858: asm("UEP10 equ 0F7Ah");
[; <" UEP10 equ 0F7Ah ;# ">
[; ;pic18f4550.h: 1861: typedef union {
[; ;pic18f4550.h: 1862: struct {
[; ;pic18f4550.h: 1863: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1864: unsigned EPINEN :1;
[; ;pic18f4550.h: 1865: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1866: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1867: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1868: };
[; ;pic18f4550.h: 1869: struct {
[; ;pic18f4550.h: 1870: unsigned EPSTALL10 :1;
[; ;pic18f4550.h: 1871: unsigned EPINEN10 :1;
[; ;pic18f4550.h: 1872: unsigned EPOUTEN10 :1;
[; ;pic18f4550.h: 1873: unsigned EPCONDIS10 :1;
[; ;pic18f4550.h: 1874: unsigned EPHSHK10 :1;
[; ;pic18f4550.h: 1875: };
[; ;pic18f4550.h: 1876: } UEP10bits_t;
[; ;pic18f4550.h: 1877: extern volatile UEP10bits_t UEP10bits @ 0xF7A;
[; ;pic18f4550.h: 1932: extern volatile unsigned char UEP11 @ 0xF7B;
"1934
[; ;pic18f4550.h: 1934: asm("UEP11 equ 0F7Bh");
[; <" UEP11 equ 0F7Bh ;# ">
[; ;pic18f4550.h: 1937: typedef union {
[; ;pic18f4550.h: 1938: struct {
[; ;pic18f4550.h: 1939: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1940: unsigned EPINEN :1;
[; ;pic18f4550.h: 1941: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1942: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1943: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1944: };
[; ;pic18f4550.h: 1945: struct {
[; ;pic18f4550.h: 1946: unsigned EPSTALL11 :1;
[; ;pic18f4550.h: 1947: unsigned EPINEN11 :1;
[; ;pic18f4550.h: 1948: unsigned EPOUTEN11 :1;
[; ;pic18f4550.h: 1949: unsigned EPCONDIS11 :1;
[; ;pic18f4550.h: 1950: unsigned EPHSHK11 :1;
[; ;pic18f4550.h: 1951: };
[; ;pic18f4550.h: 1952: } UEP11bits_t;
[; ;pic18f4550.h: 1953: extern volatile UEP11bits_t UEP11bits @ 0xF7B;
[; ;pic18f4550.h: 2008: extern volatile unsigned char UEP12 @ 0xF7C;
"2010
[; ;pic18f4550.h: 2010: asm("UEP12 equ 0F7Ch");
[; <" UEP12 equ 0F7Ch ;# ">
[; ;pic18f4550.h: 2013: typedef union {
[; ;pic18f4550.h: 2014: struct {
[; ;pic18f4550.h: 2015: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2016: unsigned EPINEN :1;
[; ;pic18f4550.h: 2017: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2018: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2019: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2020: };
[; ;pic18f4550.h: 2021: struct {
[; ;pic18f4550.h: 2022: unsigned EPSTALL12 :1;
[; ;pic18f4550.h: 2023: unsigned EPINEN12 :1;
[; ;pic18f4550.h: 2024: unsigned EPOUTEN12 :1;
[; ;pic18f4550.h: 2025: unsigned EPCONDIS12 :1;
[; ;pic18f4550.h: 2026: unsigned EPHSHK12 :1;
[; ;pic18f4550.h: 2027: };
[; ;pic18f4550.h: 2028: } UEP12bits_t;
[; ;pic18f4550.h: 2029: extern volatile UEP12bits_t UEP12bits @ 0xF7C;
[; ;pic18f4550.h: 2084: extern volatile unsigned char UEP13 @ 0xF7D;
"2086
[; ;pic18f4550.h: 2086: asm("UEP13 equ 0F7Dh");
[; <" UEP13 equ 0F7Dh ;# ">
[; ;pic18f4550.h: 2089: typedef union {
[; ;pic18f4550.h: 2090: struct {
[; ;pic18f4550.h: 2091: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2092: unsigned EPINEN :1;
[; ;pic18f4550.h: 2093: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2094: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2095: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2096: };
[; ;pic18f4550.h: 2097: struct {
[; ;pic18f4550.h: 2098: unsigned EPSTALL13 :1;
[; ;pic18f4550.h: 2099: unsigned EPINEN13 :1;
[; ;pic18f4550.h: 2100: unsigned EPOUTEN13 :1;
[; ;pic18f4550.h: 2101: unsigned EPCONDIS13 :1;
[; ;pic18f4550.h: 2102: unsigned EPHSHK13 :1;
[; ;pic18f4550.h: 2103: };
[; ;pic18f4550.h: 2104: } UEP13bits_t;
[; ;pic18f4550.h: 2105: extern volatile UEP13bits_t UEP13bits @ 0xF7D;
[; ;pic18f4550.h: 2160: extern volatile unsigned char UEP14 @ 0xF7E;
"2162
[; ;pic18f4550.h: 2162: asm("UEP14 equ 0F7Eh");
[; <" UEP14 equ 0F7Eh ;# ">
[; ;pic18f4550.h: 2165: typedef union {
[; ;pic18f4550.h: 2166: struct {
[; ;pic18f4550.h: 2167: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2168: unsigned EPINEN :1;
[; ;pic18f4550.h: 2169: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2170: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2171: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2172: };
[; ;pic18f4550.h: 2173: struct {
[; ;pic18f4550.h: 2174: unsigned EPSTALL14 :1;
[; ;pic18f4550.h: 2175: unsigned EPINEN14 :1;
[; ;pic18f4550.h: 2176: unsigned EPOUTEN14 :1;
[; ;pic18f4550.h: 2177: unsigned EPCONDIS14 :1;
[; ;pic18f4550.h: 2178: unsigned EPHSHK14 :1;
[; ;pic18f4550.h: 2179: };
[; ;pic18f4550.h: 2180: } UEP14bits_t;
[; ;pic18f4550.h: 2181: extern volatile UEP14bits_t UEP14bits @ 0xF7E;
[; ;pic18f4550.h: 2236: extern volatile unsigned char UEP15 @ 0xF7F;
"2238
[; ;pic18f4550.h: 2238: asm("UEP15 equ 0F7Fh");
[; <" UEP15 equ 0F7Fh ;# ">
[; ;pic18f4550.h: 2241: typedef union {
[; ;pic18f4550.h: 2242: struct {
[; ;pic18f4550.h: 2243: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2244: unsigned EPINEN :1;
[; ;pic18f4550.h: 2245: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2246: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2247: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2248: };
[; ;pic18f4550.h: 2249: struct {
[; ;pic18f4550.h: 2250: unsigned EPSTALL15 :1;
[; ;pic18f4550.h: 2251: unsigned EPINEN15 :1;
[; ;pic18f4550.h: 2252: unsigned EPOUTEN15 :1;
[; ;pic18f4550.h: 2253: unsigned EPCONDIS15 :1;
[; ;pic18f4550.h: 2254: unsigned EPHSHK15 :1;
[; ;pic18f4550.h: 2255: };
[; ;pic18f4550.h: 2256: } UEP15bits_t;
[; ;pic18f4550.h: 2257: extern volatile UEP15bits_t UEP15bits @ 0xF7F;
[; ;pic18f4550.h: 2312: extern volatile unsigned char PORTA @ 0xF80;
"2314
[; ;pic18f4550.h: 2314: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4550.h: 2317: typedef union {
[; ;pic18f4550.h: 2318: struct {
[; ;pic18f4550.h: 2319: unsigned RA0 :1;
[; ;pic18f4550.h: 2320: unsigned RA1 :1;
[; ;pic18f4550.h: 2321: unsigned RA2 :1;
[; ;pic18f4550.h: 2322: unsigned RA3 :1;
[; ;pic18f4550.h: 2323: unsigned RA4 :1;
[; ;pic18f4550.h: 2324: unsigned RA5 :1;
[; ;pic18f4550.h: 2325: unsigned RA6 :1;
[; ;pic18f4550.h: 2326: };
[; ;pic18f4550.h: 2327: struct {
[; ;pic18f4550.h: 2328: unsigned AN0 :1;
[; ;pic18f4550.h: 2329: unsigned AN1 :1;
[; ;pic18f4550.h: 2330: unsigned AN2 :1;
[; ;pic18f4550.h: 2331: unsigned AN3 :1;
[; ;pic18f4550.h: 2332: unsigned T0CKI :1;
[; ;pic18f4550.h: 2333: unsigned AN4 :1;
[; ;pic18f4550.h: 2334: unsigned OSC2 :1;
[; ;pic18f4550.h: 2335: };
[; ;pic18f4550.h: 2336: struct {
[; ;pic18f4550.h: 2337: unsigned :2;
[; ;pic18f4550.h: 2338: unsigned VREFM :1;
[; ;pic18f4550.h: 2339: unsigned VREFP :1;
[; ;pic18f4550.h: 2340: unsigned :1;
[; ;pic18f4550.h: 2341: unsigned LVDIN :1;
[; ;pic18f4550.h: 2342: };
[; ;pic18f4550.h: 2343: struct {
[; ;pic18f4550.h: 2344: unsigned :5;
[; ;pic18f4550.h: 2345: unsigned HLVDIN :1;
[; ;pic18f4550.h: 2346: };
[; ;pic18f4550.h: 2347: struct {
[; ;pic18f4550.h: 2348: unsigned ULPWUIN :1;
[; ;pic18f4550.h: 2349: };
[; ;pic18f4550.h: 2350: } PORTAbits_t;
[; ;pic18f4550.h: 2351: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4550.h: 2451: extern volatile unsigned char PORTB @ 0xF81;
"2453
[; ;pic18f4550.h: 2453: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4550.h: 2456: typedef union {
[; ;pic18f4550.h: 2457: struct {
[; ;pic18f4550.h: 2458: unsigned RB0 :1;
[; ;pic18f4550.h: 2459: unsigned RB1 :1;
[; ;pic18f4550.h: 2460: unsigned RB2 :1;
[; ;pic18f4550.h: 2461: unsigned RB3 :1;
[; ;pic18f4550.h: 2462: unsigned RB4 :1;
[; ;pic18f4550.h: 2463: unsigned RB5 :1;
[; ;pic18f4550.h: 2464: unsigned RB6 :1;
[; ;pic18f4550.h: 2465: unsigned RB7 :1;
[; ;pic18f4550.h: 2466: };
[; ;pic18f4550.h: 2467: struct {
[; ;pic18f4550.h: 2468: unsigned INT0 :1;
[; ;pic18f4550.h: 2469: unsigned INT1 :1;
[; ;pic18f4550.h: 2470: unsigned INT2 :1;
[; ;pic18f4550.h: 2471: unsigned :2;
[; ;pic18f4550.h: 2472: unsigned PGM :1;
[; ;pic18f4550.h: 2473: unsigned PGC :1;
[; ;pic18f4550.h: 2474: unsigned PGD :1;
[; ;pic18f4550.h: 2475: };
[; ;pic18f4550.h: 2476: struct {
[; ;pic18f4550.h: 2477: unsigned :3;
[; ;pic18f4550.h: 2478: unsigned CCP2_PA2 :1;
[; ;pic18f4550.h: 2479: };
[; ;pic18f4550.h: 2480: } PORTBbits_t;
[; ;pic18f4550.h: 2481: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4550.h: 2561: extern volatile unsigned char PORTC @ 0xF82;
"2563
[; ;pic18f4550.h: 2563: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4550.h: 2566: typedef union {
[; ;pic18f4550.h: 2567: struct {
[; ;pic18f4550.h: 2568: unsigned RC0 :1;
[; ;pic18f4550.h: 2569: unsigned RC1 :1;
[; ;pic18f4550.h: 2570: unsigned RC2 :1;
[; ;pic18f4550.h: 2571: unsigned :1;
[; ;pic18f4550.h: 2572: unsigned RC4 :1;
[; ;pic18f4550.h: 2573: unsigned RC5 :1;
[; ;pic18f4550.h: 2574: unsigned RC6 :1;
[; ;pic18f4550.h: 2575: unsigned RC7 :1;
[; ;pic18f4550.h: 2576: };
[; ;pic18f4550.h: 2577: struct {
[; ;pic18f4550.h: 2578: unsigned T1OSO :1;
[; ;pic18f4550.h: 2579: unsigned T1OSI :1;
[; ;pic18f4550.h: 2580: unsigned CCP1 :1;
[; ;pic18f4550.h: 2581: unsigned :3;
[; ;pic18f4550.h: 2582: unsigned TX :1;
[; ;pic18f4550.h: 2583: unsigned RX :1;
[; ;pic18f4550.h: 2584: };
[; ;pic18f4550.h: 2585: struct {
[; ;pic18f4550.h: 2586: unsigned T13CKI :1;
[; ;pic18f4550.h: 2587: unsigned :1;
[; ;pic18f4550.h: 2588: unsigned P1A :1;
[; ;pic18f4550.h: 2589: unsigned :3;
[; ;pic18f4550.h: 2590: unsigned CK :1;
[; ;pic18f4550.h: 2591: unsigned DT :1;
[; ;pic18f4550.h: 2592: };
[; ;pic18f4550.h: 2593: struct {
[; ;pic18f4550.h: 2594: unsigned :1;
[; ;pic18f4550.h: 2595: unsigned CCP2 :1;
[; ;pic18f4550.h: 2596: unsigned PA1 :1;
[; ;pic18f4550.h: 2597: };
[; ;pic18f4550.h: 2598: struct {
[; ;pic18f4550.h: 2599: unsigned :1;
[; ;pic18f4550.h: 2600: unsigned PA2 :1;
[; ;pic18f4550.h: 2601: };
[; ;pic18f4550.h: 2602: } PORTCbits_t;
[; ;pic18f4550.h: 2603: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4550.h: 2703: extern volatile unsigned char PORTD @ 0xF83;
"2705
[; ;pic18f4550.h: 2705: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4550.h: 2708: typedef union {
[; ;pic18f4550.h: 2709: struct {
[; ;pic18f4550.h: 2710: unsigned RD0 :1;
[; ;pic18f4550.h: 2711: unsigned RD1 :1;
[; ;pic18f4550.h: 2712: unsigned RD2 :1;
[; ;pic18f4550.h: 2713: unsigned RD3 :1;
[; ;pic18f4550.h: 2714: unsigned RD4 :1;
[; ;pic18f4550.h: 2715: unsigned RD5 :1;
[; ;pic18f4550.h: 2716: unsigned RD6 :1;
[; ;pic18f4550.h: 2717: unsigned RD7 :1;
[; ;pic18f4550.h: 2718: };
[; ;pic18f4550.h: 2719: struct {
[; ;pic18f4550.h: 2720: unsigned SPP0 :1;
[; ;pic18f4550.h: 2721: unsigned SPP1 :1;
[; ;pic18f4550.h: 2722: unsigned SPP2 :1;
[; ;pic18f4550.h: 2723: unsigned SPP3 :1;
[; ;pic18f4550.h: 2724: unsigned SPP4 :1;
[; ;pic18f4550.h: 2725: unsigned SPP5 :1;
[; ;pic18f4550.h: 2726: unsigned SPP6 :1;
[; ;pic18f4550.h: 2727: unsigned SPP7 :1;
[; ;pic18f4550.h: 2728: };
[; ;pic18f4550.h: 2729: struct {
[; ;pic18f4550.h: 2730: unsigned :7;
[; ;pic18f4550.h: 2731: unsigned SS2 :1;
[; ;pic18f4550.h: 2732: };
[; ;pic18f4550.h: 2733: } PORTDbits_t;
[; ;pic18f4550.h: 2734: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4550.h: 2824: extern volatile unsigned char PORTE @ 0xF84;
"2826
[; ;pic18f4550.h: 2826: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4550.h: 2829: typedef union {
[; ;pic18f4550.h: 2830: struct {
[; ;pic18f4550.h: 2831: unsigned RE0 :1;
[; ;pic18f4550.h: 2832: unsigned RE1 :1;
[; ;pic18f4550.h: 2833: unsigned RE2 :1;
[; ;pic18f4550.h: 2834: unsigned RE3 :1;
[; ;pic18f4550.h: 2835: unsigned :3;
[; ;pic18f4550.h: 2836: unsigned RDPU :1;
[; ;pic18f4550.h: 2837: };
[; ;pic18f4550.h: 2838: struct {
[; ;pic18f4550.h: 2839: unsigned CK1SPP :1;
[; ;pic18f4550.h: 2840: unsigned CK2SPP :1;
[; ;pic18f4550.h: 2841: unsigned OESPP :1;
[; ;pic18f4550.h: 2842: };
[; ;pic18f4550.h: 2843: struct {
[; ;pic18f4550.h: 2844: unsigned PD2 :1;
[; ;pic18f4550.h: 2845: unsigned PC2 :1;
[; ;pic18f4550.h: 2846: unsigned CCP10 :1;
[; ;pic18f4550.h: 2847: unsigned CCP9E :1;
[; ;pic18f4550.h: 2848: unsigned :3;
[; ;pic18f4550.h: 2849: unsigned CCP2E :1;
[; ;pic18f4550.h: 2850: };
[; ;pic18f4550.h: 2851: struct {
[; ;pic18f4550.h: 2852: unsigned RDE :1;
[; ;pic18f4550.h: 2853: unsigned WRE :1;
[; ;pic18f4550.h: 2854: unsigned CS :1;
[; ;pic18f4550.h: 2855: unsigned PC3E :1;
[; ;pic18f4550.h: 2856: unsigned :3;
[; ;pic18f4550.h: 2857: unsigned PA2E :1;
[; ;pic18f4550.h: 2858: };
[; ;pic18f4550.h: 2859: struct {
[; ;pic18f4550.h: 2860: unsigned :2;
[; ;pic18f4550.h: 2861: unsigned PB2 :1;
[; ;pic18f4550.h: 2862: unsigned :4;
[; ;pic18f4550.h: 2863: unsigned RE7 :1;
[; ;pic18f4550.h: 2864: };
[; ;pic18f4550.h: 2865: } PORTEbits_t;
[; ;pic18f4550.h: 2866: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4550.h: 2971: extern volatile unsigned char LATA @ 0xF89;
"2973
[; ;pic18f4550.h: 2973: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4550.h: 2976: typedef union {
[; ;pic18f4550.h: 2977: struct {
[; ;pic18f4550.h: 2978: unsigned LATA0 :1;
[; ;pic18f4550.h: 2979: unsigned LATA1 :1;
[; ;pic18f4550.h: 2980: unsigned LATA2 :1;
[; ;pic18f4550.h: 2981: unsigned LATA3 :1;
[; ;pic18f4550.h: 2982: unsigned LATA4 :1;
[; ;pic18f4550.h: 2983: unsigned LATA5 :1;
[; ;pic18f4550.h: 2984: unsigned LATA6 :1;
[; ;pic18f4550.h: 2985: };
[; ;pic18f4550.h: 2986: struct {
[; ;pic18f4550.h: 2987: unsigned LA0 :1;
[; ;pic18f4550.h: 2988: unsigned LA1 :1;
[; ;pic18f4550.h: 2989: unsigned LA2 :1;
[; ;pic18f4550.h: 2990: unsigned LA3 :1;
[; ;pic18f4550.h: 2991: unsigned LA4 :1;
[; ;pic18f4550.h: 2992: unsigned LA5 :1;
[; ;pic18f4550.h: 2993: unsigned LA6 :1;
[; ;pic18f4550.h: 2994: };
[; ;pic18f4550.h: 2995: } LATAbits_t;
[; ;pic18f4550.h: 2996: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4550.h: 3071: extern volatile unsigned char LATB @ 0xF8A;
"3073
[; ;pic18f4550.h: 3073: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4550.h: 3076: typedef union {
[; ;pic18f4550.h: 3077: struct {
[; ;pic18f4550.h: 3078: unsigned LATB0 :1;
[; ;pic18f4550.h: 3079: unsigned LATB1 :1;
[; ;pic18f4550.h: 3080: unsigned LATB2 :1;
[; ;pic18f4550.h: 3081: unsigned LATB3 :1;
[; ;pic18f4550.h: 3082: unsigned LATB4 :1;
[; ;pic18f4550.h: 3083: unsigned LATB5 :1;
[; ;pic18f4550.h: 3084: unsigned LATB6 :1;
[; ;pic18f4550.h: 3085: unsigned LATB7 :1;
[; ;pic18f4550.h: 3086: };
[; ;pic18f4550.h: 3087: struct {
[; ;pic18f4550.h: 3088: unsigned LB0 :1;
[; ;pic18f4550.h: 3089: unsigned LB1 :1;
[; ;pic18f4550.h: 3090: unsigned LB2 :1;
[; ;pic18f4550.h: 3091: unsigned LB3 :1;
[; ;pic18f4550.h: 3092: unsigned LB4 :1;
[; ;pic18f4550.h: 3093: unsigned LB5 :1;
[; ;pic18f4550.h: 3094: unsigned LB6 :1;
[; ;pic18f4550.h: 3095: unsigned LB7 :1;
[; ;pic18f4550.h: 3096: };
[; ;pic18f4550.h: 3097: } LATBbits_t;
[; ;pic18f4550.h: 3098: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4550.h: 3183: extern volatile unsigned char LATC @ 0xF8B;
"3185
[; ;pic18f4550.h: 3185: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4550.h: 3188: typedef union {
[; ;pic18f4550.h: 3189: struct {
[; ;pic18f4550.h: 3190: unsigned LATC0 :1;
[; ;pic18f4550.h: 3191: unsigned LATC1 :1;
[; ;pic18f4550.h: 3192: unsigned LATC2 :1;
[; ;pic18f4550.h: 3193: unsigned :3;
[; ;pic18f4550.h: 3194: unsigned LATC6 :1;
[; ;pic18f4550.h: 3195: unsigned LATC7 :1;
[; ;pic18f4550.h: 3196: };
[; ;pic18f4550.h: 3197: struct {
[; ;pic18f4550.h: 3198: unsigned LC0 :1;
[; ;pic18f4550.h: 3199: unsigned LC1 :1;
[; ;pic18f4550.h: 3200: unsigned LC2 :1;
[; ;pic18f4550.h: 3201: unsigned :3;
[; ;pic18f4550.h: 3202: unsigned LC6 :1;
[; ;pic18f4550.h: 3203: unsigned LC7 :1;
[; ;pic18f4550.h: 3204: };
[; ;pic18f4550.h: 3205: } LATCbits_t;
[; ;pic18f4550.h: 3206: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4550.h: 3261: extern volatile unsigned char LATD @ 0xF8C;
"3263
[; ;pic18f4550.h: 3263: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4550.h: 3266: typedef union {
[; ;pic18f4550.h: 3267: struct {
[; ;pic18f4550.h: 3268: unsigned LATD0 :1;
[; ;pic18f4550.h: 3269: unsigned LATD1 :1;
[; ;pic18f4550.h: 3270: unsigned LATD2 :1;
[; ;pic18f4550.h: 3271: unsigned LATD3 :1;
[; ;pic18f4550.h: 3272: unsigned LATD4 :1;
[; ;pic18f4550.h: 3273: unsigned LATD5 :1;
[; ;pic18f4550.h: 3274: unsigned LATD6 :1;
[; ;pic18f4550.h: 3275: unsigned LATD7 :1;
[; ;pic18f4550.h: 3276: };
[; ;pic18f4550.h: 3277: struct {
[; ;pic18f4550.h: 3278: unsigned LD0 :1;
[; ;pic18f4550.h: 3279: unsigned LD1 :1;
[; ;pic18f4550.h: 3280: unsigned LD2 :1;
[; ;pic18f4550.h: 3281: unsigned LD3 :1;
[; ;pic18f4550.h: 3282: unsigned LD4 :1;
[; ;pic18f4550.h: 3283: unsigned LD5 :1;
[; ;pic18f4550.h: 3284: unsigned LD6 :1;
[; ;pic18f4550.h: 3285: unsigned LD7 :1;
[; ;pic18f4550.h: 3286: };
[; ;pic18f4550.h: 3287: } LATDbits_t;
[; ;pic18f4550.h: 3288: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4550.h: 3373: extern volatile unsigned char LATE @ 0xF8D;
"3375
[; ;pic18f4550.h: 3375: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4550.h: 3378: typedef union {
[; ;pic18f4550.h: 3379: struct {
[; ;pic18f4550.h: 3380: unsigned LATE0 :1;
[; ;pic18f4550.h: 3381: unsigned LATE1 :1;
[; ;pic18f4550.h: 3382: unsigned LATE2 :1;
[; ;pic18f4550.h: 3383: };
[; ;pic18f4550.h: 3384: struct {
[; ;pic18f4550.h: 3385: unsigned LE0 :1;
[; ;pic18f4550.h: 3386: unsigned LE1 :1;
[; ;pic18f4550.h: 3387: unsigned LE2 :1;
[; ;pic18f4550.h: 3388: };
[; ;pic18f4550.h: 3389: } LATEbits_t;
[; ;pic18f4550.h: 3390: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4550.h: 3425: extern volatile unsigned char TRISA @ 0xF92;
"3427
[; ;pic18f4550.h: 3427: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4550.h: 3430: extern volatile unsigned char DDRA @ 0xF92;
"3432
[; ;pic18f4550.h: 3432: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4550.h: 3435: typedef union {
[; ;pic18f4550.h: 3436: struct {
[; ;pic18f4550.h: 3437: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3438: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3439: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3440: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3441: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3442: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3443: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3444: };
[; ;pic18f4550.h: 3445: struct {
[; ;pic18f4550.h: 3446: unsigned RA0 :1;
[; ;pic18f4550.h: 3447: unsigned RA1 :1;
[; ;pic18f4550.h: 3448: unsigned RA2 :1;
[; ;pic18f4550.h: 3449: unsigned RA3 :1;
[; ;pic18f4550.h: 3450: unsigned RA4 :1;
[; ;pic18f4550.h: 3451: unsigned RA5 :1;
[; ;pic18f4550.h: 3452: unsigned RA6 :1;
[; ;pic18f4550.h: 3453: };
[; ;pic18f4550.h: 3454: } TRISAbits_t;
[; ;pic18f4550.h: 3455: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4550.h: 3528: typedef union {
[; ;pic18f4550.h: 3529: struct {
[; ;pic18f4550.h: 3530: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3531: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3532: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3533: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3534: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3535: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3536: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3537: };
[; ;pic18f4550.h: 3538: struct {
[; ;pic18f4550.h: 3539: unsigned RA0 :1;
[; ;pic18f4550.h: 3540: unsigned RA1 :1;
[; ;pic18f4550.h: 3541: unsigned RA2 :1;
[; ;pic18f4550.h: 3542: unsigned RA3 :1;
[; ;pic18f4550.h: 3543: unsigned RA4 :1;
[; ;pic18f4550.h: 3544: unsigned RA5 :1;
[; ;pic18f4550.h: 3545: unsigned RA6 :1;
[; ;pic18f4550.h: 3546: };
[; ;pic18f4550.h: 3547: } DDRAbits_t;
[; ;pic18f4550.h: 3548: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4550.h: 3623: extern volatile unsigned char TRISB @ 0xF93;
"3625
[; ;pic18f4550.h: 3625: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4550.h: 3628: extern volatile unsigned char DDRB @ 0xF93;
"3630
[; ;pic18f4550.h: 3630: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4550.h: 3633: typedef union {
[; ;pic18f4550.h: 3634: struct {
[; ;pic18f4550.h: 3635: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3636: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3637: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3638: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3639: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3640: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3641: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3642: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3643: };
[; ;pic18f4550.h: 3644: struct {
[; ;pic18f4550.h: 3645: unsigned RB0 :1;
[; ;pic18f4550.h: 3646: unsigned RB1 :1;
[; ;pic18f4550.h: 3647: unsigned RB2 :1;
[; ;pic18f4550.h: 3648: unsigned RB3 :1;
[; ;pic18f4550.h: 3649: unsigned RB4 :1;
[; ;pic18f4550.h: 3650: unsigned RB5 :1;
[; ;pic18f4550.h: 3651: unsigned RB6 :1;
[; ;pic18f4550.h: 3652: unsigned RB7 :1;
[; ;pic18f4550.h: 3653: };
[; ;pic18f4550.h: 3654: } TRISBbits_t;
[; ;pic18f4550.h: 3655: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4550.h: 3738: typedef union {
[; ;pic18f4550.h: 3739: struct {
[; ;pic18f4550.h: 3740: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3741: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3742: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3743: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3744: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3745: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3746: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3747: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3748: };
[; ;pic18f4550.h: 3749: struct {
[; ;pic18f4550.h: 3750: unsigned RB0 :1;
[; ;pic18f4550.h: 3751: unsigned RB1 :1;
[; ;pic18f4550.h: 3752: unsigned RB2 :1;
[; ;pic18f4550.h: 3753: unsigned RB3 :1;
[; ;pic18f4550.h: 3754: unsigned RB4 :1;
[; ;pic18f4550.h: 3755: unsigned RB5 :1;
[; ;pic18f4550.h: 3756: unsigned RB6 :1;
[; ;pic18f4550.h: 3757: unsigned RB7 :1;
[; ;pic18f4550.h: 3758: };
[; ;pic18f4550.h: 3759: } DDRBbits_t;
[; ;pic18f4550.h: 3760: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4550.h: 3845: extern volatile unsigned char TRISC @ 0xF94;
"3847
[; ;pic18f4550.h: 3847: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4550.h: 3850: extern volatile unsigned char DDRC @ 0xF94;
"3852
[; ;pic18f4550.h: 3852: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4550.h: 3855: typedef union {
[; ;pic18f4550.h: 3856: struct {
[; ;pic18f4550.h: 3857: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3858: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3859: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3860: unsigned :3;
[; ;pic18f4550.h: 3861: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3862: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3863: };
[; ;pic18f4550.h: 3864: struct {
[; ;pic18f4550.h: 3865: unsigned RC0 :1;
[; ;pic18f4550.h: 3866: unsigned RC1 :1;
[; ;pic18f4550.h: 3867: unsigned RC2 :1;
[; ;pic18f4550.h: 3868: unsigned :3;
[; ;pic18f4550.h: 3869: unsigned RC6 :1;
[; ;pic18f4550.h: 3870: unsigned RC7 :1;
[; ;pic18f4550.h: 3871: };
[; ;pic18f4550.h: 3872: } TRISCbits_t;
[; ;pic18f4550.h: 3873: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4550.h: 3926: typedef union {
[; ;pic18f4550.h: 3927: struct {
[; ;pic18f4550.h: 3928: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3929: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3930: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3931: unsigned :3;
[; ;pic18f4550.h: 3932: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3933: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3934: };
[; ;pic18f4550.h: 3935: struct {
[; ;pic18f4550.h: 3936: unsigned RC0 :1;
[; ;pic18f4550.h: 3937: unsigned RC1 :1;
[; ;pic18f4550.h: 3938: unsigned RC2 :1;
[; ;pic18f4550.h: 3939: unsigned :3;
[; ;pic18f4550.h: 3940: unsigned RC6 :1;
[; ;pic18f4550.h: 3941: unsigned RC7 :1;
[; ;pic18f4550.h: 3942: };
[; ;pic18f4550.h: 3943: } DDRCbits_t;
[; ;pic18f4550.h: 3944: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4550.h: 3999: extern volatile unsigned char TRISD @ 0xF95;
"4001
[; ;pic18f4550.h: 4001: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4550.h: 4004: extern volatile unsigned char DDRD @ 0xF95;
"4006
[; ;pic18f4550.h: 4006: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4550.h: 4009: typedef union {
[; ;pic18f4550.h: 4010: struct {
[; ;pic18f4550.h: 4011: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4012: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4013: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4014: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4015: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4016: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4017: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4018: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4019: };
[; ;pic18f4550.h: 4020: struct {
[; ;pic18f4550.h: 4021: unsigned RD0 :1;
[; ;pic18f4550.h: 4022: unsigned RD1 :1;
[; ;pic18f4550.h: 4023: unsigned RD2 :1;
[; ;pic18f4550.h: 4024: unsigned RD3 :1;
[; ;pic18f4550.h: 4025: unsigned RD4 :1;
[; ;pic18f4550.h: 4026: unsigned RD5 :1;
[; ;pic18f4550.h: 4027: unsigned RD6 :1;
[; ;pic18f4550.h: 4028: unsigned RD7 :1;
[; ;pic18f4550.h: 4029: };
[; ;pic18f4550.h: 4030: } TRISDbits_t;
[; ;pic18f4550.h: 4031: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4550.h: 4114: typedef union {
[; ;pic18f4550.h: 4115: struct {
[; ;pic18f4550.h: 4116: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4117: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4118: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4119: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4120: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4121: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4122: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4123: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4124: };
[; ;pic18f4550.h: 4125: struct {
[; ;pic18f4550.h: 4126: unsigned RD0 :1;
[; ;pic18f4550.h: 4127: unsigned RD1 :1;
[; ;pic18f4550.h: 4128: unsigned RD2 :1;
[; ;pic18f4550.h: 4129: unsigned RD3 :1;
[; ;pic18f4550.h: 4130: unsigned RD4 :1;
[; ;pic18f4550.h: 4131: unsigned RD5 :1;
[; ;pic18f4550.h: 4132: unsigned RD6 :1;
[; ;pic18f4550.h: 4133: unsigned RD7 :1;
[; ;pic18f4550.h: 4134: };
[; ;pic18f4550.h: 4135: } DDRDbits_t;
[; ;pic18f4550.h: 4136: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4550.h: 4221: extern volatile unsigned char TRISE @ 0xF96;
"4223
[; ;pic18f4550.h: 4223: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4550.h: 4226: extern volatile unsigned char DDRE @ 0xF96;
"4228
[; ;pic18f4550.h: 4228: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4550.h: 4231: typedef union {
[; ;pic18f4550.h: 4232: struct {
[; ;pic18f4550.h: 4233: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4234: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4235: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4236: };
[; ;pic18f4550.h: 4237: struct {
[; ;pic18f4550.h: 4238: unsigned RE0 :1;
[; ;pic18f4550.h: 4239: unsigned RE1 :1;
[; ;pic18f4550.h: 4240: unsigned RE2 :1;
[; ;pic18f4550.h: 4241: };
[; ;pic18f4550.h: 4242: } TRISEbits_t;
[; ;pic18f4550.h: 4243: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4550.h: 4276: typedef union {
[; ;pic18f4550.h: 4277: struct {
[; ;pic18f4550.h: 4278: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4279: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4280: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4281: };
[; ;pic18f4550.h: 4282: struct {
[; ;pic18f4550.h: 4283: unsigned RE0 :1;
[; ;pic18f4550.h: 4284: unsigned RE1 :1;
[; ;pic18f4550.h: 4285: unsigned RE2 :1;
[; ;pic18f4550.h: 4286: };
[; ;pic18f4550.h: 4287: } DDREbits_t;
[; ;pic18f4550.h: 4288: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4550.h: 4323: extern volatile unsigned char OSCTUNE @ 0xF9B;
"4325
[; ;pic18f4550.h: 4325: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4550.h: 4328: typedef union {
[; ;pic18f4550.h: 4329: struct {
[; ;pic18f4550.h: 4330: unsigned TUN :5;
[; ;pic18f4550.h: 4331: unsigned :2;
[; ;pic18f4550.h: 4332: unsigned INTSRC :1;
[; ;pic18f4550.h: 4333: };
[; ;pic18f4550.h: 4334: struct {
[; ;pic18f4550.h: 4335: unsigned TUN0 :1;
[; ;pic18f4550.h: 4336: unsigned TUN1 :1;
[; ;pic18f4550.h: 4337: unsigned TUN2 :1;
[; ;pic18f4550.h: 4338: unsigned TUN3 :1;
[; ;pic18f4550.h: 4339: unsigned TUN4 :1;
[; ;pic18f4550.h: 4340: };
[; ;pic18f4550.h: 4341: } OSCTUNEbits_t;
[; ;pic18f4550.h: 4342: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4550.h: 4382: extern volatile unsigned char PIE1 @ 0xF9D;
"4384
[; ;pic18f4550.h: 4384: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4550.h: 4387: typedef union {
[; ;pic18f4550.h: 4388: struct {
[; ;pic18f4550.h: 4389: unsigned TMR1IE :1;
[; ;pic18f4550.h: 4390: unsigned TMR2IE :1;
[; ;pic18f4550.h: 4391: unsigned CCP1IE :1;
[; ;pic18f4550.h: 4392: unsigned SSPIE :1;
[; ;pic18f4550.h: 4393: unsigned TXIE :1;
[; ;pic18f4550.h: 4394: unsigned RCIE :1;
[; ;pic18f4550.h: 4395: unsigned ADIE :1;
[; ;pic18f4550.h: 4396: unsigned SPPIE :1;
[; ;pic18f4550.h: 4397: };
[; ;pic18f4550.h: 4398: struct {
[; ;pic18f4550.h: 4399: unsigned :4;
[; ;pic18f4550.h: 4400: unsigned TX1IE :1;
[; ;pic18f4550.h: 4401: unsigned RC1IE :1;
[; ;pic18f4550.h: 4402: unsigned :1;
[; ;pic18f4550.h: 4403: unsigned PSPIE :1;
[; ;pic18f4550.h: 4404: };
[; ;pic18f4550.h: 4405: } PIE1bits_t;
[; ;pic18f4550.h: 4406: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4550.h: 4466: extern volatile unsigned char PIR1 @ 0xF9E;
"4468
[; ;pic18f4550.h: 4468: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4550.h: 4471: typedef union {
[; ;pic18f4550.h: 4472: struct {
[; ;pic18f4550.h: 4473: unsigned TMR1IF :1;
[; ;pic18f4550.h: 4474: unsigned TMR2IF :1;
[; ;pic18f4550.h: 4475: unsigned CCP1IF :1;
[; ;pic18f4550.h: 4476: unsigned SSPIF :1;
[; ;pic18f4550.h: 4477: unsigned TXIF :1;
[; ;pic18f4550.h: 4478: unsigned RCIF :1;
[; ;pic18f4550.h: 4479: unsigned ADIF :1;
[; ;pic18f4550.h: 4480: unsigned SPPIF :1;
[; ;pic18f4550.h: 4481: };
[; ;pic18f4550.h: 4482: struct {
[; ;pic18f4550.h: 4483: unsigned :4;
[; ;pic18f4550.h: 4484: unsigned TX1IF :1;
[; ;pic18f4550.h: 4485: unsigned RC1IF :1;
[; ;pic18f4550.h: 4486: unsigned :1;
[; ;pic18f4550.h: 4487: unsigned PSPIF :1;
[; ;pic18f4550.h: 4488: };
[; ;pic18f4550.h: 4489: } PIR1bits_t;
[; ;pic18f4550.h: 4490: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4550.h: 4550: extern volatile unsigned char IPR1 @ 0xF9F;
"4552
[; ;pic18f4550.h: 4552: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4550.h: 4555: typedef union {
[; ;pic18f4550.h: 4556: struct {
[; ;pic18f4550.h: 4557: unsigned TMR1IP :1;
[; ;pic18f4550.h: 4558: unsigned TMR2IP :1;
[; ;pic18f4550.h: 4559: unsigned CCP1IP :1;
[; ;pic18f4550.h: 4560: unsigned SSPIP :1;
[; ;pic18f4550.h: 4561: unsigned TXIP :1;
[; ;pic18f4550.h: 4562: unsigned RCIP :1;
[; ;pic18f4550.h: 4563: unsigned ADIP :1;
[; ;pic18f4550.h: 4564: unsigned SPPIP :1;
[; ;pic18f4550.h: 4565: };
[; ;pic18f4550.h: 4566: struct {
[; ;pic18f4550.h: 4567: unsigned :4;
[; ;pic18f4550.h: 4568: unsigned TX1IP :1;
[; ;pic18f4550.h: 4569: unsigned RC1IP :1;
[; ;pic18f4550.h: 4570: unsigned :1;
[; ;pic18f4550.h: 4571: unsigned PSPIP :1;
[; ;pic18f4550.h: 4572: };
[; ;pic18f4550.h: 4573: } IPR1bits_t;
[; ;pic18f4550.h: 4574: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4550.h: 4634: extern volatile unsigned char PIE2 @ 0xFA0;
"4636
[; ;pic18f4550.h: 4636: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4550.h: 4639: typedef union {
[; ;pic18f4550.h: 4640: struct {
[; ;pic18f4550.h: 4641: unsigned CCP2IE :1;
[; ;pic18f4550.h: 4642: unsigned TMR3IE :1;
[; ;pic18f4550.h: 4643: unsigned HLVDIE :1;
[; ;pic18f4550.h: 4644: unsigned BCLIE :1;
[; ;pic18f4550.h: 4645: unsigned EEIE :1;
[; ;pic18f4550.h: 4646: unsigned USBIE :1;
[; ;pic18f4550.h: 4647: unsigned CMIE :1;
[; ;pic18f4550.h: 4648: unsigned OSCFIE :1;
[; ;pic18f4550.h: 4649: };
[; ;pic18f4550.h: 4650: struct {
[; ;pic18f4550.h: 4651: unsigned :2;
[; ;pic18f4550.h: 4652: unsigned LVDIE :1;
[; ;pic18f4550.h: 4653: };
[; ;pic18f4550.h: 4654: } PIE2bits_t;
[; ;pic18f4550.h: 4655: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4550.h: 4705: extern volatile unsigned char PIR2 @ 0xFA1;
"4707
[; ;pic18f4550.h: 4707: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4550.h: 4710: typedef union {
[; ;pic18f4550.h: 4711: struct {
[; ;pic18f4550.h: 4712: unsigned CCP2IF :1;
[; ;pic18f4550.h: 4713: unsigned TMR3IF :1;
[; ;pic18f4550.h: 4714: unsigned HLVDIF :1;
[; ;pic18f4550.h: 4715: unsigned BCLIF :1;
[; ;pic18f4550.h: 4716: unsigned EEIF :1;
[; ;pic18f4550.h: 4717: unsigned USBIF :1;
[; ;pic18f4550.h: 4718: unsigned CMIF :1;
[; ;pic18f4550.h: 4719: unsigned OSCFIF :1;
[; ;pic18f4550.h: 4720: };
[; ;pic18f4550.h: 4721: struct {
[; ;pic18f4550.h: 4722: unsigned :2;
[; ;pic18f4550.h: 4723: unsigned LVDIF :1;
[; ;pic18f4550.h: 4724: };
[; ;pic18f4550.h: 4725: } PIR2bits_t;
[; ;pic18f4550.h: 4726: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4550.h: 4776: extern volatile unsigned char IPR2 @ 0xFA2;
"4778
[; ;pic18f4550.h: 4778: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4550.h: 4781: typedef union {
[; ;pic18f4550.h: 4782: struct {
[; ;pic18f4550.h: 4783: unsigned CCP2IP :1;
[; ;pic18f4550.h: 4784: unsigned TMR3IP :1;
[; ;pic18f4550.h: 4785: unsigned HLVDIP :1;
[; ;pic18f4550.h: 4786: unsigned BCLIP :1;
[; ;pic18f4550.h: 4787: unsigned EEIP :1;
[; ;pic18f4550.h: 4788: unsigned USBIP :1;
[; ;pic18f4550.h: 4789: unsigned CMIP :1;
[; ;pic18f4550.h: 4790: unsigned OSCFIP :1;
[; ;pic18f4550.h: 4791: };
[; ;pic18f4550.h: 4792: struct {
[; ;pic18f4550.h: 4793: unsigned :2;
[; ;pic18f4550.h: 4794: unsigned LVDIP :1;
[; ;pic18f4550.h: 4795: };
[; ;pic18f4550.h: 4796: } IPR2bits_t;
[; ;pic18f4550.h: 4797: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4550.h: 4847: extern volatile unsigned char EECON1 @ 0xFA6;
"4849
[; ;pic18f4550.h: 4849: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4550.h: 4852: typedef union {
[; ;pic18f4550.h: 4853: struct {
[; ;pic18f4550.h: 4854: unsigned RD :1;
[; ;pic18f4550.h: 4855: unsigned WR :1;
[; ;pic18f4550.h: 4856: unsigned WREN :1;
[; ;pic18f4550.h: 4857: unsigned WRERR :1;
[; ;pic18f4550.h: 4858: unsigned FREE :1;
[; ;pic18f4550.h: 4859: unsigned :1;
[; ;pic18f4550.h: 4860: unsigned CFGS :1;
[; ;pic18f4550.h: 4861: unsigned EEPGD :1;
[; ;pic18f4550.h: 4862: };
[; ;pic18f4550.h: 4863: struct {
[; ;pic18f4550.h: 4864: unsigned :6;
[; ;pic18f4550.h: 4865: unsigned EEFS :1;
[; ;pic18f4550.h: 4866: };
[; ;pic18f4550.h: 4867: } EECON1bits_t;
[; ;pic18f4550.h: 4868: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4550.h: 4913: extern volatile unsigned char EECON2 @ 0xFA7;
"4915
[; ;pic18f4550.h: 4915: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4550.h: 4920: extern volatile unsigned char EEDATA @ 0xFA8;
"4922
[; ;pic18f4550.h: 4922: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4550.h: 4927: extern volatile unsigned char EEADR @ 0xFA9;
"4929
[; ;pic18f4550.h: 4929: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4550.h: 4934: extern volatile unsigned char RCSTA @ 0xFAB;
"4936
[; ;pic18f4550.h: 4936: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4550.h: 4939: extern volatile unsigned char RCSTA1 @ 0xFAB;
"4941
[; ;pic18f4550.h: 4941: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4550.h: 4944: typedef union {
[; ;pic18f4550.h: 4945: struct {
[; ;pic18f4550.h: 4946: unsigned RX9D :1;
[; ;pic18f4550.h: 4947: unsigned OERR :1;
[; ;pic18f4550.h: 4948: unsigned FERR :1;
[; ;pic18f4550.h: 4949: unsigned ADDEN :1;
[; ;pic18f4550.h: 4950: unsigned CREN :1;
[; ;pic18f4550.h: 4951: unsigned SREN :1;
[; ;pic18f4550.h: 4952: unsigned RX9 :1;
[; ;pic18f4550.h: 4953: unsigned SPEN :1;
[; ;pic18f4550.h: 4954: };
[; ;pic18f4550.h: 4955: struct {
[; ;pic18f4550.h: 4956: unsigned :3;
[; ;pic18f4550.h: 4957: unsigned ADEN :1;
[; ;pic18f4550.h: 4958: };
[; ;pic18f4550.h: 4959: struct {
[; ;pic18f4550.h: 4960: unsigned :5;
[; ;pic18f4550.h: 4961: unsigned SRENA :1;
[; ;pic18f4550.h: 4962: };
[; ;pic18f4550.h: 4963: struct {
[; ;pic18f4550.h: 4964: unsigned :6;
[; ;pic18f4550.h: 4965: unsigned RC8_9 :1;
[; ;pic18f4550.h: 4966: };
[; ;pic18f4550.h: 4967: struct {
[; ;pic18f4550.h: 4968: unsigned :6;
[; ;pic18f4550.h: 4969: unsigned RC9 :1;
[; ;pic18f4550.h: 4970: };
[; ;pic18f4550.h: 4971: struct {
[; ;pic18f4550.h: 4972: unsigned RCD8 :1;
[; ;pic18f4550.h: 4973: };
[; ;pic18f4550.h: 4974: } RCSTAbits_t;
[; ;pic18f4550.h: 4975: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4550.h: 5043: typedef union {
[; ;pic18f4550.h: 5044: struct {
[; ;pic18f4550.h: 5045: unsigned RX9D :1;
[; ;pic18f4550.h: 5046: unsigned OERR :1;
[; ;pic18f4550.h: 5047: unsigned FERR :1;
[; ;pic18f4550.h: 5048: unsigned ADDEN :1;
[; ;pic18f4550.h: 5049: unsigned CREN :1;
[; ;pic18f4550.h: 5050: unsigned SREN :1;
[; ;pic18f4550.h: 5051: unsigned RX9 :1;
[; ;pic18f4550.h: 5052: unsigned SPEN :1;
[; ;pic18f4550.h: 5053: };
[; ;pic18f4550.h: 5054: struct {
[; ;pic18f4550.h: 5055: unsigned :3;
[; ;pic18f4550.h: 5056: unsigned ADEN :1;
[; ;pic18f4550.h: 5057: };
[; ;pic18f4550.h: 5058: struct {
[; ;pic18f4550.h: 5059: unsigned :5;
[; ;pic18f4550.h: 5060: unsigned SRENA :1;
[; ;pic18f4550.h: 5061: };
[; ;pic18f4550.h: 5062: struct {
[; ;pic18f4550.h: 5063: unsigned :6;
[; ;pic18f4550.h: 5064: unsigned RC8_9 :1;
[; ;pic18f4550.h: 5065: };
[; ;pic18f4550.h: 5066: struct {
[; ;pic18f4550.h: 5067: unsigned :6;
[; ;pic18f4550.h: 5068: unsigned RC9 :1;
[; ;pic18f4550.h: 5069: };
[; ;pic18f4550.h: 5070: struct {
[; ;pic18f4550.h: 5071: unsigned RCD8 :1;
[; ;pic18f4550.h: 5072: };
[; ;pic18f4550.h: 5073: } RCSTA1bits_t;
[; ;pic18f4550.h: 5074: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4550.h: 5144: extern volatile unsigned char TXSTA @ 0xFAC;
"5146
[; ;pic18f4550.h: 5146: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4550.h: 5149: extern volatile unsigned char TXSTA1 @ 0xFAC;
"5151
[; ;pic18f4550.h: 5151: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4550.h: 5154: typedef union {
[; ;pic18f4550.h: 5155: struct {
[; ;pic18f4550.h: 5156: unsigned TX9D :1;
[; ;pic18f4550.h: 5157: unsigned TRMT :1;
[; ;pic18f4550.h: 5158: unsigned BRGH :1;
[; ;pic18f4550.h: 5159: unsigned SENDB :1;
[; ;pic18f4550.h: 5160: unsigned SYNC :1;
[; ;pic18f4550.h: 5161: unsigned TXEN :1;
[; ;pic18f4550.h: 5162: unsigned TX9 :1;
[; ;pic18f4550.h: 5163: unsigned CSRC :1;
[; ;pic18f4550.h: 5164: };
[; ;pic18f4550.h: 5165: struct {
[; ;pic18f4550.h: 5166: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5167: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5168: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5169: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5170: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5171: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5172: unsigned TX91 :1;
[; ;pic18f4550.h: 5173: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5174: };
[; ;pic18f4550.h: 5175: struct {
[; ;pic18f4550.h: 5176: unsigned :6;
[; ;pic18f4550.h: 5177: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5178: };
[; ;pic18f4550.h: 5179: struct {
[; ;pic18f4550.h: 5180: unsigned TXD8 :1;
[; ;pic18f4550.h: 5181: };
[; ;pic18f4550.h: 5182: } TXSTAbits_t;
[; ;pic18f4550.h: 5183: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4550.h: 5276: typedef union {
[; ;pic18f4550.h: 5277: struct {
[; ;pic18f4550.h: 5278: unsigned TX9D :1;
[; ;pic18f4550.h: 5279: unsigned TRMT :1;
[; ;pic18f4550.h: 5280: unsigned BRGH :1;
[; ;pic18f4550.h: 5281: unsigned SENDB :1;
[; ;pic18f4550.h: 5282: unsigned SYNC :1;
[; ;pic18f4550.h: 5283: unsigned TXEN :1;
[; ;pic18f4550.h: 5284: unsigned TX9 :1;
[; ;pic18f4550.h: 5285: unsigned CSRC :1;
[; ;pic18f4550.h: 5286: };
[; ;pic18f4550.h: 5287: struct {
[; ;pic18f4550.h: 5288: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5289: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5290: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5291: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5292: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5293: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5294: unsigned TX91 :1;
[; ;pic18f4550.h: 5295: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5296: };
[; ;pic18f4550.h: 5297: struct {
[; ;pic18f4550.h: 5298: unsigned :6;
[; ;pic18f4550.h: 5299: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5300: };
[; ;pic18f4550.h: 5301: struct {
[; ;pic18f4550.h: 5302: unsigned TXD8 :1;
[; ;pic18f4550.h: 5303: };
[; ;pic18f4550.h: 5304: } TXSTA1bits_t;
[; ;pic18f4550.h: 5305: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4550.h: 5400: extern volatile unsigned char TXREG @ 0xFAD;
"5402
[; ;pic18f4550.h: 5402: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4550.h: 5405: extern volatile unsigned char TXREG1 @ 0xFAD;
"5407
[; ;pic18f4550.h: 5407: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4550.h: 5412: extern volatile unsigned char RCREG @ 0xFAE;
"5414
[; ;pic18f4550.h: 5414: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4550.h: 5417: extern volatile unsigned char RCREG1 @ 0xFAE;
"5419
[; ;pic18f4550.h: 5419: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4550.h: 5424: extern volatile unsigned char SPBRG @ 0xFAF;
"5426
[; ;pic18f4550.h: 5426: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4550.h: 5429: extern volatile unsigned char SPBRG1 @ 0xFAF;
"5431
[; ;pic18f4550.h: 5431: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4550.h: 5436: extern volatile unsigned char SPBRGH @ 0xFB0;
"5438
[; ;pic18f4550.h: 5438: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4550.h: 5443: extern volatile unsigned char T3CON @ 0xFB1;
"5445
[; ;pic18f4550.h: 5445: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4550.h: 5448: typedef union {
[; ;pic18f4550.h: 5449: struct {
[; ;pic18f4550.h: 5450: unsigned :2;
[; ;pic18f4550.h: 5451: unsigned NOT_T3SYNC :1;
[; ;pic18f4550.h: 5452: };
[; ;pic18f4550.h: 5453: struct {
[; ;pic18f4550.h: 5454: unsigned TMR3ON :1;
[; ;pic18f4550.h: 5455: unsigned TMR3CS :1;
[; ;pic18f4550.h: 5456: unsigned nT3SYNC :1;
[; ;pic18f4550.h: 5457: unsigned T3CCP1 :1;
[; ;pic18f4550.h: 5458: unsigned T3CKPS :2;
[; ;pic18f4550.h: 5459: unsigned T3CCP2 :1;
[; ;pic18f4550.h: 5460: unsigned RD16 :1;
[; ;pic18f4550.h: 5461: };
[; ;pic18f4550.h: 5462: struct {
[; ;pic18f4550.h: 5463: unsigned :2;
[; ;pic18f4550.h: 5464: unsigned T3SYNC :1;
[; ;pic18f4550.h: 5465: unsigned :1;
[; ;pic18f4550.h: 5466: unsigned T3CKPS0 :1;
[; ;pic18f4550.h: 5467: unsigned T3CKPS1 :1;
[; ;pic18f4550.h: 5468: };
[; ;pic18f4550.h: 5469: struct {
[; ;pic18f4550.h: 5470: unsigned :2;
[; ;pic18f4550.h: 5471: unsigned T3NSYNC :1;
[; ;pic18f4550.h: 5472: };
[; ;pic18f4550.h: 5473: struct {
[; ;pic18f4550.h: 5474: unsigned :3;
[; ;pic18f4550.h: 5475: unsigned SOSCEN3 :1;
[; ;pic18f4550.h: 5476: unsigned :3;
[; ;pic18f4550.h: 5477: unsigned RD163 :1;
[; ;pic18f4550.h: 5478: };
[; ;pic18f4550.h: 5479: struct {
[; ;pic18f4550.h: 5480: unsigned :7;
[; ;pic18f4550.h: 5481: unsigned T3RD16 :1;
[; ;pic18f4550.h: 5482: };
[; ;pic18f4550.h: 5483: } T3CONbits_t;
[; ;pic18f4550.h: 5484: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4550.h: 5564: extern volatile unsigned short TMR3 @ 0xFB2;
"5566
[; ;pic18f4550.h: 5566: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4550.h: 5571: extern volatile unsigned char TMR3L @ 0xFB2;
"5573
[; ;pic18f4550.h: 5573: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4550.h: 5578: extern volatile unsigned char TMR3H @ 0xFB3;
"5580
[; ;pic18f4550.h: 5580: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4550.h: 5585: extern volatile unsigned char CMCON @ 0xFB4;
"5587
[; ;pic18f4550.h: 5587: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4550.h: 5590: typedef union {
[; ;pic18f4550.h: 5591: struct {
[; ;pic18f4550.h: 5592: unsigned CM :3;
[; ;pic18f4550.h: 5593: unsigned CIS :1;
[; ;pic18f4550.h: 5594: unsigned C1INV :1;
[; ;pic18f4550.h: 5595: unsigned C2INV :1;
[; ;pic18f4550.h: 5596: unsigned C1OUT :1;
[; ;pic18f4550.h: 5597: unsigned C2OUT :1;
[; ;pic18f4550.h: 5598: };
[; ;pic18f4550.h: 5599: struct {
[; ;pic18f4550.h: 5600: unsigned CM0 :1;
[; ;pic18f4550.h: 5601: unsigned CM1 :1;
[; ;pic18f4550.h: 5602: unsigned CM2 :1;
[; ;pic18f4550.h: 5603: };
[; ;pic18f4550.h: 5604: struct {
[; ;pic18f4550.h: 5605: unsigned CMEN0 :1;
[; ;pic18f4550.h: 5606: unsigned CMEN1 :1;
[; ;pic18f4550.h: 5607: unsigned CMEN2 :1;
[; ;pic18f4550.h: 5608: };
[; ;pic18f4550.h: 5609: } CMCONbits_t;
[; ;pic18f4550.h: 5610: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4550.h: 5675: extern volatile unsigned char CVRCON @ 0xFB5;
"5677
[; ;pic18f4550.h: 5677: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4550.h: 5680: typedef union {
[; ;pic18f4550.h: 5681: struct {
[; ;pic18f4550.h: 5682: unsigned CVR :4;
[; ;pic18f4550.h: 5683: unsigned CVRSS :1;
[; ;pic18f4550.h: 5684: unsigned CVRR :1;
[; ;pic18f4550.h: 5685: unsigned CVROE :1;
[; ;pic18f4550.h: 5686: unsigned CVREN :1;
[; ;pic18f4550.h: 5687: };
[; ;pic18f4550.h: 5688: struct {
[; ;pic18f4550.h: 5689: unsigned CVR0 :1;
[; ;pic18f4550.h: 5690: unsigned CVR1 :1;
[; ;pic18f4550.h: 5691: unsigned CVR2 :1;
[; ;pic18f4550.h: 5692: unsigned CVR3 :1;
[; ;pic18f4550.h: 5693: unsigned CVREF :1;
[; ;pic18f4550.h: 5694: };
[; ;pic18f4550.h: 5695: struct {
[; ;pic18f4550.h: 5696: unsigned :6;
[; ;pic18f4550.h: 5697: unsigned CVROEN :1;
[; ;pic18f4550.h: 5698: };
[; ;pic18f4550.h: 5699: } CVRCONbits_t;
[; ;pic18f4550.h: 5700: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4550.h: 5760: extern volatile unsigned char ECCP1AS @ 0xFB6;
"5762
[; ;pic18f4550.h: 5762: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 5765: extern volatile unsigned char CCP1AS @ 0xFB6;
"5767
[; ;pic18f4550.h: 5767: asm("CCP1AS equ 0FB6h");
[; <" CCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 5770: typedef union {
[; ;pic18f4550.h: 5771: struct {
[; ;pic18f4550.h: 5772: unsigned PSSBD :2;
[; ;pic18f4550.h: 5773: unsigned PSSAC :2;
[; ;pic18f4550.h: 5774: unsigned ECCPAS :3;
[; ;pic18f4550.h: 5775: unsigned ECCPASE :1;
[; ;pic18f4550.h: 5776: };
[; ;pic18f4550.h: 5777: struct {
[; ;pic18f4550.h: 5778: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 5779: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 5780: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 5781: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 5782: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 5783: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 5784: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 5785: };
[; ;pic18f4550.h: 5786: } ECCP1ASbits_t;
[; ;pic18f4550.h: 5787: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 5845: typedef union {
[; ;pic18f4550.h: 5846: struct {
[; ;pic18f4550.h: 5847: unsigned PSSBD :2;
[; ;pic18f4550.h: 5848: unsigned PSSAC :2;
[; ;pic18f4550.h: 5849: unsigned ECCPAS :3;
[; ;pic18f4550.h: 5850: unsigned ECCPASE :1;
[; ;pic18f4550.h: 5851: };
[; ;pic18f4550.h: 5852: struct {
[; ;pic18f4550.h: 5853: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 5854: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 5855: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 5856: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 5857: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 5858: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 5859: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 5860: };
[; ;pic18f4550.h: 5861: } CCP1ASbits_t;
[; ;pic18f4550.h: 5862: extern volatile CCP1ASbits_t CCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 5922: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"5924
[; ;pic18f4550.h: 5924: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 5927: extern volatile unsigned char CCP1DEL @ 0xFB7;
"5929
[; ;pic18f4550.h: 5929: asm("CCP1DEL equ 0FB7h");
[; <" CCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 5932: typedef union {
[; ;pic18f4550.h: 5933: struct {
[; ;pic18f4550.h: 5934: unsigned PDC :7;
[; ;pic18f4550.h: 5935: unsigned PRSEN :1;
[; ;pic18f4550.h: 5936: };
[; ;pic18f4550.h: 5937: struct {
[; ;pic18f4550.h: 5938: unsigned PDC0 :1;
[; ;pic18f4550.h: 5939: unsigned PDC1 :1;
[; ;pic18f4550.h: 5940: unsigned PDC2 :1;
[; ;pic18f4550.h: 5941: unsigned PDC3 :1;
[; ;pic18f4550.h: 5942: unsigned PDC4 :1;
[; ;pic18f4550.h: 5943: unsigned PDC5 :1;
[; ;pic18f4550.h: 5944: unsigned PDC6 :1;
[; ;pic18f4550.h: 5945: };
[; ;pic18f4550.h: 5946: } ECCP1DELbits_t;
[; ;pic18f4550.h: 5947: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 5995: typedef union {
[; ;pic18f4550.h: 5996: struct {
[; ;pic18f4550.h: 5997: unsigned PDC :7;
[; ;pic18f4550.h: 5998: unsigned PRSEN :1;
[; ;pic18f4550.h: 5999: };
[; ;pic18f4550.h: 6000: struct {
[; ;pic18f4550.h: 6001: unsigned PDC0 :1;
[; ;pic18f4550.h: 6002: unsigned PDC1 :1;
[; ;pic18f4550.h: 6003: unsigned PDC2 :1;
[; ;pic18f4550.h: 6004: unsigned PDC3 :1;
[; ;pic18f4550.h: 6005: unsigned PDC4 :1;
[; ;pic18f4550.h: 6006: unsigned PDC5 :1;
[; ;pic18f4550.h: 6007: unsigned PDC6 :1;
[; ;pic18f4550.h: 6008: };
[; ;pic18f4550.h: 6009: } CCP1DELbits_t;
[; ;pic18f4550.h: 6010: extern volatile CCP1DELbits_t CCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 6060: extern volatile unsigned char BAUDCON @ 0xFB8;
"6062
[; ;pic18f4550.h: 6062: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4550.h: 6065: extern volatile unsigned char BAUDCTL @ 0xFB8;
"6067
[; ;pic18f4550.h: 6067: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4550.h: 6070: typedef union {
[; ;pic18f4550.h: 6071: struct {
[; ;pic18f4550.h: 6072: unsigned ABDEN :1;
[; ;pic18f4550.h: 6073: unsigned WUE :1;
[; ;pic18f4550.h: 6074: unsigned :1;
[; ;pic18f4550.h: 6075: unsigned BRG16 :1;
[; ;pic18f4550.h: 6076: unsigned TXCKP :1;
[; ;pic18f4550.h: 6077: unsigned RXDTP :1;
[; ;pic18f4550.h: 6078: unsigned RCIDL :1;
[; ;pic18f4550.h: 6079: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6080: };
[; ;pic18f4550.h: 6081: struct {
[; ;pic18f4550.h: 6082: unsigned :4;
[; ;pic18f4550.h: 6083: unsigned SCKP :1;
[; ;pic18f4550.h: 6084: unsigned :1;
[; ;pic18f4550.h: 6085: unsigned RCMT :1;
[; ;pic18f4550.h: 6086: };
[; ;pic18f4550.h: 6087: struct {
[; ;pic18f4550.h: 6088: unsigned :5;
[; ;pic18f4550.h: 6089: unsigned RXCKP :1;
[; ;pic18f4550.h: 6090: };
[; ;pic18f4550.h: 6091: struct {
[; ;pic18f4550.h: 6092: unsigned :1;
[; ;pic18f4550.h: 6093: unsigned W4E :1;
[; ;pic18f4550.h: 6094: };
[; ;pic18f4550.h: 6095: } BAUDCONbits_t;
[; ;pic18f4550.h: 6096: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4550.h: 6154: typedef union {
[; ;pic18f4550.h: 6155: struct {
[; ;pic18f4550.h: 6156: unsigned ABDEN :1;
[; ;pic18f4550.h: 6157: unsigned WUE :1;
[; ;pic18f4550.h: 6158: unsigned :1;
[; ;pic18f4550.h: 6159: unsigned BRG16 :1;
[; ;pic18f4550.h: 6160: unsigned TXCKP :1;
[; ;pic18f4550.h: 6161: unsigned RXDTP :1;
[; ;pic18f4550.h: 6162: unsigned RCIDL :1;
[; ;pic18f4550.h: 6163: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6164: };
[; ;pic18f4550.h: 6165: struct {
[; ;pic18f4550.h: 6166: unsigned :4;
[; ;pic18f4550.h: 6167: unsigned SCKP :1;
[; ;pic18f4550.h: 6168: unsigned :1;
[; ;pic18f4550.h: 6169: unsigned RCMT :1;
[; ;pic18f4550.h: 6170: };
[; ;pic18f4550.h: 6171: struct {
[; ;pic18f4550.h: 6172: unsigned :5;
[; ;pic18f4550.h: 6173: unsigned RXCKP :1;
[; ;pic18f4550.h: 6174: };
[; ;pic18f4550.h: 6175: struct {
[; ;pic18f4550.h: 6176: unsigned :1;
[; ;pic18f4550.h: 6177: unsigned W4E :1;
[; ;pic18f4550.h: 6178: };
[; ;pic18f4550.h: 6179: } BAUDCTLbits_t;
[; ;pic18f4550.h: 6180: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4550.h: 6240: extern volatile unsigned char CCP2CON @ 0xFBA;
"6242
[; ;pic18f4550.h: 6242: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4550.h: 6245: typedef union {
[; ;pic18f4550.h: 6246: struct {
[; ;pic18f4550.h: 6247: unsigned CCP2M :4;
[; ;pic18f4550.h: 6248: unsigned DC2B :2;
[; ;pic18f4550.h: 6249: };
[; ;pic18f4550.h: 6250: struct {
[; ;pic18f4550.h: 6251: unsigned CCP2M0 :1;
[; ;pic18f4550.h: 6252: unsigned CCP2M1 :1;
[; ;pic18f4550.h: 6253: unsigned CCP2M2 :1;
[; ;pic18f4550.h: 6254: unsigned CCP2M3 :1;
[; ;pic18f4550.h: 6255: unsigned DC2B0 :1;
[; ;pic18f4550.h: 6256: unsigned DC2B1 :1;
[; ;pic18f4550.h: 6257: };
[; ;pic18f4550.h: 6258: } CCP2CONbits_t;
[; ;pic18f4550.h: 6259: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4550.h: 6304: extern volatile unsigned short CCPR2 @ 0xFBB;
"6306
[; ;pic18f4550.h: 6306: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4550.h: 6311: extern volatile unsigned char CCPR2L @ 0xFBB;
"6313
[; ;pic18f4550.h: 6313: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4550.h: 6318: extern volatile unsigned char CCPR2H @ 0xFBC;
"6320
[; ;pic18f4550.h: 6320: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4550.h: 6325: extern volatile unsigned char CCP1CON @ 0xFBD;
"6327
[; ;pic18f4550.h: 6327: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6330: extern volatile unsigned char ECCP1CON @ 0xFBD;
"6332
[; ;pic18f4550.h: 6332: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6335: typedef union {
[; ;pic18f4550.h: 6336: struct {
[; ;pic18f4550.h: 6337: unsigned CCP1M :4;
[; ;pic18f4550.h: 6338: unsigned DC1B :2;
[; ;pic18f4550.h: 6339: unsigned P1M :2;
[; ;pic18f4550.h: 6340: };
[; ;pic18f4550.h: 6341: struct {
[; ;pic18f4550.h: 6342: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6343: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6344: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6345: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6346: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6347: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6348: unsigned P1M0 :1;
[; ;pic18f4550.h: 6349: unsigned P1M1 :1;
[; ;pic18f4550.h: 6350: };
[; ;pic18f4550.h: 6351: } CCP1CONbits_t;
[; ;pic18f4550.h: 6352: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6410: typedef union {
[; ;pic18f4550.h: 6411: struct {
[; ;pic18f4550.h: 6412: unsigned CCP1M :4;
[; ;pic18f4550.h: 6413: unsigned DC1B :2;
[; ;pic18f4550.h: 6414: unsigned P1M :2;
[; ;pic18f4550.h: 6415: };
[; ;pic18f4550.h: 6416: struct {
[; ;pic18f4550.h: 6417: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6418: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6419: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6420: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6421: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6422: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6423: unsigned P1M0 :1;
[; ;pic18f4550.h: 6424: unsigned P1M1 :1;
[; ;pic18f4550.h: 6425: };
[; ;pic18f4550.h: 6426: } ECCP1CONbits_t;
[; ;pic18f4550.h: 6427: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6487: extern volatile unsigned short CCPR1 @ 0xFBE;
"6489
[; ;pic18f4550.h: 6489: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4550.h: 6494: extern volatile unsigned char CCPR1L @ 0xFBE;
"6496
[; ;pic18f4550.h: 6496: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4550.h: 6501: extern volatile unsigned char CCPR1H @ 0xFBF;
"6503
[; ;pic18f4550.h: 6503: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4550.h: 6508: extern volatile unsigned char ADCON2 @ 0xFC0;
"6510
[; ;pic18f4550.h: 6510: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4550.h: 6513: typedef union {
[; ;pic18f4550.h: 6514: struct {
[; ;pic18f4550.h: 6515: unsigned ADCS :3;
[; ;pic18f4550.h: 6516: unsigned ACQT :3;
[; ;pic18f4550.h: 6517: unsigned :1;
[; ;pic18f4550.h: 6518: unsigned ADFM :1;
[; ;pic18f4550.h: 6519: };
[; ;pic18f4550.h: 6520: struct {
[; ;pic18f4550.h: 6521: unsigned ADCS0 :1;
[; ;pic18f4550.h: 6522: unsigned ADCS1 :1;
[; ;pic18f4550.h: 6523: unsigned ADCS2 :1;
[; ;pic18f4550.h: 6524: unsigned ACQT0 :1;
[; ;pic18f4550.h: 6525: unsigned ACQT1 :1;
[; ;pic18f4550.h: 6526: unsigned ACQT2 :1;
[; ;pic18f4550.h: 6527: };
[; ;pic18f4550.h: 6528: } ADCON2bits_t;
[; ;pic18f4550.h: 6529: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4550.h: 6579: extern volatile unsigned char ADCON1 @ 0xFC1;
"6581
[; ;pic18f4550.h: 6581: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4550.h: 6584: typedef union {
[; ;pic18f4550.h: 6585: struct {
[; ;pic18f4550.h: 6586: unsigned PCFG :4;
[; ;pic18f4550.h: 6587: unsigned VCFG :2;
[; ;pic18f4550.h: 6588: };
[; ;pic18f4550.h: 6589: struct {
[; ;pic18f4550.h: 6590: unsigned PCFG0 :1;
[; ;pic18f4550.h: 6591: unsigned PCFG1 :1;
[; ;pic18f4550.h: 6592: unsigned PCFG2 :1;
[; ;pic18f4550.h: 6593: unsigned PCFG3 :1;
[; ;pic18f4550.h: 6594: unsigned VCFG0 :1;
[; ;pic18f4550.h: 6595: unsigned VCFG1 :1;
[; ;pic18f4550.h: 6596: };
[; ;pic18f4550.h: 6597: struct {
[; ;pic18f4550.h: 6598: unsigned :3;
[; ;pic18f4550.h: 6599: unsigned CHSN3 :1;
[; ;pic18f4550.h: 6600: unsigned VCFG01 :1;
[; ;pic18f4550.h: 6601: unsigned VCFG11 :1;
[; ;pic18f4550.h: 6602: };
[; ;pic18f4550.h: 6603: } ADCON1bits_t;
[; ;pic18f4550.h: 6604: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4550.h: 6664: extern volatile unsigned char ADCON0 @ 0xFC2;
"6666
[; ;pic18f4550.h: 6666: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4550.h: 6669: typedef union {
[; ;pic18f4550.h: 6670: struct {
[; ;pic18f4550.h: 6671: unsigned :1;
[; ;pic18f4550.h: 6672: unsigned GO_NOT_DONE :1;
[; ;pic18f4550.h: 6673: };
[; ;pic18f4550.h: 6674: struct {
[; ;pic18f4550.h: 6675: unsigned ADON :1;
[; ;pic18f4550.h: 6676: unsigned GO_nDONE :1;
[; ;pic18f4550.h: 6677: unsigned CHS :4;
[; ;pic18f4550.h: 6678: };
[; ;pic18f4550.h: 6679: struct {
[; ;pic18f4550.h: 6680: unsigned :1;
[; ;pic18f4550.h: 6681: unsigned GO_DONE :1;
[; ;pic18f4550.h: 6682: unsigned CHS0 :1;
[; ;pic18f4550.h: 6683: unsigned CHS1 :1;
[; ;pic18f4550.h: 6684: unsigned CHS2 :1;
[; ;pic18f4550.h: 6685: unsigned CHS3 :1;
[; ;pic18f4550.h: 6686: };
[; ;pic18f4550.h: 6687: struct {
[; ;pic18f4550.h: 6688: unsigned :1;
[; ;pic18f4550.h: 6689: unsigned DONE :1;
[; ;pic18f4550.h: 6690: };
[; ;pic18f4550.h: 6691: struct {
[; ;pic18f4550.h: 6692: unsigned :1;
[; ;pic18f4550.h: 6693: unsigned GO :1;
[; ;pic18f4550.h: 6694: };
[; ;pic18f4550.h: 6695: struct {
[; ;pic18f4550.h: 6696: unsigned :1;
[; ;pic18f4550.h: 6697: unsigned NOT_DONE :1;
[; ;pic18f4550.h: 6698: };
[; ;pic18f4550.h: 6699: struct {
[; ;pic18f4550.h: 6700: unsigned :1;
[; ;pic18f4550.h: 6701: unsigned nDONE :1;
[; ;pic18f4550.h: 6702: };
[; ;pic18f4550.h: 6703: struct {
[; ;pic18f4550.h: 6704: unsigned :1;
[; ;pic18f4550.h: 6705: unsigned GODONE :1;
[; ;pic18f4550.h: 6706: };
[; ;pic18f4550.h: 6707: } ADCON0bits_t;
[; ;pic18f4550.h: 6708: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4550.h: 6783: extern volatile unsigned short ADRES @ 0xFC3;
"6785
[; ;pic18f4550.h: 6785: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4550.h: 6790: extern volatile unsigned char ADRESL @ 0xFC3;
"6792
[; ;pic18f4550.h: 6792: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4550.h: 6797: extern volatile unsigned char ADRESH @ 0xFC4;
"6799
[; ;pic18f4550.h: 6799: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4550.h: 6804: extern volatile unsigned char SSPCON2 @ 0xFC5;
"6806
[; ;pic18f4550.h: 6806: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4550.h: 6809: typedef union {
[; ;pic18f4550.h: 6810: struct {
[; ;pic18f4550.h: 6811: unsigned SEN :1;
[; ;pic18f4550.h: 6812: unsigned RSEN :1;
[; ;pic18f4550.h: 6813: unsigned PEN :1;
[; ;pic18f4550.h: 6814: unsigned RCEN :1;
[; ;pic18f4550.h: 6815: unsigned ACKEN :1;
[; ;pic18f4550.h: 6816: unsigned ACKDT :1;
[; ;pic18f4550.h: 6817: unsigned ACKSTAT :1;
[; ;pic18f4550.h: 6818: unsigned GCEN :1;
[; ;pic18f4550.h: 6819: };
[; ;pic18f4550.h: 6820: } SSPCON2bits_t;
[; ;pic18f4550.h: 6821: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4550.h: 6866: extern volatile unsigned char SSPCON1 @ 0xFC6;
"6868
[; ;pic18f4550.h: 6868: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4550.h: 6871: typedef union {
[; ;pic18f4550.h: 6872: struct {
[; ;pic18f4550.h: 6873: unsigned SSPM :4;
[; ;pic18f4550.h: 6874: unsigned CKP :1;
[; ;pic18f4550.h: 6875: unsigned SSPEN :1;
[; ;pic18f4550.h: 6876: unsigned SSPOV :1;
[; ;pic18f4550.h: 6877: unsigned WCOL :1;
[; ;pic18f4550.h: 6878: };
[; ;pic18f4550.h: 6879: struct {
[; ;pic18f4550.h: 6880: unsigned SSPM0 :1;
[; ;pic18f4550.h: 6881: unsigned SSPM1 :1;
[; ;pic18f4550.h: 6882: unsigned SSPM2 :1;
[; ;pic18f4550.h: 6883: unsigned SSPM3 :1;
[; ;pic18f4550.h: 6884: };
[; ;pic18f4550.h: 6885: } SSPCON1bits_t;
[; ;pic18f4550.h: 6886: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4550.h: 6936: extern volatile unsigned char SSPSTAT @ 0xFC7;
"6938
[; ;pic18f4550.h: 6938: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4550.h: 6941: typedef union {
[; ;pic18f4550.h: 6942: struct {
[; ;pic18f4550.h: 6943: unsigned :2;
[; ;pic18f4550.h: 6944: unsigned R_NOT_W :1;
[; ;pic18f4550.h: 6945: };
[; ;pic18f4550.h: 6946: struct {
[; ;pic18f4550.h: 6947: unsigned :5;
[; ;pic18f4550.h: 6948: unsigned D_NOT_A :1;
[; ;pic18f4550.h: 6949: };
[; ;pic18f4550.h: 6950: struct {
[; ;pic18f4550.h: 6951: unsigned BF :1;
[; ;pic18f4550.h: 6952: unsigned UA :1;
[; ;pic18f4550.h: 6953: unsigned R_nW :1;
[; ;pic18f4550.h: 6954: unsigned S :1;
[; ;pic18f4550.h: 6955: unsigned P :1;
[; ;pic18f4550.h: 6956: unsigned D_nA :1;
[; ;pic18f4550.h: 6957: unsigned CKE :1;
[; ;pic18f4550.h: 6958: unsigned SMP :1;
[; ;pic18f4550.h: 6959: };
[; ;pic18f4550.h: 6960: struct {
[; ;pic18f4550.h: 6961: unsigned :2;
[; ;pic18f4550.h: 6962: unsigned R_W :1;
[; ;pic18f4550.h: 6963: unsigned :2;
[; ;pic18f4550.h: 6964: unsigned D_A :1;
[; ;pic18f4550.h: 6965: };
[; ;pic18f4550.h: 6966: struct {
[; ;pic18f4550.h: 6967: unsigned :2;
[; ;pic18f4550.h: 6968: unsigned I2C_READ :1;
[; ;pic18f4550.h: 6969: unsigned I2C_START :1;
[; ;pic18f4550.h: 6970: unsigned I2C_STOP :1;
[; ;pic18f4550.h: 6971: unsigned I2C_DAT :1;
[; ;pic18f4550.h: 6972: };
[; ;pic18f4550.h: 6973: struct {
[; ;pic18f4550.h: 6974: unsigned :2;
[; ;pic18f4550.h: 6975: unsigned nW :1;
[; ;pic18f4550.h: 6976: unsigned :2;
[; ;pic18f4550.h: 6977: unsigned nA :1;
[; ;pic18f4550.h: 6978: };
[; ;pic18f4550.h: 6979: struct {
[; ;pic18f4550.h: 6980: unsigned :2;
[; ;pic18f4550.h: 6981: unsigned NOT_WRITE :1;
[; ;pic18f4550.h: 6982: };
[; ;pic18f4550.h: 6983: struct {
[; ;pic18f4550.h: 6984: unsigned :5;
[; ;pic18f4550.h: 6985: unsigned NOT_ADDRESS :1;
[; ;pic18f4550.h: 6986: };
[; ;pic18f4550.h: 6987: struct {
[; ;pic18f4550.h: 6988: unsigned :2;
[; ;pic18f4550.h: 6989: unsigned nWRITE :1;
[; ;pic18f4550.h: 6990: unsigned :2;
[; ;pic18f4550.h: 6991: unsigned nADDRESS :1;
[; ;pic18f4550.h: 6992: };
[; ;pic18f4550.h: 6993: struct {
[; ;pic18f4550.h: 6994: unsigned :2;
[; ;pic18f4550.h: 6995: unsigned READ_WRITE :1;
[; ;pic18f4550.h: 6996: unsigned :2;
[; ;pic18f4550.h: 6997: unsigned DATA_ADDRESS :1;
[; ;pic18f4550.h: 6998: };
[; ;pic18f4550.h: 6999: struct {
[; ;pic18f4550.h: 7000: unsigned :2;
[; ;pic18f4550.h: 7001: unsigned R :1;
[; ;pic18f4550.h: 7002: unsigned :2;
[; ;pic18f4550.h: 7003: unsigned D :1;
[; ;pic18f4550.h: 7004: };
[; ;pic18f4550.h: 7005: struct {
[; ;pic18f4550.h: 7006: unsigned :2;
[; ;pic18f4550.h: 7007: unsigned RW :1;
[; ;pic18f4550.h: 7008: unsigned START :1;
[; ;pic18f4550.h: 7009: unsigned STOP :1;
[; ;pic18f4550.h: 7010: unsigned DA :1;
[; ;pic18f4550.h: 7011: };
[; ;pic18f4550.h: 7012: struct {
[; ;pic18f4550.h: 7013: unsigned :2;
[; ;pic18f4550.h: 7014: unsigned NOT_W :1;
[; ;pic18f4550.h: 7015: unsigned :2;
[; ;pic18f4550.h: 7016: unsigned NOT_A :1;
[; ;pic18f4550.h: 7017: };
[; ;pic18f4550.h: 7018: } SSPSTATbits_t;
[; ;pic18f4550.h: 7019: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4550.h: 7184: extern volatile unsigned char SSPADD @ 0xFC8;
"7186
[; ;pic18f4550.h: 7186: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4550.h: 7191: extern volatile unsigned char SSPBUF @ 0xFC9;
"7193
[; ;pic18f4550.h: 7193: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4550.h: 7198: extern volatile unsigned char T2CON @ 0xFCA;
"7200
[; ;pic18f4550.h: 7200: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4550.h: 7203: typedef union {
[; ;pic18f4550.h: 7204: struct {
[; ;pic18f4550.h: 7205: unsigned T2CKPS :2;
[; ;pic18f4550.h: 7206: unsigned TMR2ON :1;
[; ;pic18f4550.h: 7207: unsigned TOUTPS :4;
[; ;pic18f4550.h: 7208: };
[; ;pic18f4550.h: 7209: struct {
[; ;pic18f4550.h: 7210: unsigned T2CKPS0 :1;
[; ;pic18f4550.h: 7211: unsigned T2CKPS1 :1;
[; ;pic18f4550.h: 7212: unsigned :1;
[; ;pic18f4550.h: 7213: unsigned T2OUTPS0 :1;
[; ;pic18f4550.h: 7214: unsigned T2OUTPS1 :1;
[; ;pic18f4550.h: 7215: unsigned T2OUTPS2 :1;
[; ;pic18f4550.h: 7216: unsigned T2OUTPS3 :1;
[; ;pic18f4550.h: 7217: };
[; ;pic18f4550.h: 7218: struct {
[; ;pic18f4550.h: 7219: unsigned :3;
[; ;pic18f4550.h: 7220: unsigned TOUTPS0 :1;
[; ;pic18f4550.h: 7221: unsigned TOUTPS1 :1;
[; ;pic18f4550.h: 7222: unsigned TOUTPS2 :1;
[; ;pic18f4550.h: 7223: unsigned TOUTPS3 :1;
[; ;pic18f4550.h: 7224: };
[; ;pic18f4550.h: 7225: } T2CONbits_t;
[; ;pic18f4550.h: 7226: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4550.h: 7296: extern volatile unsigned char PR2 @ 0xFCB;
"7298
[; ;pic18f4550.h: 7298: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4550.h: 7301: extern volatile unsigned char MEMCON @ 0xFCB;
"7303
[; ;pic18f4550.h: 7303: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4550.h: 7306: typedef union {
[; ;pic18f4550.h: 7307: struct {
[; ;pic18f4550.h: 7308: unsigned :7;
[; ;pic18f4550.h: 7309: unsigned EBDIS :1;
[; ;pic18f4550.h: 7310: };
[; ;pic18f4550.h: 7311: struct {
[; ;pic18f4550.h: 7312: unsigned :4;
[; ;pic18f4550.h: 7313: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7314: };
[; ;pic18f4550.h: 7315: struct {
[; ;pic18f4550.h: 7316: unsigned :5;
[; ;pic18f4550.h: 7317: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7318: };
[; ;pic18f4550.h: 7319: struct {
[; ;pic18f4550.h: 7320: unsigned WM0 :1;
[; ;pic18f4550.h: 7321: };
[; ;pic18f4550.h: 7322: struct {
[; ;pic18f4550.h: 7323: unsigned :1;
[; ;pic18f4550.h: 7324: unsigned WM1 :1;
[; ;pic18f4550.h: 7325: };
[; ;pic18f4550.h: 7326: } PR2bits_t;
[; ;pic18f4550.h: 7327: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4550.h: 7355: typedef union {
[; ;pic18f4550.h: 7356: struct {
[; ;pic18f4550.h: 7357: unsigned :7;
[; ;pic18f4550.h: 7358: unsigned EBDIS :1;
[; ;pic18f4550.h: 7359: };
[; ;pic18f4550.h: 7360: struct {
[; ;pic18f4550.h: 7361: unsigned :4;
[; ;pic18f4550.h: 7362: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7363: };
[; ;pic18f4550.h: 7364: struct {
[; ;pic18f4550.h: 7365: unsigned :5;
[; ;pic18f4550.h: 7366: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7367: };
[; ;pic18f4550.h: 7368: struct {
[; ;pic18f4550.h: 7369: unsigned WM0 :1;
[; ;pic18f4550.h: 7370: };
[; ;pic18f4550.h: 7371: struct {
[; ;pic18f4550.h: 7372: unsigned :1;
[; ;pic18f4550.h: 7373: unsigned WM1 :1;
[; ;pic18f4550.h: 7374: };
[; ;pic18f4550.h: 7375: } MEMCONbits_t;
[; ;pic18f4550.h: 7376: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4550.h: 7406: extern volatile unsigned char TMR2 @ 0xFCC;
"7408
[; ;pic18f4550.h: 7408: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4550.h: 7413: extern volatile unsigned char T1CON @ 0xFCD;
"7415
[; ;pic18f4550.h: 7415: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4550.h: 7418: typedef union {
[; ;pic18f4550.h: 7419: struct {
[; ;pic18f4550.h: 7420: unsigned :2;
[; ;pic18f4550.h: 7421: unsigned NOT_T1SYNC :1;
[; ;pic18f4550.h: 7422: };
[; ;pic18f4550.h: 7423: struct {
[; ;pic18f4550.h: 7424: unsigned TMR1ON :1;
[; ;pic18f4550.h: 7425: unsigned TMR1CS :1;
[; ;pic18f4550.h: 7426: unsigned nT1SYNC :1;
[; ;pic18f4550.h: 7427: unsigned T1OSCEN :1;
[; ;pic18f4550.h: 7428: unsigned T1CKPS :2;
[; ;pic18f4550.h: 7429: unsigned T1RUN :1;
[; ;pic18f4550.h: 7430: unsigned RD16 :1;
[; ;pic18f4550.h: 7431: };
[; ;pic18f4550.h: 7432: struct {
[; ;pic18f4550.h: 7433: unsigned :2;
[; ;pic18f4550.h: 7434: unsigned T1SYNC :1;
[; ;pic18f4550.h: 7435: unsigned :1;
[; ;pic18f4550.h: 7436: unsigned T1CKPS0 :1;
[; ;pic18f4550.h: 7437: unsigned T1CKPS1 :1;
[; ;pic18f4550.h: 7438: };
[; ;pic18f4550.h: 7439: struct {
[; ;pic18f4550.h: 7440: unsigned :3;
[; ;pic18f4550.h: 7441: unsigned SOSCEN :1;
[; ;pic18f4550.h: 7442: unsigned :3;
[; ;pic18f4550.h: 7443: unsigned T1RD16 :1;
[; ;pic18f4550.h: 7444: };
[; ;pic18f4550.h: 7445: } T1CONbits_t;
[; ;pic18f4550.h: 7446: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4550.h: 7516: extern volatile unsigned short TMR1 @ 0xFCE;
"7518
[; ;pic18f4550.h: 7518: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4550.h: 7523: extern volatile unsigned char TMR1L @ 0xFCE;
"7525
[; ;pic18f4550.h: 7525: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4550.h: 7530: extern volatile unsigned char TMR1H @ 0xFCF;
"7532
[; ;pic18f4550.h: 7532: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4550.h: 7537: extern volatile unsigned char RCON @ 0xFD0;
"7539
[; ;pic18f4550.h: 7539: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4550.h: 7542: typedef union {
[; ;pic18f4550.h: 7543: struct {
[; ;pic18f4550.h: 7544: unsigned NOT_BOR :1;
[; ;pic18f4550.h: 7545: };
[; ;pic18f4550.h: 7546: struct {
[; ;pic18f4550.h: 7547: unsigned :1;
[; ;pic18f4550.h: 7548: unsigned NOT_POR :1;
[; ;pic18f4550.h: 7549: };
[; ;pic18f4550.h: 7550: struct {
[; ;pic18f4550.h: 7551: unsigned :2;
[; ;pic18f4550.h: 7552: unsigned NOT_PD :1;
[; ;pic18f4550.h: 7553: };
[; ;pic18f4550.h: 7554: struct {
[; ;pic18f4550.h: 7555: unsigned :3;
[; ;pic18f4550.h: 7556: unsigned NOT_TO :1;
[; ;pic18f4550.h: 7557: };
[; ;pic18f4550.h: 7558: struct {
[; ;pic18f4550.h: 7559: unsigned :4;
[; ;pic18f4550.h: 7560: unsigned NOT_RI :1;
[; ;pic18f4550.h: 7561: };
[; ;pic18f4550.h: 7562: struct {
[; ;pic18f4550.h: 7563: unsigned nBOR :1;
[; ;pic18f4550.h: 7564: unsigned nPOR :1;
[; ;pic18f4550.h: 7565: unsigned nPD :1;
[; ;pic18f4550.h: 7566: unsigned nTO :1;
[; ;pic18f4550.h: 7567: unsigned nRI :1;
[; ;pic18f4550.h: 7568: unsigned :1;
[; ;pic18f4550.h: 7569: unsigned SBOREN :1;
[; ;pic18f4550.h: 7570: unsigned IPEN :1;
[; ;pic18f4550.h: 7571: };
[; ;pic18f4550.h: 7572: struct {
[; ;pic18f4550.h: 7573: unsigned :7;
[; ;pic18f4550.h: 7574: unsigned NOT_IPEN :1;
[; ;pic18f4550.h: 7575: };
[; ;pic18f4550.h: 7576: struct {
[; ;pic18f4550.h: 7577: unsigned BOR :1;
[; ;pic18f4550.h: 7578: unsigned POR :1;
[; ;pic18f4550.h: 7579: unsigned PD :1;
[; ;pic18f4550.h: 7580: unsigned TO :1;
[; ;pic18f4550.h: 7581: unsigned RI :1;
[; ;pic18f4550.h: 7582: unsigned :2;
[; ;pic18f4550.h: 7583: unsigned nIPEN :1;
[; ;pic18f4550.h: 7584: };
[; ;pic18f4550.h: 7585: } RCONbits_t;
[; ;pic18f4550.h: 7586: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4550.h: 7686: extern volatile unsigned char WDTCON @ 0xFD1;
"7688
[; ;pic18f4550.h: 7688: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4550.h: 7691: typedef union {
[; ;pic18f4550.h: 7692: struct {
[; ;pic18f4550.h: 7693: unsigned SWDTEN :1;
[; ;pic18f4550.h: 7694: };
[; ;pic18f4550.h: 7695: struct {
[; ;pic18f4550.h: 7696: unsigned SWDTE :1;
[; ;pic18f4550.h: 7697: };
[; ;pic18f4550.h: 7698: } WDTCONbits_t;
[; ;pic18f4550.h: 7699: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4550.h: 7714: extern volatile unsigned char HLVDCON @ 0xFD2;
"7716
[; ;pic18f4550.h: 7716: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 7719: extern volatile unsigned char LVDCON @ 0xFD2;
"7721
[; ;pic18f4550.h: 7721: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 7724: typedef union {
[; ;pic18f4550.h: 7725: struct {
[; ;pic18f4550.h: 7726: unsigned HLVDL :4;
[; ;pic18f4550.h: 7727: unsigned HLVDEN :1;
[; ;pic18f4550.h: 7728: unsigned IRVST :1;
[; ;pic18f4550.h: 7729: unsigned :1;
[; ;pic18f4550.h: 7730: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 7731: };
[; ;pic18f4550.h: 7732: struct {
[; ;pic18f4550.h: 7733: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 7734: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 7735: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 7736: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 7737: };
[; ;pic18f4550.h: 7738: struct {
[; ;pic18f4550.h: 7739: unsigned LVDL0 :1;
[; ;pic18f4550.h: 7740: unsigned LVDL1 :1;
[; ;pic18f4550.h: 7741: unsigned LVDL2 :1;
[; ;pic18f4550.h: 7742: unsigned LVDL3 :1;
[; ;pic18f4550.h: 7743: unsigned LVDEN :1;
[; ;pic18f4550.h: 7744: unsigned IVRST :1;
[; ;pic18f4550.h: 7745: };
[; ;pic18f4550.h: 7746: struct {
[; ;pic18f4550.h: 7747: unsigned LVV0 :1;
[; ;pic18f4550.h: 7748: unsigned LVV1 :1;
[; ;pic18f4550.h: 7749: unsigned LVV2 :1;
[; ;pic18f4550.h: 7750: unsigned LVV3 :1;
[; ;pic18f4550.h: 7751: unsigned :1;
[; ;pic18f4550.h: 7752: unsigned BGST :1;
[; ;pic18f4550.h: 7753: };
[; ;pic18f4550.h: 7754: } HLVDCONbits_t;
[; ;pic18f4550.h: 7755: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 7853: typedef union {
[; ;pic18f4550.h: 7854: struct {
[; ;pic18f4550.h: 7855: unsigned HLVDL :4;
[; ;pic18f4550.h: 7856: unsigned HLVDEN :1;
[; ;pic18f4550.h: 7857: unsigned IRVST :1;
[; ;pic18f4550.h: 7858: unsigned :1;
[; ;pic18f4550.h: 7859: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 7860: };
[; ;pic18f4550.h: 7861: struct {
[; ;pic18f4550.h: 7862: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 7863: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 7864: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 7865: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 7866: };
[; ;pic18f4550.h: 7867: struct {
[; ;pic18f4550.h: 7868: unsigned LVDL0 :1;
[; ;pic18f4550.h: 7869: unsigned LVDL1 :1;
[; ;pic18f4550.h: 7870: unsigned LVDL2 :1;
[; ;pic18f4550.h: 7871: unsigned LVDL3 :1;
[; ;pic18f4550.h: 7872: unsigned LVDEN :1;
[; ;pic18f4550.h: 7873: unsigned IVRST :1;
[; ;pic18f4550.h: 7874: };
[; ;pic18f4550.h: 7875: struct {
[; ;pic18f4550.h: 7876: unsigned LVV0 :1;
[; ;pic18f4550.h: 7877: unsigned LVV1 :1;
[; ;pic18f4550.h: 7878: unsigned LVV2 :1;
[; ;pic18f4550.h: 7879: unsigned LVV3 :1;
[; ;pic18f4550.h: 7880: unsigned :1;
[; ;pic18f4550.h: 7881: unsigned BGST :1;
[; ;pic18f4550.h: 7882: };
[; ;pic18f4550.h: 7883: } LVDCONbits_t;
[; ;pic18f4550.h: 7884: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 7984: extern volatile unsigned char OSCCON @ 0xFD3;
"7986
[; ;pic18f4550.h: 7986: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4550.h: 7989: typedef union {
[; ;pic18f4550.h: 7990: struct {
[; ;pic18f4550.h: 7991: unsigned SCS :2;
[; ;pic18f4550.h: 7992: unsigned IOFS :1;
[; ;pic18f4550.h: 7993: unsigned OSTS :1;
[; ;pic18f4550.h: 7994: unsigned IRCF :3;
[; ;pic18f4550.h: 7995: unsigned IDLEN :1;
[; ;pic18f4550.h: 7996: };
[; ;pic18f4550.h: 7997: struct {
[; ;pic18f4550.h: 7998: unsigned SCS0 :1;
[; ;pic18f4550.h: 7999: unsigned SCS1 :1;
[; ;pic18f4550.h: 8000: unsigned FLTS :1;
[; ;pic18f4550.h: 8001: unsigned :1;
[; ;pic18f4550.h: 8002: unsigned IRCF0 :1;
[; ;pic18f4550.h: 8003: unsigned IRCF1 :1;
[; ;pic18f4550.h: 8004: unsigned IRCF2 :1;
[; ;pic18f4550.h: 8005: };
[; ;pic18f4550.h: 8006: } OSCCONbits_t;
[; ;pic18f4550.h: 8007: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4550.h: 8067: extern volatile unsigned char T0CON @ 0xFD5;
"8069
[; ;pic18f4550.h: 8069: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4550.h: 8072: typedef union {
[; ;pic18f4550.h: 8073: struct {
[; ;pic18f4550.h: 8074: unsigned T0PS :3;
[; ;pic18f4550.h: 8075: unsigned PSA :1;
[; ;pic18f4550.h: 8076: unsigned T0SE :1;
[; ;pic18f4550.h: 8077: unsigned T0CS :1;
[; ;pic18f4550.h: 8078: unsigned T08BIT :1;
[; ;pic18f4550.h: 8079: unsigned TMR0ON :1;
[; ;pic18f4550.h: 8080: };
[; ;pic18f4550.h: 8081: struct {
[; ;pic18f4550.h: 8082: unsigned T0PS0 :1;
[; ;pic18f4550.h: 8083: unsigned T0PS1 :1;
[; ;pic18f4550.h: 8084: unsigned T0PS2 :1;
[; ;pic18f4550.h: 8085: };
[; ;pic18f4550.h: 8086: } T0CONbits_t;
[; ;pic18f4550.h: 8087: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4550.h: 8137: extern volatile unsigned short TMR0 @ 0xFD6;
"8139
[; ;pic18f4550.h: 8139: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4550.h: 8144: extern volatile unsigned char TMR0L @ 0xFD6;
"8146
[; ;pic18f4550.h: 8146: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4550.h: 8151: extern volatile unsigned char TMR0H @ 0xFD7;
"8153
[; ;pic18f4550.h: 8153: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4550.h: 8158: extern volatile unsigned char STATUS @ 0xFD8;
"8160
[; ;pic18f4550.h: 8160: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4550.h: 8163: typedef union {
[; ;pic18f4550.h: 8164: struct {
[; ;pic18f4550.h: 8165: unsigned C :1;
[; ;pic18f4550.h: 8166: unsigned DC :1;
[; ;pic18f4550.h: 8167: unsigned Z :1;
[; ;pic18f4550.h: 8168: unsigned OV :1;
[; ;pic18f4550.h: 8169: unsigned N :1;
[; ;pic18f4550.h: 8170: };
[; ;pic18f4550.h: 8171: struct {
[; ;pic18f4550.h: 8172: unsigned CARRY :1;
[; ;pic18f4550.h: 8173: unsigned :1;
[; ;pic18f4550.h: 8174: unsigned ZERO :1;
[; ;pic18f4550.h: 8175: unsigned OVERFLOW :1;
[; ;pic18f4550.h: 8176: unsigned NEGATIVE :1;
[; ;pic18f4550.h: 8177: };
[; ;pic18f4550.h: 8178: } STATUSbits_t;
[; ;pic18f4550.h: 8179: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4550.h: 8229: extern volatile unsigned short FSR2 @ 0xFD9;
"8231
[; ;pic18f4550.h: 8231: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4550.h: 8236: extern volatile unsigned char FSR2L @ 0xFD9;
"8238
[; ;pic18f4550.h: 8238: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4550.h: 8243: extern volatile unsigned char FSR2H @ 0xFDA;
"8245
[; ;pic18f4550.h: 8245: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4550.h: 8250: extern volatile unsigned char PLUSW2 @ 0xFDB;
"8252
[; ;pic18f4550.h: 8252: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4550.h: 8257: extern volatile unsigned char PREINC2 @ 0xFDC;
"8259
[; ;pic18f4550.h: 8259: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4550.h: 8264: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"8266
[; ;pic18f4550.h: 8266: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4550.h: 8271: extern volatile unsigned char POSTINC2 @ 0xFDE;
"8273
[; ;pic18f4550.h: 8273: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4550.h: 8278: extern volatile unsigned char INDF2 @ 0xFDF;
"8280
[; ;pic18f4550.h: 8280: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4550.h: 8285: extern volatile unsigned char BSR @ 0xFE0;
"8287
[; ;pic18f4550.h: 8287: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4550.h: 8292: extern volatile unsigned short FSR1 @ 0xFE1;
"8294
[; ;pic18f4550.h: 8294: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4550.h: 8299: extern volatile unsigned char FSR1L @ 0xFE1;
"8301
[; ;pic18f4550.h: 8301: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4550.h: 8306: extern volatile unsigned char FSR1H @ 0xFE2;
"8308
[; ;pic18f4550.h: 8308: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4550.h: 8313: extern volatile unsigned char PLUSW1 @ 0xFE3;
"8315
[; ;pic18f4550.h: 8315: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4550.h: 8320: extern volatile unsigned char PREINC1 @ 0xFE4;
"8322
[; ;pic18f4550.h: 8322: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4550.h: 8327: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"8329
[; ;pic18f4550.h: 8329: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4550.h: 8334: extern volatile unsigned char POSTINC1 @ 0xFE6;
"8336
[; ;pic18f4550.h: 8336: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4550.h: 8341: extern volatile unsigned char INDF1 @ 0xFE7;
"8343
[; ;pic18f4550.h: 8343: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4550.h: 8348: extern volatile unsigned char WREG @ 0xFE8;
"8350
[; ;pic18f4550.h: 8350: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4550.h: 8355: extern volatile unsigned short FSR0 @ 0xFE9;
"8357
[; ;pic18f4550.h: 8357: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4550.h: 8362: extern volatile unsigned char FSR0L @ 0xFE9;
"8364
[; ;pic18f4550.h: 8364: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4550.h: 8369: extern volatile unsigned char FSR0H @ 0xFEA;
"8371
[; ;pic18f4550.h: 8371: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4550.h: 8376: extern volatile unsigned char PLUSW0 @ 0xFEB;
"8378
[; ;pic18f4550.h: 8378: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4550.h: 8383: extern volatile unsigned char PREINC0 @ 0xFEC;
"8385
[; ;pic18f4550.h: 8385: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4550.h: 8390: extern volatile unsigned char POSTDEC0 @ 0xFED;
"8392
[; ;pic18f4550.h: 8392: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4550.h: 8397: extern volatile unsigned char POSTINC0 @ 0xFEE;
"8399
[; ;pic18f4550.h: 8399: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4550.h: 8404: extern volatile unsigned char INDF0 @ 0xFEF;
"8406
[; ;pic18f4550.h: 8406: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4550.h: 8411: extern volatile unsigned char INTCON3 @ 0xFF0;
"8413
[; ;pic18f4550.h: 8413: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4550.h: 8416: typedef union {
[; ;pic18f4550.h: 8417: struct {
[; ;pic18f4550.h: 8418: unsigned INT1IF :1;
[; ;pic18f4550.h: 8419: unsigned INT2IF :1;
[; ;pic18f4550.h: 8420: unsigned :1;
[; ;pic18f4550.h: 8421: unsigned INT1IE :1;
[; ;pic18f4550.h: 8422: unsigned INT2IE :1;
[; ;pic18f4550.h: 8423: unsigned :1;
[; ;pic18f4550.h: 8424: unsigned INT1IP :1;
[; ;pic18f4550.h: 8425: unsigned INT2IP :1;
[; ;pic18f4550.h: 8426: };
[; ;pic18f4550.h: 8427: struct {
[; ;pic18f4550.h: 8428: unsigned INT1F :1;
[; ;pic18f4550.h: 8429: unsigned INT2F :1;
[; ;pic18f4550.h: 8430: unsigned :1;
[; ;pic18f4550.h: 8431: unsigned INT1E :1;
[; ;pic18f4550.h: 8432: unsigned INT2E :1;
[; ;pic18f4550.h: 8433: unsigned :1;
[; ;pic18f4550.h: 8434: unsigned INT1P :1;
[; ;pic18f4550.h: 8435: unsigned INT2P :1;
[; ;pic18f4550.h: 8436: };
[; ;pic18f4550.h: 8437: } INTCON3bits_t;
[; ;pic18f4550.h: 8438: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4550.h: 8503: extern volatile unsigned char INTCON2 @ 0xFF1;
"8505
[; ;pic18f4550.h: 8505: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4550.h: 8508: typedef union {
[; ;pic18f4550.h: 8509: struct {
[; ;pic18f4550.h: 8510: unsigned :7;
[; ;pic18f4550.h: 8511: unsigned NOT_RBPU :1;
[; ;pic18f4550.h: 8512: };
[; ;pic18f4550.h: 8513: struct {
[; ;pic18f4550.h: 8514: unsigned RBIP :1;
[; ;pic18f4550.h: 8515: unsigned :1;
[; ;pic18f4550.h: 8516: unsigned TMR0IP :1;
[; ;pic18f4550.h: 8517: unsigned :1;
[; ;pic18f4550.h: 8518: unsigned INTEDG2 :1;
[; ;pic18f4550.h: 8519: unsigned INTEDG1 :1;
[; ;pic18f4550.h: 8520: unsigned INTEDG0 :1;
[; ;pic18f4550.h: 8521: unsigned nRBPU :1;
[; ;pic18f4550.h: 8522: };
[; ;pic18f4550.h: 8523: struct {
[; ;pic18f4550.h: 8524: unsigned :2;
[; ;pic18f4550.h: 8525: unsigned T0IP :1;
[; ;pic18f4550.h: 8526: unsigned :4;
[; ;pic18f4550.h: 8527: unsigned RBPU :1;
[; ;pic18f4550.h: 8528: };
[; ;pic18f4550.h: 8529: } INTCON2bits_t;
[; ;pic18f4550.h: 8530: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4550.h: 8580: extern volatile unsigned char INTCON @ 0xFF2;
"8582
[; ;pic18f4550.h: 8582: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4550.h: 8585: typedef union {
[; ;pic18f4550.h: 8586: struct {
[; ;pic18f4550.h: 8587: unsigned RBIF :1;
[; ;pic18f4550.h: 8588: unsigned INT0IF :1;
[; ;pic18f4550.h: 8589: unsigned TMR0IF :1;
[; ;pic18f4550.h: 8590: unsigned RBIE :1;
[; ;pic18f4550.h: 8591: unsigned INT0IE :1;
[; ;pic18f4550.h: 8592: unsigned TMR0IE :1;
[; ;pic18f4550.h: 8593: unsigned PEIE_GIEL :1;
[; ;pic18f4550.h: 8594: unsigned GIE_GIEH :1;
[; ;pic18f4550.h: 8595: };
[; ;pic18f4550.h: 8596: struct {
[; ;pic18f4550.h: 8597: unsigned :1;
[; ;pic18f4550.h: 8598: unsigned INT0F :1;
[; ;pic18f4550.h: 8599: unsigned T0IF :1;
[; ;pic18f4550.h: 8600: unsigned :1;
[; ;pic18f4550.h: 8601: unsigned INT0E :1;
[; ;pic18f4550.h: 8602: unsigned T0IE :1;
[; ;pic18f4550.h: 8603: unsigned PEIE :1;
[; ;pic18f4550.h: 8604: unsigned GIE :1;
[; ;pic18f4550.h: 8605: };
[; ;pic18f4550.h: 8606: struct {
[; ;pic18f4550.h: 8607: unsigned :6;
[; ;pic18f4550.h: 8608: unsigned GIEL :1;
[; ;pic18f4550.h: 8609: unsigned GIEH :1;
[; ;pic18f4550.h: 8610: };
[; ;pic18f4550.h: 8611: } INTCONbits_t;
[; ;pic18f4550.h: 8612: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4550.h: 8697: extern volatile unsigned short PROD @ 0xFF3;
"8699
[; ;pic18f4550.h: 8699: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4550.h: 8704: extern volatile unsigned char PRODL @ 0xFF3;
"8706
[; ;pic18f4550.h: 8706: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4550.h: 8711: extern volatile unsigned char PRODH @ 0xFF4;
"8713
[; ;pic18f4550.h: 8713: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4550.h: 8718: extern volatile unsigned char TABLAT @ 0xFF5;
"8720
[; ;pic18f4550.h: 8720: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4550.h: 8726: extern volatile unsigned short long TBLPTR @ 0xFF6;
"8729
[; ;pic18f4550.h: 8729: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4550.h: 8734: extern volatile unsigned char TBLPTRL @ 0xFF6;
"8736
[; ;pic18f4550.h: 8736: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4550.h: 8741: extern volatile unsigned char TBLPTRH @ 0xFF7;
"8743
[; ;pic18f4550.h: 8743: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4550.h: 8748: extern volatile unsigned char TBLPTRU @ 0xFF8;
"8750
[; ;pic18f4550.h: 8750: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4550.h: 8756: extern volatile unsigned short long PCLAT @ 0xFF9;
"8759
[; ;pic18f4550.h: 8759: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4550.h: 8763: extern volatile unsigned short long PC @ 0xFF9;
"8766
[; ;pic18f4550.h: 8766: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4550.h: 8771: extern volatile unsigned char PCL @ 0xFF9;
"8773
[; ;pic18f4550.h: 8773: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4550.h: 8778: extern volatile unsigned char PCLATH @ 0xFFA;
"8780
[; ;pic18f4550.h: 8780: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4550.h: 8785: extern volatile unsigned char PCLATU @ 0xFFB;
"8787
[; ;pic18f4550.h: 8787: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4550.h: 8792: extern volatile unsigned char STKPTR @ 0xFFC;
"8794
[; ;pic18f4550.h: 8794: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4550.h: 8797: typedef union {
[; ;pic18f4550.h: 8798: struct {
[; ;pic18f4550.h: 8799: unsigned STKPTR :5;
[; ;pic18f4550.h: 8800: unsigned :1;
[; ;pic18f4550.h: 8801: unsigned STKUNF :1;
[; ;pic18f4550.h: 8802: unsigned STKFUL :1;
[; ;pic18f4550.h: 8803: };
[; ;pic18f4550.h: 8804: struct {
[; ;pic18f4550.h: 8805: unsigned STKPTR0 :1;
[; ;pic18f4550.h: 8806: unsigned STKPTR1 :1;
[; ;pic18f4550.h: 8807: unsigned STKPTR2 :1;
[; ;pic18f4550.h: 8808: unsigned STKPTR3 :1;
[; ;pic18f4550.h: 8809: unsigned STKPTR4 :1;
[; ;pic18f4550.h: 8810: };
[; ;pic18f4550.h: 8811: struct {
[; ;pic18f4550.h: 8812: unsigned :7;
[; ;pic18f4550.h: 8813: unsigned STKOVF :1;
[; ;pic18f4550.h: 8814: };
[; ;pic18f4550.h: 8815: } STKPTRbits_t;
[; ;pic18f4550.h: 8816: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4550.h: 8867: extern volatile unsigned short long TOS @ 0xFFD;
"8870
[; ;pic18f4550.h: 8870: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4550.h: 8875: extern volatile unsigned char TOSL @ 0xFFD;
"8877
[; ;pic18f4550.h: 8877: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4550.h: 8882: extern volatile unsigned char TOSH @ 0xFFE;
"8884
[; ;pic18f4550.h: 8884: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4550.h: 8889: extern volatile unsigned char TOSU @ 0xFFF;
"8891
[; ;pic18f4550.h: 8891: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4550.h: 8901: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4550.h: 8903: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4550.h: 8905: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4550.h: 8907: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4550.h: 8909: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4550.h: 8911: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4550.h: 8913: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4550.h: 8915: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4550.h: 8917: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f4550.h: 8919: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f4550.h: 8921: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4550.h: 8923: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4550.h: 8925: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4550.h: 8927: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 8929: extern volatile __bit __attribute__((__deprecated__)) ADDR0 @ (((unsigned) &SPPEPS)*8) + 0;
[; ;pic18f4550.h: 8931: extern volatile __bit __attribute__((__deprecated__)) ADDR1 @ (((unsigned) &SPPEPS)*8) + 1;
[; ;pic18f4550.h: 8933: extern volatile __bit __attribute__((__deprecated__)) ADDR2 @ (((unsigned) &SPPEPS)*8) + 2;
[; ;pic18f4550.h: 8935: extern volatile __bit __attribute__((__deprecated__)) ADDR3 @ (((unsigned) &SPPEPS)*8) + 3;
[; ;pic18f4550.h: 8937: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f4550.h: 8939: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f4550.h: 8941: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f4550.h: 8943: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 8945: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4550.h: 8947: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4550.h: 8949: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4550.h: 8951: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4550.h: 8953: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4550.h: 8955: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 8957: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 8959: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 8961: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 8963: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 8965: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4550.h: 8967: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4550.h: 8969: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4550.h: 8971: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4550.h: 8973: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 8975: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 8977: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4550.h: 8979: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 8981: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 8983: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f4550.h: 8985: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f4550.h: 8987: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f4550.h: 8989: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f4550.h: 8991: extern volatile __bit BUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 8993: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4550.h: 8995: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4550.h: 8997: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4550.h: 8999: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4550.h: 9001: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4550.h: 9003: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9005: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9007: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4550.h: 9009: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4550.h: 9011: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4550.h: 9013: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4550.h: 9015: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4550.h: 9017: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4550.h: 9019: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4550.h: 9021: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9023: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9025: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4550.h: 9027: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4550.h: 9029: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4550.h: 9031: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4550.h: 9033: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4550.h: 9035: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4550.h: 9037: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4550.h: 9039: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 9041: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9043: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9045: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4550.h: 9047: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4550.h: 9049: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4550.h: 9051: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4550.h: 9053: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 9055: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4550.h: 9057: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 9059: extern volatile __bit CK1SPP @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9061: extern volatile __bit CK2SPP @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9063: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4550.h: 9065: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4550.h: 9067: extern volatile __bit CLK1EN @ (((unsigned) &SPPCFG)*8) + 4;
[; ;pic18f4550.h: 9069: extern volatile __bit CLKCFG0 @ (((unsigned) &SPPCFG)*8) + 6;
[; ;pic18f4550.h: 9071: extern volatile __bit CLKCFG1 @ (((unsigned) &SPPCFG)*8) + 7;
[; ;pic18f4550.h: 9073: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 9075: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 9077: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 9079: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 9081: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 9083: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 9085: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4550.h: 9087: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4550.h: 9089: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4550.h: 9091: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f4550.h: 9093: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f4550.h: 9095: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f4550.h: 9097: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f4550.h: 9099: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4550.h: 9101: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9103: extern volatile __bit CSEN @ (((unsigned) &SPPCFG)*8) + 5;
[; ;pic18f4550.h: 9105: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 9107: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 9109: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4550.h: 9111: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4550.h: 9113: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4550.h: 9115: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4550.h: 9117: extern volatile __bit CVREF @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 9119: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4550.h: 9121: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 9123: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 9125: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4550.h: 9127: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 9129: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9131: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9133: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4550.h: 9135: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4550.h: 9137: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4550.h: 9139: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4550.h: 9141: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4550.h: 9143: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f4550.h: 9145: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f4550.h: 9147: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f4550.h: 9149: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9151: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9153: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9155: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9157: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9159: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4550.h: 9161: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4550.h: 9163: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4550.h: 9165: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4550.h: 9167: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4550.h: 9169: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9171: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4550.h: 9173: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4550.h: 9175: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4550.h: 9177: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4550.h: 9179: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f4550.h: 9181: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f4550.h: 9183: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f4550.h: 9185: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f4550.h: 9187: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9189: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9191: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9193: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9195: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9197: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9199: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9201: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9203: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9205: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9207: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9209: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9211: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9213: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9215: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9217: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9219: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9221: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9223: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9225: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9227: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9229: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9231: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9233: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9235: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9237: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9239: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9241: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9243: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9245: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9247: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9249: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9251: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9253: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9255: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9257: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9259: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9261: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9263: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9265: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9267: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9269: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9271: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f4550.h: 9273: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f4550.h: 9275: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f4550.h: 9277: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f4550.h: 9279: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f4550.h: 9281: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f4550.h: 9283: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9285: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9287: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9289: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9291: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9293: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9295: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f4550.h: 9297: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f4550.h: 9299: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9301: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9303: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f4550.h: 9305: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f4550.h: 9307: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f4550.h: 9309: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f4550.h: 9311: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f4550.h: 9313: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f4550.h: 9315: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9317: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9319: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9321: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9323: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9325: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9327: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f4550.h: 9329: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f4550.h: 9331: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9333: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9335: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f4550.h: 9337: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f4550.h: 9339: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f4550.h: 9341: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f4550.h: 9343: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f4550.h: 9345: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f4550.h: 9347: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9349: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9351: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9353: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9355: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9357: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9359: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f4550.h: 9361: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f4550.h: 9363: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9365: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9367: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f4550.h: 9369: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f4550.h: 9371: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f4550.h: 9373: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f4550.h: 9375: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f4550.h: 9377: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f4550.h: 9379: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9381: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9383: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9385: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9387: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9389: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9391: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f4550.h: 9393: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f4550.h: 9395: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9397: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9399: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f4550.h: 9401: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f4550.h: 9403: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f4550.h: 9405: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f4550.h: 9407: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f4550.h: 9409: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f4550.h: 9411: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9413: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9415: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9417: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9419: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9421: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9423: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f4550.h: 9425: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f4550.h: 9427: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4550.h: 9429: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9431: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4550.h: 9433: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f4550.h: 9435: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f4550.h: 9437: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f4550.h: 9439: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f4550.h: 9441: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f4550.h: 9443: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f4550.h: 9445: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f4550.h: 9447: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f4550.h: 9449: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f4550.h: 9451: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f4550.h: 9453: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f4550.h: 9455: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f4550.h: 9457: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4550.h: 9459: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9461: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9463: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9465: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9467: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9469: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9471: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9473: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9475: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9477: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9479: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9481: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9483: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9485: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9487: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9489: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9491: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9493: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9495: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9497: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9499: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 9501: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 9503: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f4550.h: 9505: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f4550.h: 9507: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4550.h: 9509: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9511: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9513: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9515: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9517: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9519: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9521: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9523: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9525: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9527: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9529: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9531: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9533: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9535: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9537: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9539: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9541: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9543: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9545: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9547: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4550.h: 9549: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4550.h: 9551: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4550.h: 9553: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4550.h: 9555: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9557: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9559: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4550.h: 9561: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4550.h: 9563: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4550.h: 9565: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9567: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9569: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9571: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9573: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9575: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9577: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9579: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9581: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9583: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9585: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9587: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9589: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9591: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9593: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9595: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9597: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9599: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9601: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9603: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9605: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9607: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9609: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9611: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9613: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9615: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9617: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9619: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9621: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9623: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9625: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9627: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9629: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9631: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9633: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9635: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9637: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9639: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9641: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9643: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9645: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9647: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9649: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9651: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9653: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9655: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9657: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9659: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9661: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9663: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9665: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9667: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9669: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9671: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9673: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9675: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9677: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9679: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9681: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9683: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9685: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9687: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9689: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9691: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9693: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9695: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9697: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9699: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9701: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9703: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9705: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9707: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9709: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9711: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9713: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9715: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9717: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9719: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4550.h: 9721: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9723: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9725: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 9727: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9729: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9731: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 9733: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 9735: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 9737: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 9739: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 9741: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 9743: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 9745: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9747: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9749: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4550.h: 9751: extern volatile __bit OESPP @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9753: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 9755: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4550.h: 9757: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4550.h: 9759: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4550.h: 9761: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4550.h: 9763: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 9765: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 9767: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9769: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4550.h: 9771: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4550.h: 9773: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9775: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9777: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9779: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9781: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9783: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9785: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4550.h: 9787: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4550.h: 9789: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4550.h: 9791: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 9793: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 9795: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9797: extern volatile __bit PDC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f4550.h: 9799: extern volatile __bit PDC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f4550.h: 9801: extern volatile __bit PDC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f4550.h: 9803: extern volatile __bit PDC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f4550.h: 9805: extern volatile __bit PDC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f4550.h: 9807: extern volatile __bit PDC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f4550.h: 9809: extern volatile __bit PDC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f4550.h: 9811: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9813: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9815: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4550.h: 9817: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 9819: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 9821: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 9823: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f4550.h: 9825: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f4550.h: 9827: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f4550.h: 9829: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 9831: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 9833: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 9835: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f4550.h: 9837: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f4550.h: 9839: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f4550.h: 9841: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4550.h: 9843: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 9845: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 9847: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 9849: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4550.h: 9851: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4550.h: 9853: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4550.h: 9855: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4550.h: 9857: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 9859: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 9861: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 9863: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 9865: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 9867: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9869: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 9871: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9873: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9875: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9877: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 9879: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4550.h: 9881: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 9883: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 9885: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 9887: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4550.h: 9889: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4550.h: 9891: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4550.h: 9893: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 9895: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 9897: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9899: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 9901: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 9903: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 9905: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9907: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4550.h: 9909: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4550.h: 9911: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 9913: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9915: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9917: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9919: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 9921: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4550.h: 9923: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 9925: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 9927: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 9929: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 9931: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 9933: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4550.h: 9935: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 9937: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 9939: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 9941: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 9943: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 9945: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 9947: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 9949: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 9951: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 9953: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9955: extern volatile __bit RDPU @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9957: extern volatile __bit RDSPP @ (((unsigned) &SPPEPS)*8) + 7;
[; ;pic18f4550.h: 9959: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9961: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9963: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9965: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9967: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9969: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9971: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f4550.h: 9973: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 9975: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4550.h: 9977: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9979: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9981: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9983: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 9985: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 9987: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 9989: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9991: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9993: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9995: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4550.h: 9997: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 9999: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4550.h: 10001: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4550.h: 10003: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f4550.h: 10005: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4550.h: 10007: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 10009: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 10011: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4550.h: 10013: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f4550.h: 10015: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f4550.h: 10017: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 10019: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10021: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4550.h: 10023: extern volatile __bit SPP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 10025: extern volatile __bit SPP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 10027: extern volatile __bit SPP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 10029: extern volatile __bit SPP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 10031: extern volatile __bit SPP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 10033: extern volatile __bit SPP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 10035: extern volatile __bit SPP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 10037: extern volatile __bit SPP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10039: extern volatile __bit SPPBUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 10041: extern volatile __bit SPPEN @ (((unsigned) &SPPCON)*8) + 0;
[; ;pic18f4550.h: 10043: extern volatile __bit SPPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 10045: extern volatile __bit SPPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 10047: extern volatile __bit SPPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 10049: extern volatile __bit SPPOWN @ (((unsigned) &SPPCON)*8) + 1;
[; ;pic18f4550.h: 10051: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 10053: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 10055: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10057: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4550.h: 10059: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4550.h: 10061: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4550.h: 10063: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4550.h: 10065: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4550.h: 10067: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4550.h: 10069: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4550.h: 10071: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4550.h: 10073: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4550.h: 10075: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f4550.h: 10077: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f4550.h: 10079: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 10081: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 10083: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 10085: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4550.h: 10087: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4550.h: 10089: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4550.h: 10091: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4550.h: 10093: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4550.h: 10095: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4550.h: 10097: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 10099: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f4550.h: 10101: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 10103: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 10105: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 10107: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 10109: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4550.h: 10111: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 10113: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4550.h: 10115: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10117: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10119: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10121: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4550.h: 10123: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4550.h: 10125: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4550.h: 10127: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4550.h: 10129: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10131: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4550.h: 10133: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4550.h: 10135: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 10137: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 10139: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10141: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4550.h: 10143: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4550.h: 10145: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10147: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4550.h: 10149: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4550.h: 10151: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10153: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10155: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10157: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10159: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10161: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4550.h: 10163: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4550.h: 10165: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4550.h: 10167: extern volatile __bit T3NSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10169: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 10171: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10173: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10175: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10177: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10179: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4550.h: 10181: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4550.h: 10183: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4550.h: 10185: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4550.h: 10187: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4550.h: 10189: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4550.h: 10191: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4550.h: 10193: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4550.h: 10195: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4550.h: 10197: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4550.h: 10199: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4550.h: 10201: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4550.h: 10203: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4550.h: 10205: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4550.h: 10207: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4550.h: 10209: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10211: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10213: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10215: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10217: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10219: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4550.h: 10221: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4550.h: 10223: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4550.h: 10225: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4550.h: 10227: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4550.h: 10229: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4550.h: 10231: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4550.h: 10233: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4550.h: 10235: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4550.h: 10237: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4550.h: 10239: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4550.h: 10241: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4550.h: 10243: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4550.h: 10245: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4550.h: 10247: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4550.h: 10249: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4550.h: 10251: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4550.h: 10253: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4550.h: 10255: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4550.h: 10257: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4550.h: 10259: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4550.h: 10261: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4550.h: 10263: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4550.h: 10265: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4550.h: 10267: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4550.h: 10269: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4550.h: 10271: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4550.h: 10273: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4550.h: 10275: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4550.h: 10277: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4550.h: 10279: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4550.h: 10281: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10283: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10285: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f4550.h: 10287: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f4550.h: 10289: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4550.h: 10291: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4550.h: 10293: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4550.h: 10295: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4550.h: 10297: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4550.h: 10299: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 10301: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10303: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10305: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10307: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10309: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10311: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10313: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10315: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10317: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 10319: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10321: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10323: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10325: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10327: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10329: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10331: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4550.h: 10333: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f4550.h: 10335: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f4550.h: 10337: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 10339: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f4550.h: 10341: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 10343: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 10345: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f4550.h: 10347: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f4550.h: 10349: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f4550.h: 10351: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f4550.h: 10353: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f4550.h: 10355: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f4550.h: 10357: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f4550.h: 10359: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f4550.h: 10361: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f4550.h: 10363: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10365: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10367: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10369: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10371: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4550.h: 10373: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 10375: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 10377: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10379: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4550.h: 10381: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4550.h: 10383: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4550.h: 10385: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4550.h: 10387: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4550.h: 10389: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4550.h: 10391: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10393: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4550.h: 10395: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4550.h: 10397: extern volatile __bit WRSPP @ (((unsigned) &SPPEPS)*8) + 6;
[; ;pic18f4550.h: 10399: extern volatile __bit WS0 @ (((unsigned) &SPPCFG)*8) + 0;
[; ;pic18f4550.h: 10401: extern volatile __bit WS1 @ (((unsigned) &SPPCFG)*8) + 1;
[; ;pic18f4550.h: 10403: extern volatile __bit WS2 @ (((unsigned) &SPPCFG)*8) + 2;
[; ;pic18f4550.h: 10405: extern volatile __bit WS3 @ (((unsigned) &SPPCFG)*8) + 3;
[; ;pic18f4550.h: 10407: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10409: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4550.h: 10411: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10413: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10415: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 10417: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 10419: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 10421: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10423: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10425: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10427: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10429: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10431: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10433: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10435: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10437: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;adc.h: 2008: union ADCResult
[; ;adc.h: 2009: {
[; ;adc.h: 2010: int lr;
[; ;adc.h: 2011: char br[2];
[; ;adc.h: 2012: };
[; ;adc.h: 2014: char BusyADC (void);
[; ;adc.h: 2016: void ConvertADC (void);
[; ;adc.h: 2018: void CloseADC(void);
[; ;adc.h: 2026: int ReadADC(void);
[; ;adc.h: 2040: void OpenADC ( unsigned char ,
[; ;adc.h: 2041: unsigned char ,
[; ;adc.h: 2042: unsigned char );
[; ;adc.h: 2084: void SetChanADC(unsigned char );
[; ;adc.h: 2100: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 38: void Close_ancomp( void );
[; ;ancomp.h: 39: void Open_ancomp(unsigned char config);
[; ;spi.h: 584: void OpenSPI( unsigned char sync_mode,
[; ;spi.h: 585: unsigned char bus_mode,
[; ;spi.h: 586: unsigned char smp_phase );
[; ;spi.h: 588: signed char WriteSPI( unsigned char data_out );
[; ;spi.h: 590: void getsSPI( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 592: void putsSPI( unsigned char *wrptr );
[; ;spi.h: 594: unsigned char ReadSPI( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: signed char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: signed char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: signed char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: signed char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: signed char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: signed char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 77: unsigned Cap1OVF:1;
[; ;capture.h: 82: unsigned Cap2OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 474: void OpenCapture1 ( unsigned char config);
[; ;capture.h: 475: unsigned int ReadCapture1 (void);
[; ;capture.h: 476: void CloseCapture1 (void);
[; ;capture.h: 484: void OpenCapture2 ( unsigned char config);
[; ;capture.h: 485: unsigned int ReadCapture2 (void);
[; ;capture.h: 486: void CloseCapture2 (void);
[; ;compare.h: 385: void OpenCompare1(unsigned char config,unsigned int period);
[; ;compare.h: 386: void CloseCompare1(void);
[; ;compare.h: 392: void OpenCompare2(unsigned char config, unsigned int period);
[; ;compare.h: 393: void CloseCompare2(void);
[; ;EEP.h: 36: void Busy_eep ( void );
[; ;EEP.h: 37: unsigned char Read_b_eep( unsigned int badd );
[; ;EEP.h: 38: void Write_b_eep( unsigned int badd, unsigned char bdat );
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stddef.h: 6: typedef int ptrdiff_t;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 89: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 95: typedef unsigned short long UINT24;
[; ;GenericTypeDefs.h: 103: typedef union
[; ;GenericTypeDefs.h: 104: {
[; ;GenericTypeDefs.h: 105: UINT8 Val;
[; ;GenericTypeDefs.h: 106: struct
[; ;GenericTypeDefs.h: 107: {
[; ;GenericTypeDefs.h: 108: UINT8 b0:1;
[; ;GenericTypeDefs.h: 109: UINT8 b1:1;
[; ;GenericTypeDefs.h: 110: UINT8 b2:1;
[; ;GenericTypeDefs.h: 111: UINT8 b3:1;
[; ;GenericTypeDefs.h: 112: UINT8 b4:1;
[; ;GenericTypeDefs.h: 113: UINT8 b5:1;
[; ;GenericTypeDefs.h: 114: UINT8 b6:1;
[; ;GenericTypeDefs.h: 115: UINT8 b7:1;
[; ;GenericTypeDefs.h: 116: } bits;
[; ;GenericTypeDefs.h: 117: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 119: typedef union
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT16 Val;
[; ;GenericTypeDefs.h: 122: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 123: struct 
[; ;GenericTypeDefs.h: 124: {
[; ;GenericTypeDefs.h: 125: UINT8 LB;
[; ;GenericTypeDefs.h: 126: UINT8 HB;
[; ;GenericTypeDefs.h: 127: } byte;
[; ;GenericTypeDefs.h: 128: struct 
[; ;GenericTypeDefs.h: 129: {
[; ;GenericTypeDefs.h: 130: UINT8 b0:1;
[; ;GenericTypeDefs.h: 131: UINT8 b1:1;
[; ;GenericTypeDefs.h: 132: UINT8 b2:1;
[; ;GenericTypeDefs.h: 133: UINT8 b3:1;
[; ;GenericTypeDefs.h: 134: UINT8 b4:1;
[; ;GenericTypeDefs.h: 135: UINT8 b5:1;
[; ;GenericTypeDefs.h: 136: UINT8 b6:1;
[; ;GenericTypeDefs.h: 137: UINT8 b7:1;
[; ;GenericTypeDefs.h: 138: UINT8 b8:1;
[; ;GenericTypeDefs.h: 139: UINT8 b9:1;
[; ;GenericTypeDefs.h: 140: UINT8 b10:1;
[; ;GenericTypeDefs.h: 141: UINT8 b11:1;
[; ;GenericTypeDefs.h: 142: UINT8 b12:1;
[; ;GenericTypeDefs.h: 143: UINT8 b13:1;
[; ;GenericTypeDefs.h: 144: UINT8 b14:1;
[; ;GenericTypeDefs.h: 145: UINT8 b15:1;
[; ;GenericTypeDefs.h: 146: } bits;
[; ;GenericTypeDefs.h: 147: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 151: typedef union
[; ;GenericTypeDefs.h: 152: {
[; ;GenericTypeDefs.h: 153: UINT24 Val;
[; ;GenericTypeDefs.h: 154: UINT8 v[3] ;
[; ;GenericTypeDefs.h: 155: struct 
[; ;GenericTypeDefs.h: 156: {
[; ;GenericTypeDefs.h: 157: UINT8 LB;
[; ;GenericTypeDefs.h: 158: UINT8 HB;
[; ;GenericTypeDefs.h: 159: UINT8 UB;
[; ;GenericTypeDefs.h: 160: } byte;
[; ;GenericTypeDefs.h: 161: struct 
[; ;GenericTypeDefs.h: 162: {
[; ;GenericTypeDefs.h: 163: UINT8 b0:1;
[; ;GenericTypeDefs.h: 164: UINT8 b1:1;
[; ;GenericTypeDefs.h: 165: UINT8 b2:1;
[; ;GenericTypeDefs.h: 166: UINT8 b3:1;
[; ;GenericTypeDefs.h: 167: UINT8 b4:1;
[; ;GenericTypeDefs.h: 168: UINT8 b5:1;
[; ;GenericTypeDefs.h: 169: UINT8 b6:1;
[; ;GenericTypeDefs.h: 170: UINT8 b7:1;
[; ;GenericTypeDefs.h: 171: UINT8 b8:1;
[; ;GenericTypeDefs.h: 172: UINT8 b9:1;
[; ;GenericTypeDefs.h: 173: UINT8 b10:1;
[; ;GenericTypeDefs.h: 174: UINT8 b11:1;
[; ;GenericTypeDefs.h: 175: UINT8 b12:1;
[; ;GenericTypeDefs.h: 176: UINT8 b13:1;
[; ;GenericTypeDefs.h: 177: UINT8 b14:1;
[; ;GenericTypeDefs.h: 178: UINT8 b15:1;
[; ;GenericTypeDefs.h: 179: UINT8 b16:1;
[; ;GenericTypeDefs.h: 180: UINT8 b17:1;
[; ;GenericTypeDefs.h: 181: UINT8 b18:1;
[; ;GenericTypeDefs.h: 182: UINT8 b19:1;
[; ;GenericTypeDefs.h: 183: UINT8 b20:1;
[; ;GenericTypeDefs.h: 184: UINT8 b21:1;
[; ;GenericTypeDefs.h: 185: UINT8 b22:1;
[; ;GenericTypeDefs.h: 186: UINT8 b23:1;
[; ;GenericTypeDefs.h: 187: } bits;
[; ;GenericTypeDefs.h: 188: } UINT24_VAL, UINT24_BITS;
[; ;GenericTypeDefs.h: 191: typedef union
[; ;GenericTypeDefs.h: 192: {
[; ;GenericTypeDefs.h: 193: UINT32 Val;
[; ;GenericTypeDefs.h: 194: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 195: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 196: struct 
[; ;GenericTypeDefs.h: 197: {
[; ;GenericTypeDefs.h: 198: UINT16 LW;
[; ;GenericTypeDefs.h: 199: UINT16 HW;
[; ;GenericTypeDefs.h: 200: } word;
[; ;GenericTypeDefs.h: 201: struct 
[; ;GenericTypeDefs.h: 202: {
[; ;GenericTypeDefs.h: 203: UINT8 LB;
[; ;GenericTypeDefs.h: 204: UINT8 HB;
[; ;GenericTypeDefs.h: 205: UINT8 UB;
[; ;GenericTypeDefs.h: 206: UINT8 MB;
[; ;GenericTypeDefs.h: 207: } byte;
[; ;GenericTypeDefs.h: 208: struct 
[; ;GenericTypeDefs.h: 209: {
[; ;GenericTypeDefs.h: 210: UINT16_VAL low;
[; ;GenericTypeDefs.h: 211: UINT16_VAL high;
[; ;GenericTypeDefs.h: 212: }wordUnion;
[; ;GenericTypeDefs.h: 213: struct 
[; ;GenericTypeDefs.h: 214: {
[; ;GenericTypeDefs.h: 215: UINT8 b0:1;
[; ;GenericTypeDefs.h: 216: UINT8 b1:1;
[; ;GenericTypeDefs.h: 217: UINT8 b2:1;
[; ;GenericTypeDefs.h: 218: UINT8 b3:1;
[; ;GenericTypeDefs.h: 219: UINT8 b4:1;
[; ;GenericTypeDefs.h: 220: UINT8 b5:1;
[; ;GenericTypeDefs.h: 221: UINT8 b6:1;
[; ;GenericTypeDefs.h: 222: UINT8 b7:1;
[; ;GenericTypeDefs.h: 223: UINT8 b8:1;
[; ;GenericTypeDefs.h: 224: UINT8 b9:1;
[; ;GenericTypeDefs.h: 225: UINT8 b10:1;
[; ;GenericTypeDefs.h: 226: UINT8 b11:1;
[; ;GenericTypeDefs.h: 227: UINT8 b12:1;
[; ;GenericTypeDefs.h: 228: UINT8 b13:1;
[; ;GenericTypeDefs.h: 229: UINT8 b14:1;
[; ;GenericTypeDefs.h: 230: UINT8 b15:1;
[; ;GenericTypeDefs.h: 231: UINT8 b16:1;
[; ;GenericTypeDefs.h: 232: UINT8 b17:1;
[; ;GenericTypeDefs.h: 233: UINT8 b18:1;
[; ;GenericTypeDefs.h: 234: UINT8 b19:1;
[; ;GenericTypeDefs.h: 235: UINT8 b20:1;
[; ;GenericTypeDefs.h: 236: UINT8 b21:1;
[; ;GenericTypeDefs.h: 237: UINT8 b22:1;
[; ;GenericTypeDefs.h: 238: UINT8 b23:1;
[; ;GenericTypeDefs.h: 239: UINT8 b24:1;
[; ;GenericTypeDefs.h: 240: UINT8 b25:1;
[; ;GenericTypeDefs.h: 241: UINT8 b26:1;
[; ;GenericTypeDefs.h: 242: UINT8 b27:1;
[; ;GenericTypeDefs.h: 243: UINT8 b28:1;
[; ;GenericTypeDefs.h: 244: UINT8 b29:1;
[; ;GenericTypeDefs.h: 245: UINT8 b30:1;
[; ;GenericTypeDefs.h: 246: UINT8 b31:1;
[; ;GenericTypeDefs.h: 247: } bits;
[; ;GenericTypeDefs.h: 248: } UINT32_VAL;
[; ;GenericTypeDefs.h: 343: typedef void VOID;
[; ;GenericTypeDefs.h: 345: typedef char CHAR8;
[; ;GenericTypeDefs.h: 346: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 348: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 349: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 350: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 353: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 354: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 355: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 356: typedef signed long LONG;
[; ;GenericTypeDefs.h: 359: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 360: typedef union
[; ;GenericTypeDefs.h: 361: {
[; ;GenericTypeDefs.h: 362: BYTE Val;
[; ;GenericTypeDefs.h: 363: struct 
[; ;GenericTypeDefs.h: 364: {
[; ;GenericTypeDefs.h: 365: BYTE b0:1;
[; ;GenericTypeDefs.h: 366: BYTE b1:1;
[; ;GenericTypeDefs.h: 367: BYTE b2:1;
[; ;GenericTypeDefs.h: 368: BYTE b3:1;
[; ;GenericTypeDefs.h: 369: BYTE b4:1;
[; ;GenericTypeDefs.h: 370: BYTE b5:1;
[; ;GenericTypeDefs.h: 371: BYTE b6:1;
[; ;GenericTypeDefs.h: 372: BYTE b7:1;
[; ;GenericTypeDefs.h: 373: } bits;
[; ;GenericTypeDefs.h: 374: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 376: typedef union
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: WORD Val;
[; ;GenericTypeDefs.h: 379: BYTE v[2] ;
[; ;GenericTypeDefs.h: 380: struct 
[; ;GenericTypeDefs.h: 381: {
[; ;GenericTypeDefs.h: 382: BYTE LB;
[; ;GenericTypeDefs.h: 383: BYTE HB;
[; ;GenericTypeDefs.h: 384: } byte;
[; ;GenericTypeDefs.h: 385: struct 
[; ;GenericTypeDefs.h: 386: {
[; ;GenericTypeDefs.h: 387: BYTE b0:1;
[; ;GenericTypeDefs.h: 388: BYTE b1:1;
[; ;GenericTypeDefs.h: 389: BYTE b2:1;
[; ;GenericTypeDefs.h: 390: BYTE b3:1;
[; ;GenericTypeDefs.h: 391: BYTE b4:1;
[; ;GenericTypeDefs.h: 392: BYTE b5:1;
[; ;GenericTypeDefs.h: 393: BYTE b6:1;
[; ;GenericTypeDefs.h: 394: BYTE b7:1;
[; ;GenericTypeDefs.h: 395: BYTE b8:1;
[; ;GenericTypeDefs.h: 396: BYTE b9:1;
[; ;GenericTypeDefs.h: 397: BYTE b10:1;
[; ;GenericTypeDefs.h: 398: BYTE b11:1;
[; ;GenericTypeDefs.h: 399: BYTE b12:1;
[; ;GenericTypeDefs.h: 400: BYTE b13:1;
[; ;GenericTypeDefs.h: 401: BYTE b14:1;
[; ;GenericTypeDefs.h: 402: BYTE b15:1;
[; ;GenericTypeDefs.h: 403: } bits;
[; ;GenericTypeDefs.h: 404: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 406: typedef union
[; ;GenericTypeDefs.h: 407: {
[; ;GenericTypeDefs.h: 408: DWORD Val;
[; ;GenericTypeDefs.h: 409: WORD w[2] ;
[; ;GenericTypeDefs.h: 410: BYTE v[4] ;
[; ;GenericTypeDefs.h: 411: struct 
[; ;GenericTypeDefs.h: 412: {
[; ;GenericTypeDefs.h: 413: WORD LW;
[; ;GenericTypeDefs.h: 414: WORD HW;
[; ;GenericTypeDefs.h: 415: } word;
[; ;GenericTypeDefs.h: 416: struct 
[; ;GenericTypeDefs.h: 417: {
[; ;GenericTypeDefs.h: 418: BYTE LB;
[; ;GenericTypeDefs.h: 419: BYTE HB;
[; ;GenericTypeDefs.h: 420: BYTE UB;
[; ;GenericTypeDefs.h: 421: BYTE MB;
[; ;GenericTypeDefs.h: 422: } byte;
[; ;GenericTypeDefs.h: 423: struct 
[; ;GenericTypeDefs.h: 424: {
[; ;GenericTypeDefs.h: 425: WORD_VAL low;
[; ;GenericTypeDefs.h: 426: WORD_VAL high;
[; ;GenericTypeDefs.h: 427: }wordUnion;
[; ;GenericTypeDefs.h: 428: struct 
[; ;GenericTypeDefs.h: 429: {
[; ;GenericTypeDefs.h: 430: BYTE b0:1;
[; ;GenericTypeDefs.h: 431: BYTE b1:1;
[; ;GenericTypeDefs.h: 432: BYTE b2:1;
[; ;GenericTypeDefs.h: 433: BYTE b3:1;
[; ;GenericTypeDefs.h: 434: BYTE b4:1;
[; ;GenericTypeDefs.h: 435: BYTE b5:1;
[; ;GenericTypeDefs.h: 436: BYTE b6:1;
[; ;GenericTypeDefs.h: 437: BYTE b7:1;
[; ;GenericTypeDefs.h: 438: BYTE b8:1;
[; ;GenericTypeDefs.h: 439: BYTE b9:1;
[; ;GenericTypeDefs.h: 440: BYTE b10:1;
[; ;GenericTypeDefs.h: 441: BYTE b11:1;
[; ;GenericTypeDefs.h: 442: BYTE b12:1;
[; ;GenericTypeDefs.h: 443: BYTE b13:1;
[; ;GenericTypeDefs.h: 444: BYTE b14:1;
[; ;GenericTypeDefs.h: 445: BYTE b15:1;
[; ;GenericTypeDefs.h: 446: BYTE b16:1;
[; ;GenericTypeDefs.h: 447: BYTE b17:1;
[; ;GenericTypeDefs.h: 448: BYTE b18:1;
[; ;GenericTypeDefs.h: 449: BYTE b19:1;
[; ;GenericTypeDefs.h: 450: BYTE b20:1;
[; ;GenericTypeDefs.h: 451: BYTE b21:1;
[; ;GenericTypeDefs.h: 452: BYTE b22:1;
[; ;GenericTypeDefs.h: 453: BYTE b23:1;
[; ;GenericTypeDefs.h: 454: BYTE b24:1;
[; ;GenericTypeDefs.h: 455: BYTE b25:1;
[; ;GenericTypeDefs.h: 456: BYTE b26:1;
[; ;GenericTypeDefs.h: 457: BYTE b27:1;
[; ;GenericTypeDefs.h: 458: BYTE b28:1;
[; ;GenericTypeDefs.h: 459: BYTE b29:1;
[; ;GenericTypeDefs.h: 460: BYTE b30:1;
[; ;GenericTypeDefs.h: 461: BYTE b31:1;
[; ;GenericTypeDefs.h: 462: } bits;
[; ;GenericTypeDefs.h: 463: } DWORD_VAL;
[; ;GenericTypeDefs.h: 466: typedef union
[; ;GenericTypeDefs.h: 467: {
[; ;GenericTypeDefs.h: 468: QWORD Val;
[; ;GenericTypeDefs.h: 469: DWORD d[2] ;
[; ;GenericTypeDefs.h: 470: WORD w[4] ;
[; ;GenericTypeDefs.h: 471: BYTE v[8] ;
[; ;GenericTypeDefs.h: 472: struct 
[; ;GenericTypeDefs.h: 473: {
[; ;GenericTypeDefs.h: 474: DWORD LD;
[; ;GenericTypeDefs.h: 475: DWORD HD;
[; ;GenericTypeDefs.h: 476: } dword;
[; ;GenericTypeDefs.h: 477: struct 
[; ;GenericTypeDefs.h: 478: {
[; ;GenericTypeDefs.h: 479: WORD LW;
[; ;GenericTypeDefs.h: 480: WORD HW;
[; ;GenericTypeDefs.h: 481: WORD UW;
[; ;GenericTypeDefs.h: 482: WORD MW;
[; ;GenericTypeDefs.h: 483: } word;
[; ;GenericTypeDefs.h: 484: struct 
[; ;GenericTypeDefs.h: 485: {
[; ;GenericTypeDefs.h: 486: BYTE b0:1;
[; ;GenericTypeDefs.h: 487: BYTE b1:1;
[; ;GenericTypeDefs.h: 488: BYTE b2:1;
[; ;GenericTypeDefs.h: 489: BYTE b3:1;
[; ;GenericTypeDefs.h: 490: BYTE b4:1;
[; ;GenericTypeDefs.h: 491: BYTE b5:1;
[; ;GenericTypeDefs.h: 492: BYTE b6:1;
[; ;GenericTypeDefs.h: 493: BYTE b7:1;
[; ;GenericTypeDefs.h: 494: BYTE b8:1;
[; ;GenericTypeDefs.h: 495: BYTE b9:1;
[; ;GenericTypeDefs.h: 496: BYTE b10:1;
[; ;GenericTypeDefs.h: 497: BYTE b11:1;
[; ;GenericTypeDefs.h: 498: BYTE b12:1;
[; ;GenericTypeDefs.h: 499: BYTE b13:1;
[; ;GenericTypeDefs.h: 500: BYTE b14:1;
[; ;GenericTypeDefs.h: 501: BYTE b15:1;
[; ;GenericTypeDefs.h: 502: BYTE b16:1;
[; ;GenericTypeDefs.h: 503: BYTE b17:1;
[; ;GenericTypeDefs.h: 504: BYTE b18:1;
[; ;GenericTypeDefs.h: 505: BYTE b19:1;
[; ;GenericTypeDefs.h: 506: BYTE b20:1;
[; ;GenericTypeDefs.h: 507: BYTE b21:1;
[; ;GenericTypeDefs.h: 508: BYTE b22:1;
[; ;GenericTypeDefs.h: 509: BYTE b23:1;
[; ;GenericTypeDefs.h: 510: BYTE b24:1;
[; ;GenericTypeDefs.h: 511: BYTE b25:1;
[; ;GenericTypeDefs.h: 512: BYTE b26:1;
[; ;GenericTypeDefs.h: 513: BYTE b27:1;
[; ;GenericTypeDefs.h: 514: BYTE b28:1;
[; ;GenericTypeDefs.h: 515: BYTE b29:1;
[; ;GenericTypeDefs.h: 516: BYTE b30:1;
[; ;GenericTypeDefs.h: 517: BYTE b31:1;
[; ;GenericTypeDefs.h: 518: BYTE b32:1;
[; ;GenericTypeDefs.h: 519: BYTE b33:1;
[; ;GenericTypeDefs.h: 520: BYTE b34:1;
[; ;GenericTypeDefs.h: 521: BYTE b35:1;
[; ;GenericTypeDefs.h: 522: BYTE b36:1;
[; ;GenericTypeDefs.h: 523: BYTE b37:1;
[; ;GenericTypeDefs.h: 524: BYTE b38:1;
[; ;GenericTypeDefs.h: 525: BYTE b39:1;
[; ;GenericTypeDefs.h: 526: BYTE b40:1;
[; ;GenericTypeDefs.h: 527: BYTE b41:1;
[; ;GenericTypeDefs.h: 528: BYTE b42:1;
[; ;GenericTypeDefs.h: 529: BYTE b43:1;
[; ;GenericTypeDefs.h: 530: BYTE b44:1;
[; ;GenericTypeDefs.h: 531: BYTE b45:1;
[; ;GenericTypeDefs.h: 532: BYTE b46:1;
[; ;GenericTypeDefs.h: 533: BYTE b47:1;
[; ;GenericTypeDefs.h: 534: BYTE b48:1;
[; ;GenericTypeDefs.h: 535: BYTE b49:1;
[; ;GenericTypeDefs.h: 536: BYTE b50:1;
[; ;GenericTypeDefs.h: 537: BYTE b51:1;
[; ;GenericTypeDefs.h: 538: BYTE b52:1;
[; ;GenericTypeDefs.h: 539: BYTE b53:1;
[; ;GenericTypeDefs.h: 540: BYTE b54:1;
[; ;GenericTypeDefs.h: 541: BYTE b55:1;
[; ;GenericTypeDefs.h: 542: BYTE b56:1;
[; ;GenericTypeDefs.h: 543: BYTE b57:1;
[; ;GenericTypeDefs.h: 544: BYTE b58:1;
[; ;GenericTypeDefs.h: 545: BYTE b59:1;
[; ;GenericTypeDefs.h: 546: BYTE b60:1;
[; ;GenericTypeDefs.h: 547: BYTE b61:1;
[; ;GenericTypeDefs.h: 548: BYTE b62:1;
[; ;GenericTypeDefs.h: 549: BYTE b63:1;
[; ;GenericTypeDefs.h: 550: } bits;
[; ;GenericTypeDefs.h: 551: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;i2c.h: 775: void IdleI2C( void );
[; ;i2c.h: 777: void OpenI2C( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 779: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 781: signed char putsI2C( unsigned char *wrptr );
[; ;i2c.h: 783: unsigned char ReadI2C( void );
[; ;i2c.h: 785: void CloseI2C( void );
[; ;i2c.h: 899: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 901: signed char getsI2C( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 908: signed char EEAckPolling( unsigned char control );
[; ;i2c.h: 910: signed char EEByteWrite( unsigned char control,
[; ;i2c.h: 911: unsigned char address,
[; ;i2c.h: 912: unsigned char data );
[; ;i2c.h: 914: signed int EECurrentAddRead( unsigned char control );
[; ;i2c.h: 916: signed char EEPageWrite( unsigned char control,
[; ;i2c.h: 917: unsigned char address,
[; ;i2c.h: 918: unsigned char *wrptr );
[; ;i2c.h: 920: signed int EERandomRead( unsigned char control, unsigned char address );
[; ;i2c.h: 922: signed char EESequentialRead( unsigned char control,
[; ;i2c.h: 923: unsigned char address,
[; ;i2c.h: 924: unsigned char *rdptr,
[; ;i2c.h: 925: unsigned char length );
[; ;mwire.h: 325: void OpenMwire( unsigned char sync_mode );
[; ;mwire.h: 327: unsigned char ReadMwire( unsigned char high_byte,
[; ;mwire.h: 328: unsigned char low_byte );
[; ;mwire.h: 341: signed char WriteMwire( unsigned char data_out );
[; ;mwire.h: 354: void getsMwire( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 467: void OpenPWM1 ( char period);
[; ;pwm.h: 468: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 474: void SetOutputPWM1 ( unsigned char output_config,
[; ;pwm.h: 475: unsigned char pwm_mode);
[; ;pwm.h: 477: void ClosePWM1 (void);
[; ;pwm.h: 485: void OpenPWM2 ( char period);
[; ;pwm.h: 486: void SetDCPWM2( unsigned int duty_cycle);
[; ;pwm.h: 492: void ClosePWM2 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: signed int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 236: void OpenTimer1 ( unsigned char config);
[; ;timers.h: 237: void CloseTimer1 (void);
[; ;timers.h: 238: unsigned int ReadTimer1 (void);
[; ;timers.h: 239: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;timers.h: 391: void OpenTimer3 ( unsigned char config);
[; ;timers.h: 392: void CloseTimer3 (void);
[; ;timers.h: 393: unsigned int ReadTimer3 (void);
[; ;timers.h: 394: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 1179: void SetTmrCCPSrc( unsigned char );
[; ;usart.h: 568: union USART
[; ;usart.h: 569: {
[; ;usart.h: 570: unsigned char val;
[; ;usart.h: 571: struct
[; ;usart.h: 572: {
[; ;usart.h: 573: unsigned RX_NINE:1;
[; ;usart.h: 574: unsigned TX_NINE:1;
[; ;usart.h: 575: unsigned FRAME_ERROR:1;
[; ;usart.h: 576: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 577: unsigned fill:4;
[; ;usart.h: 578: };
[; ;usart.h: 579: };
[; ;usart.h: 580: extern union USART USART_Status;
[; ;usart.h: 581: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 596: char ReadUSART (void);
[; ;usart.h: 597: void WriteUSART ( char data);
[; ;usart.h: 598: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 599: void putsUSART ( char *data);
[; ;usart.h: 600: void putrsUSART ( const  char *data);
[; ;usart.h: 654: void baudUSART ( unsigned char baudconfig);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;delays.h: 13: void Delay1TCYx(unsigned char);
[; ;delays.h: 19: void Delay10TCYx(unsigned char);
[; ;delays.h: 25: void Delay100TCYx(unsigned char);
[; ;delays.h: 31: void Delay1KTCYx(unsigned char);
[; ;delays.h: 37: void Delay10KTCYx(unsigned char);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;I2Cdev.h: 46: int8_t I2Cdev_readBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t *data);
[; ;I2Cdev.h: 47: int8_t I2Cdev_readBitW(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint16_t *data);
[; ;I2Cdev.h: 48: int8_t I2Cdev_readBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data);
[; ;I2Cdev.h: 49: int8_t I2Cdev_readBitsW(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint16_t *data);
[; ;I2Cdev.h: 50: int8_t I2Cdev_readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data);
[; ;I2Cdev.h: 51: int8_t I2Cdev_readWord(uint8_t devAddr, uint8_t regAddr, uint16_t *data);
[; ;I2Cdev.h: 52: int8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data);
[; ;I2Cdev.h: 53: int8_t I2Cdev_readWords(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint16_t *data);
[; ;I2Cdev.h: 55: bool I2Cdev_writeBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data);
[; ;I2Cdev.h: 56: bool I2Cdev_writeBitW(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint16_t data);
[; ;I2Cdev.h: 57: bool I2Cdev_writeBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data);
[; ;I2Cdev.h: 58: bool I2Cdev_writeBitsW(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint16_t data);
[; ;I2Cdev.h: 59: bool I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data);
[; ;I2Cdev.h: 60: bool I2Cdev_writeWord(uint8_t devAddr, uint8_t regAddr, uint16_t data);
[; ;I2Cdev.h: 61: bool I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data);
[; ;I2Cdev.h: 62: bool I2Cdev_writeWords(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint16_t *data);
[; ;MPU6050.h: 406: typedef struct MPU6050_t {
[; ;MPU6050.h: 407: uint8_t devAddr;
[; ;MPU6050.h: 408: uint8_t buffer[14];
[; ;MPU6050.h: 409: } MPU6050_t;
[; ;MPU6050.h: 411: void MPU6050(uint8_t address);
[; ;MPU6050.h: 413: void MPU6050_initialize();
[; ;MPU6050.h: 414: bool MPU6050_testConnection();
[; ;MPU6050.h: 417: uint8_t MPU6050_getAuxVDDIOLevel();
[; ;MPU6050.h: 418: void MPU6050_setAuxVDDIOLevel(uint8_t level);
[; ;MPU6050.h: 421: uint8_t MPU6050_getRate();
[; ;MPU6050.h: 422: void MPU6050_setRate(uint8_t rate);
[; ;MPU6050.h: 425: uint8_t MPU6050_getExternalFrameSync();
[; ;MPU6050.h: 426: void MPU6050_setExternalFrameSync(uint8_t sync);
[; ;MPU6050.h: 427: uint8_t MPU6050_getDLPFMode();
[; ;MPU6050.h: 428: void MPU6050_setDLPFMode(uint8_t bandwidth);
[; ;MPU6050.h: 431: uint8_t MPU6050_getFullScaleGyroRange();
[; ;MPU6050.h: 432: void MPU6050_setFullScaleGyroRange(uint8_t range);
[; ;MPU6050.h: 435: bool MPU6050_getAccelXSelfTest();
[; ;MPU6050.h: 436: void MPU6050_setAccelXSelfTest(bool enabled);
[; ;MPU6050.h: 437: bool MPU6050_getAccelYSelfTest();
[; ;MPU6050.h: 438: void MPU6050_setAccelYSelfTest(bool enabled);
[; ;MPU6050.h: 439: bool MPU6050_getAccelZSelfTest();
[; ;MPU6050.h: 440: void MPU6050_setAccelZSelfTest(bool enabled);
[; ;MPU6050.h: 441: uint8_t MPU6050_getFullScaleAccelRange();
[; ;MPU6050.h: 442: void MPU6050_setFullScaleAccelRange(uint8_t range);
[; ;MPU6050.h: 443: uint8_t MPU6050_getDHPFMode();
[; ;MPU6050.h: 444: void MPU6050_setDHPFMode(uint8_t mode);
[; ;MPU6050.h: 447: uint8_t MPU6050_getFreefallDetectionThreshold();
[; ;MPU6050.h: 448: void MPU6050_setFreefallDetectionThreshold(uint8_t threshold);
[; ;MPU6050.h: 451: uint8_t MPU6050_getFreefallDetectionDuration();
[; ;MPU6050.h: 452: void MPU6050_setFreefallDetectionDuration(uint8_t duration);
[; ;MPU6050.h: 455: uint8_t MPU6050_getMotionDetectionThreshold();
[; ;MPU6050.h: 456: void MPU6050_setMotionDetectionThreshold(uint8_t threshold);
[; ;MPU6050.h: 459: uint8_t MPU6050_getMotionDetectionDuration();
[; ;MPU6050.h: 460: void MPU6050_setMotionDetectionDuration(uint8_t duration);
[; ;MPU6050.h: 463: uint8_t MPU6050_getZeroMotionDetectionThreshold();
[; ;MPU6050.h: 464: void MPU6050_setZeroMotionDetectionThreshold(uint8_t threshold);
[; ;MPU6050.h: 467: uint8_t MPU6050_getZeroMotionDetectionDuration();
[; ;MPU6050.h: 468: void MPU6050_setZeroMotionDetectionDuration(uint8_t duration);
[; ;MPU6050.h: 471: bool MPU6050_getTempFIFOEnabled();
[; ;MPU6050.h: 472: void MPU6050_setTempFIFOEnabled(bool enabled);
[; ;MPU6050.h: 473: bool MPU6050_getXGyroFIFOEnabled();
[; ;MPU6050.h: 474: void MPU6050_setXGyroFIFOEnabled(bool enabled);
[; ;MPU6050.h: 475: bool MPU6050_getYGyroFIFOEnabled();
[; ;MPU6050.h: 476: void MPU6050_setYGyroFIFOEnabled(bool enabled);
[; ;MPU6050.h: 477: bool MPU6050_getZGyroFIFOEnabled();
[; ;MPU6050.h: 478: void MPU6050_setZGyroFIFOEnabled(bool enabled);
[; ;MPU6050.h: 479: bool MPU6050_getAccelFIFOEnabled();
[; ;MPU6050.h: 480: void MPU6050_setAccelFIFOEnabled(bool enabled);
[; ;MPU6050.h: 481: bool MPU6050_getSlave2FIFOEnabled();
[; ;MPU6050.h: 482: void MPU6050_setSlave2FIFOEnabled(bool enabled);
[; ;MPU6050.h: 483: bool MPU6050_getSlave1FIFOEnabled();
[; ;MPU6050.h: 484: void MPU6050_setSlave1FIFOEnabled(bool enabled);
[; ;MPU6050.h: 485: bool MPU6050_getSlave0FIFOEnabled();
[; ;MPU6050.h: 486: void MPU6050_setSlave0FIFOEnabled(bool enabled);
[; ;MPU6050.h: 489: bool MPU6050_getMultiMasterEnabled();
[; ;MPU6050.h: 490: void MPU6050_setMultiMasterEnabled(bool enabled);
[; ;MPU6050.h: 491: bool MPU6050_getWaitForExternalSensorEnabled();
[; ;MPU6050.h: 492: void MPU6050_setWaitForExternalSensorEnabled(bool enabled);
[; ;MPU6050.h: 493: bool MPU6050_getSlave3FIFOEnabled();
[; ;MPU6050.h: 494: void MPU6050_setSlave3FIFOEnabled(bool enabled);
[; ;MPU6050.h: 495: bool MPU6050_getSlaveReadWriteTransitionEnabled();
[; ;MPU6050.h: 496: void MPU6050_setSlaveReadWriteTransitionEnabled(bool enabled);
[; ;MPU6050.h: 497: uint8_t MPU6050_getMasterClockSpeed();
[; ;MPU6050.h: 498: void MPU6050_setMasterClockSpeed(uint8_t speed);
[; ;MPU6050.h: 501: uint8_t MPU6050_getSlaveAddress(uint8_t num);
[; ;MPU6050.h: 502: void MPU6050_setSlaveAddress(uint8_t num, uint8_t address);
[; ;MPU6050.h: 503: uint8_t MPU6050_getSlaveRegister(uint8_t num);
[; ;MPU6050.h: 504: void MPU6050_setSlaveRegister(uint8_t num, uint8_t reg);
[; ;MPU6050.h: 505: bool MPU6050_getSlaveEnabled(uint8_t num);
[; ;MPU6050.h: 506: void MPU6050_setSlaveEnabled(uint8_t num, bool enabled);
[; ;MPU6050.h: 507: bool MPU6050_getSlaveWordByteSwap(uint8_t num);
[; ;MPU6050.h: 508: void MPU6050_setSlaveWordByteSwap(uint8_t num, bool enabled);
[; ;MPU6050.h: 509: bool MPU6050_getSlaveWriteMode(uint8_t num);
[; ;MPU6050.h: 510: void MPU6050_setSlaveWriteMode(uint8_t num, bool mode);
[; ;MPU6050.h: 511: bool MPU6050_getSlaveWordGroupOffset(uint8_t num);
[; ;MPU6050.h: 512: void MPU6050_setSlaveWordGroupOffset(uint8_t num, bool enabled);
[; ;MPU6050.h: 513: uint8_t MPU6050_getSlaveDataLength(uint8_t num);
[; ;MPU6050.h: 514: void MPU6050_setSlaveDataLength(uint8_t num, uint8_t length);
[; ;MPU6050.h: 517: uint8_t MPU6050_getSlave4Address();
[; ;MPU6050.h: 518: void MPU6050_setSlave4Address(uint8_t address);
[; ;MPU6050.h: 519: uint8_t MPU6050_getSlave4Register();
[; ;MPU6050.h: 520: void MPU6050_setSlave4Register(uint8_t reg);
[; ;MPU6050.h: 521: void MPU6050_setSlave4OutputByte(uint8_t data);
[; ;MPU6050.h: 522: bool MPU6050_getSlave4Enabled();
[; ;MPU6050.h: 523: void MPU6050_setSlave4Enabled(bool enabled);
[; ;MPU6050.h: 524: bool MPU6050_getSlave4InterruptEnabled();
[; ;MPU6050.h: 525: void MPU6050_setSlave4InterruptEnabled(bool enabled);
[; ;MPU6050.h: 526: bool MPU6050_getSlave4WriteMode();
[; ;MPU6050.h: 527: void MPU6050_setSlave4WriteMode(bool mode);
[; ;MPU6050.h: 528: uint8_t MPU6050_getSlave4MasterDelay();
[; ;MPU6050.h: 529: void MPU6050_setSlave4MasterDelay(uint8_t delay);
[; ;MPU6050.h: 530: uint8_t MPU6050_getSlate4InputByte();
[; ;MPU6050.h: 533: bool MPU6050_getPassthroughStatus();
[; ;MPU6050.h: 534: bool MPU6050_getSlave4IsDone();
[; ;MPU6050.h: 535: bool MPU6050_getLostArbitration();
[; ;MPU6050.h: 536: bool MPU6050_getSlave4Nack();
[; ;MPU6050.h: 537: bool MPU6050_getSlave3Nack();
[; ;MPU6050.h: 538: bool MPU6050_getSlave2Nack();
[; ;MPU6050.h: 539: bool MPU6050_getSlave1Nack();
[; ;MPU6050.h: 540: bool MPU6050_getSlave0Nack();
[; ;MPU6050.h: 543: bool MPU6050_getInterruptMode();
[; ;MPU6050.h: 544: void MPU6050_setInterruptMode(bool mode);
[; ;MPU6050.h: 545: bool MPU6050_getInterruptDrive();
[; ;MPU6050.h: 546: void MPU6050_setInterruptDrive(bool drive);
[; ;MPU6050.h: 547: bool MPU6050_getInterruptLatch();
[; ;MPU6050.h: 548: void MPU6050_setInterruptLatch(bool latch);
[; ;MPU6050.h: 549: bool MPU6050_getInterruptLatchClear();
[; ;MPU6050.h: 550: void MPU6050_setInterruptLatchClear(bool clear);
[; ;MPU6050.h: 551: bool MPU6050_getFSyncInterruptLevel();
[; ;MPU6050.h: 552: void MPU6050_setFSyncInterruptLevel(bool level);
[; ;MPU6050.h: 553: bool MPU6050_getFSyncInterruptEnabled();
[; ;MPU6050.h: 554: void MPU6050_setFSyncInterruptEnabled(bool enabled);
[; ;MPU6050.h: 555: bool MPU6050_getI2CBypassEnabled();
[; ;MPU6050.h: 556: void MPU6050_setI2CBypassEnabled(bool enabled);
[; ;MPU6050.h: 557: bool MPU6050_getClockOutputEnabled();
[; ;MPU6050.h: 558: void MPU6050_setClockOutputEnabled(bool enabled);
[; ;MPU6050.h: 561: uint8_t MPU6050_getIntEnabled();
[; ;MPU6050.h: 562: void MPU6050_setIntEnabled(uint8_t enabled);
[; ;MPU6050.h: 563: bool MPU6050_getIntFreefallEnabled();
[; ;MPU6050.h: 564: void MPU6050_setIntFreefallEnabled(bool enabled);
[; ;MPU6050.h: 565: bool MPU6050_getIntMotionEnabled();
[; ;MPU6050.h: 566: void MPU6050_setIntMotionEnabled(bool enabled);
[; ;MPU6050.h: 567: bool MPU6050_getIntZeroMotionEnabled();
[; ;MPU6050.h: 568: void MPU6050_setIntZeroMotionEnabled(bool enabled);
[; ;MPU6050.h: 569: bool MPU6050_getIntFIFOBufferOverflowEnabled();
[; ;MPU6050.h: 570: void MPU6050_setIntFIFOBufferOverflowEnabled(bool enabled);
[; ;MPU6050.h: 571: bool MPU6050_getIntI2CMasterEnabled();
[; ;MPU6050.h: 572: void MPU6050_setIntI2CMasterEnabled(bool enabled);
[; ;MPU6050.h: 573: bool MPU6050_getIntDataReadyEnabled();
[; ;MPU6050.h: 574: void MPU6050_setIntDataReadyEnabled(bool enabled);
[; ;MPU6050.h: 577: uint8_t MPU6050_getIntStatus();
[; ;MPU6050.h: 578: bool MPU6050_getIntFreefallStatus();
[; ;MPU6050.h: 579: bool MPU6050_getIntMotionStatus();
[; ;MPU6050.h: 580: bool MPU6050_getIntZeroMotionStatus();
[; ;MPU6050.h: 581: bool MPU6050_getIntFIFOBufferOverflowStatus();
[; ;MPU6050.h: 582: bool MPU6050_getIntI2CMasterStatus();
[; ;MPU6050.h: 583: bool MPU6050_getIntDataReadyStatus();
[; ;MPU6050.h: 586: void MPU6050_getMotion9(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz, int16_t* mx, int16_t* my, int16_t* mz);
[; ;MPU6050.h: 587: void MPU6050_getMotion6(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz);
[; ;MPU6050.h: 588: void MPU6050_getAcceleration(int16_t* x, int16_t* y, int16_t* z);
[; ;MPU6050.h: 589: int16_t MPU6050_getAccelerationX();
[; ;MPU6050.h: 590: int16_t MPU6050_getAccelerationY();
[; ;MPU6050.h: 591: int16_t MPU6050_getAccelerationZ();
[; ;MPU6050.h: 594: int16_t MPU6050_getTemperature();
[; ;MPU6050.h: 597: void MPU6050_getRotation(int16_t* x, int16_t* y, int16_t* z);
[; ;MPU6050.h: 598: int16_t MPU6050_getRotationX();
[; ;MPU6050.h: 599: int16_t MPU6050_getRotationY();
[; ;MPU6050.h: 600: int16_t MPU6050_getRotationZ();
[; ;MPU6050.h: 603: uint8_t MPU6050_getExternalSensorByte(int position);
[; ;MPU6050.h: 604: uint16_t MPU6050_getExternalSensorWord(int position);
[; ;MPU6050.h: 605: uint32_t getExternalSensorDWord(int position);
[; ;MPU6050.h: 608: bool MPU6050_getXNegMotionDetected();
[; ;MPU6050.h: 609: bool MPU6050_getXPosMotionDetected();
[; ;MPU6050.h: 610: bool MPU6050_getYNegMotionDetected();
[; ;MPU6050.h: 611: bool MPU6050_getYPosMotionDetected();
[; ;MPU6050.h: 612: bool MPU6050_getZNegMotionDetected();
[; ;MPU6050.h: 613: bool MPU6050_getZPosMotionDetected();
[; ;MPU6050.h: 614: bool MPU6050_getZeroMotionDetected();
[; ;MPU6050.h: 617: void MPU6050_setSlaveOutputByte(uint8_t num, uint8_t data);
[; ;MPU6050.h: 620: bool MPU6050_getExternalShadowDelayEnabled();
[; ;MPU6050.h: 621: void MPU6050_setExternalShadowDelayEnabled(bool enabled);
[; ;MPU6050.h: 622: bool MPU6050_getSlaveDelayEnabled(uint8_t num);
[; ;MPU6050.h: 623: void MPU6050_setSlaveDelayEnabled(uint8_t num, bool enabled);
[; ;MPU6050.h: 626: void MPU6050_resetGyroscopePath();
[; ;MPU6050.h: 627: void MPU6050_resetAccelerometerPath();
[; ;MPU6050.h: 628: void MPU6050_resetTemperaturePath();
[; ;MPU6050.h: 631: uint8_t MPU6050_getAccelerometerPowerOnDelay();
[; ;MPU6050.h: 632: void MPU6050_setAccelerometerPowerOnDelay(uint8_t delay);
[; ;MPU6050.h: 633: uint8_t MPU6050_getFreefallDetectionCounterDecrement();
[; ;MPU6050.h: 634: void MPU6050_setFreefallDetectionCounterDecrement(uint8_t decrement);
[; ;MPU6050.h: 635: uint8_t MPU6050_getMotionDetectionCounterDecrement();
[; ;MPU6050.h: 636: void MPU6050_setMotionDetectionCounterDecrement(uint8_t decrement);
[; ;MPU6050.h: 639: bool MPU6050_getFIFOEnabled();
[; ;MPU6050.h: 640: void MPU6050_setFIFOEnabled(bool enabled);
[; ;MPU6050.h: 641: bool MPU6050_getI2CMasterModeEnabled();
[; ;MPU6050.h: 642: void MPU6050_setI2CMasterModeEnabled(bool enabled);
[; ;MPU6050.h: 643: void MPU6050_switchSPIEnabled(bool enabled);
[; ;MPU6050.h: 644: void MPU6050_resetFIFO();
[; ;MPU6050.h: 645: void MPU6050_resetI2CMaster();
[; ;MPU6050.h: 646: void MPU6050_resetSensors();
[; ;MPU6050.h: 649: void MPU6050_reset();
[; ;MPU6050.h: 650: bool MPU6050_getSleepEnabled();
[; ;MPU6050.h: 651: void MPU6050_setSleepEnabled(bool enabled);
[; ;MPU6050.h: 652: bool MPU6050_getWakeCycleEnabled();
[; ;MPU6050.h: 653: void MPU6050_setWakeCycleEnabled(bool enabled);
[; ;MPU6050.h: 654: bool MPU6050_getTempSensorEnabled();
[; ;MPU6050.h: 655: void MPU6050_setTempSensorEnabled(bool enabled);
[; ;MPU6050.h: 656: uint8_t MPU6050_getClockSource();
[; ;MPU6050.h: 657: void MPU6050_setClockSource(uint8_t source);
[; ;MPU6050.h: 660: uint8_t MPU6050_getWakeFrequency();
[; ;MPU6050.h: 661: void MPU6050_setWakeFrequency(uint8_t frequency);
[; ;MPU6050.h: 662: bool MPU6050_getStandbyXAccelEnabled();
[; ;MPU6050.h: 663: void MPU6050_setStandbyXAccelEnabled(bool enabled);
[; ;MPU6050.h: 664: bool MPU6050_getStandbyYAccelEnabled();
[; ;MPU6050.h: 665: void MPU6050_setStandbyYAccelEnabled(bool enabled);
[; ;MPU6050.h: 666: bool MPU6050_getStandbyZAccelEnabled();
[; ;MPU6050.h: 667: void MPU6050_setStandbyZAccelEnabled(bool enabled);
[; ;MPU6050.h: 668: bool MPU6050_getStandbyXGyroEnabled();
[; ;MPU6050.h: 669: void MPU6050_setStandbyXGyroEnabled(bool enabled);
[; ;MPU6050.h: 670: bool MPU6050_getStandbyYGyroEnabled();
[; ;MPU6050.h: 671: void MPU6050_setStandbyYGyroEnabled(bool enabled);
[; ;MPU6050.h: 672: bool MPU6050_getStandbyZGyroEnabled();
[; ;MPU6050.h: 673: void MPU6050_setStandbyZGyroEnabled(bool enabled);
[; ;MPU6050.h: 676: uint16_t MPU6050_getFIFOCount();
[; ;MPU6050.h: 679: uint8_t MPU6050_getFIFOByte();
[; ;MPU6050.h: 680: void MPU6050_setFIFOByte(uint8_t data);
[; ;MPU6050.h: 681: void MPU6050_getFIFOBytes(uint8_t *data, uint8_t length);
[; ;MPU6050.h: 684: uint8_t MPU6050_getDeviceID();
[; ;MPU6050.h: 685: void MPU6050_setDeviceID(uint8_t id);
[; ;MPU6050.h: 690: uint8_t MPU6050_getOTPBankValid();
[; ;MPU6050.h: 691: void MPU6050_setOTPBankValid(bool enabled);
[; ;MPU6050.h: 692: int8_t getXGyroOffsetTC();
[; ;MPU6050.h: 693: void MPU6050_setXGyroOffsetTC(int8_t offset);
[; ;MPU6050.h: 696: int8_t getYGyroOffsetTC();
[; ;MPU6050.h: 697: void MPU6050_setYGyroOffsetTC(int8_t offset);
[; ;MPU6050.h: 700: int8_t getZGyroOffsetTC();
[; ;MPU6050.h: 701: void MPU6050_setZGyroOffsetTC(int8_t offset);
[; ;MPU6050.h: 704: int8_t getXFineGain();
[; ;MPU6050.h: 705: void MPU6050_setXFineGain(int8_t gain);
[; ;MPU6050.h: 708: int8_t getYFineGain();
[; ;MPU6050.h: 709: void MPU6050_setYFineGain(int8_t gain);
[; ;MPU6050.h: 712: int8_t getZFineGain();
[; ;MPU6050.h: 713: void MPU6050_setZFineGain(int8_t gain);
[; ;MPU6050.h: 716: int16_t MPU6050_getXAccelOffset();
[; ;MPU6050.h: 717: void MPU6050_setXAccelOffset(int16_t offset);
[; ;MPU6050.h: 720: int16_t MPU6050_getYAccelOffset();
[; ;MPU6050.h: 721: void MPU6050_setYAccelOffset(int16_t offset);
[; ;MPU6050.h: 724: int16_t MPU6050_getZAccelOffset();
[; ;MPU6050.h: 725: void MPU6050_setZAccelOffset(int16_t offset);
[; ;MPU6050.h: 728: int16_t MPU6050_getXGyroOffset();
[; ;MPU6050.h: 729: void MPU6050_setXGyroOffset(int16_t offset);
[; ;MPU6050.h: 732: int16_t MPU6050_getYGyroOffset();
[; ;MPU6050.h: 733: void MPU6050_setYGyroOffset(int16_t offset);
[; ;MPU6050.h: 736: int16_t MPU6050_getZGyroOffset();
[; ;MPU6050.h: 737: void MPU6050_setZGyroOffset(int16_t offset);
[; ;MPU6050.h: 740: bool MPU6050_getIntPLLReadyEnabled();
[; ;MPU6050.h: 741: void MPU6050_setIntPLLReadyEnabled(bool enabled);
[; ;MPU6050.h: 742: bool MPU6050_getIntDMPEnabled();
[; ;MPU6050.h: 743: void MPU6050_setIntDMPEnabled(bool enabled);
[; ;MPU6050.h: 746: bool MPU6050_getDMPInt5Status();
[; ;MPU6050.h: 747: bool MPU6050_getDMPInt4Status();
[; ;MPU6050.h: 748: bool MPU6050_getDMPInt3Status();
[; ;MPU6050.h: 749: bool MPU6050_getDMPInt2Status();
[; ;MPU6050.h: 750: bool MPU6050_getDMPInt1Status();
[; ;MPU6050.h: 751: bool MPU6050_getDMPInt0Status();
[; ;MPU6050.h: 754: bool MPU6050_getIntPLLReadyStatus();
[; ;MPU6050.h: 755: bool MPU6050_getIntDMPStatus();
[; ;MPU6050.h: 758: bool MPU6050_getDMPEnabled();
[; ;MPU6050.h: 759: void MPU6050_setDMPEnabled(bool enabled);
[; ;MPU6050.h: 760: void MPU6050_resetDMP();
[; ;MPU6050.h: 763: void MPU6050_setMemoryBank(uint8_t bank, bool prefetchEnabled, bool userBank);
[; ;MPU6050.h: 766: void MPU6050_setMemoryStartAddress(uint8_t address);
[; ;MPU6050.h: 769: uint8_t MPU6050_readMemoryByte();
[; ;MPU6050.h: 770: void MPU6050_writeMemoryByte(uint8_t data);
[; ;MPU6050.h: 771: void MPU6050_readMemoryBlock(uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address);
[; ;MPU6050.h: 779: uint8_t MPU6050_getDMPConfig1();
[; ;MPU6050.h: 780: void MPU6050_setDMPConfig1(uint8_t config);
[; ;MPU6050.h: 783: uint8_t MPU6050_getDMPConfig2();
[; ;MPU6050.h: 784: void MPU6050_setDMPConfig2(uint8_t config);
"43 MPU6050.c
[v _mpu6050 `S397 ~T0 @X0 1 e ]
[; ;MPU6050.c: 43: MPU6050_t mpu6050;
"51
[v _MPU6050 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 51: void MPU6050(uint8_t address) {
[e :U _MPU6050 ]
[v _address `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 52: mpu6050.devAddr = address;
"52
[e = . _mpu6050 0 _address ]
[; ;MPU6050.c: 53: }
"53
[e :UE 398 ]
}
"62
[v _MPU6050_initialize `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 62: void MPU6050_initialize() {
[e :U _MPU6050_initialize ]
[f ]
[; ;MPU6050.c: 63: MPU6050_setClockSource(0x01);
"63
[e ( _MPU6050_setClockSource (1 -> -> 1 `i `uc ]
[; ;MPU6050.c: 64: MPU6050_setFullScaleGyroRange(0x00);
"64
[e ( _MPU6050_setFullScaleGyroRange (1 -> -> 0 `i `uc ]
[; ;MPU6050.c: 65: MPU6050_setFullScaleAccelRange(0x00);
"65
[e ( _MPU6050_setFullScaleAccelRange (1 -> -> 0 `i `uc ]
[; ;MPU6050.c: 66: MPU6050_setSleepEnabled(0);
"66
[e ( _MPU6050_setSleepEnabled (1 -> -> 0 `i `uc ]
[; ;MPU6050.c: 67: }
"67
[e :UE 399 ]
}
"73
[v _MPU6050_testConnection `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 73: bool MPU6050_testConnection() {
[e :U _MPU6050_testConnection ]
[f ]
[; ;MPU6050.c: 74: return MPU6050_getDeviceID() == 0x34;
"74
[e ) -> -> == -> ( _MPU6050_getDeviceID ..  `i -> 52 `i `i `uc ]
[e $UE 400  ]
[; ;MPU6050.c: 75: }
"75
[e :UE 400 ]
}
"85
[v _MPU6050_getAuxVDDIOLevel `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 85: uint8_t MPU6050_getAuxVDDIOLevel() {
[e :U _MPU6050_getAuxVDDIOLevel ]
[f ]
[; ;MPU6050.c: 86: I2Cdev_readBit(mpu6050.devAddr, 0x01, 7, mpu6050.buffer);
"86
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 1 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 87: return mpu6050.buffer[0];
"87
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 401  ]
[; ;MPU6050.c: 88: }
"88
[e :UE 401 ]
}
"95
[v _MPU6050_setAuxVDDIOLevel `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 95: void MPU6050_setAuxVDDIOLevel(uint8_t level) {
[e :U _MPU6050_setAuxVDDIOLevel ]
[v _level `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 96: I2Cdev_writeBit(mpu6050.devAddr, 0x01, 7, level);
"96
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 1 `i `uc -> -> 7 `i `uc _level ]
[; ;MPU6050.c: 97: }
"97
[e :UE 402 ]
}
"122
[v _MPU6050_getRate `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 122: uint8_t MPU6050_getRate() {
[e :U _MPU6050_getRate ]
[f ]
[; ;MPU6050.c: 123: I2Cdev_readByte(mpu6050.devAddr, 0x19, mpu6050.buffer);
"123
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 25 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 124: return mpu6050.buffer[0];
"124
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 403  ]
[; ;MPU6050.c: 125: }
"125
[e :UE 403 ]
}
"131
[v _MPU6050_setRate `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 131: void MPU6050_setRate(uint8_t rate) {
[e :U _MPU6050_setRate ]
[v _rate `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 132: I2Cdev_writeByte(mpu6050.devAddr, 0x19, rate);
"132
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 25 `i `uc _rate ]
[; ;MPU6050.c: 133: }
"133
[e :UE 404 ]
}
"164
[v _MPU6050_getExternalFrameSync `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 164: uint8_t MPU6050_getExternalFrameSync() {
[e :U _MPU6050_getExternalFrameSync ]
[f ]
[; ;MPU6050.c: 165: I2Cdev_readBits(mpu6050.devAddr, 0x1A, 5, 3, mpu6050.buffer);
"165
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 26 `i `uc -> -> 5 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 166: return mpu6050.buffer[0];
"166
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 405  ]
[; ;MPU6050.c: 167: }
"167
[e :UE 405 ]
}
"173
[v _MPU6050_setExternalFrameSync `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 173: void MPU6050_setExternalFrameSync(uint8_t sync) {
[e :U _MPU6050_setExternalFrameSync ]
[v _sync `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 174: I2Cdev_writeBits(mpu6050.devAddr, 0x1A, 5, 3, sync);
"174
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 26 `i `uc -> -> 5 `i `uc -> -> 3 `i `uc _sync ]
[; ;MPU6050.c: 175: }
"175
[e :UE 406 ]
}
"204
[v _MPU6050_getDLPFMode `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 204: uint8_t MPU6050_getDLPFMode() {
[e :U _MPU6050_getDLPFMode ]
[f ]
[; ;MPU6050.c: 205: I2Cdev_readBits(mpu6050.devAddr, 0x1A, 2, 3, mpu6050.buffer);
"205
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 26 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 206: return mpu6050.buffer[0];
"206
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 407  ]
[; ;MPU6050.c: 207: }
"207
[e :UE 407 ]
}
"216
[v _MPU6050_setDLPFMode `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 216: void MPU6050_setDLPFMode(uint8_t mode) {
[e :U _MPU6050_setDLPFMode ]
[v _mode `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 217: I2Cdev_writeBits(mpu6050.devAddr, 0x1A, 2, 3, mode);
"217
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 26 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc _mode ]
[; ;MPU6050.c: 218: }
"218
[e :UE 408 ]
}
"239
[v _MPU6050_getFullScaleGyroRange `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 239: uint8_t MPU6050_getFullScaleGyroRange() {
[e :U _MPU6050_getFullScaleGyroRange ]
[f ]
[; ;MPU6050.c: 240: I2Cdev_readBits(mpu6050.devAddr, 0x1B, 4, 2, mpu6050.buffer);
"240
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 27 `i `uc -> -> 4 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 241: return mpu6050.buffer[0];
"241
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 409  ]
[; ;MPU6050.c: 242: }
"242
[e :UE 409 ]
}
"251
[v _MPU6050_setFullScaleGyroRange `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 251: void MPU6050_setFullScaleGyroRange(uint8_t range) {
[e :U _MPU6050_setFullScaleGyroRange ]
[v _range `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 252: I2Cdev_writeBits(mpu6050.devAddr, 0x1B, 4, 2, range);
"252
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 27 `i `uc -> -> 4 `i `uc -> -> 2 `i `uc _range ]
[; ;MPU6050.c: 253: }
"253
[e :UE 410 ]
}
"261
[v _MPU6050_getAccelXSelfTest `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 261: bool MPU6050_getAccelXSelfTest() {
[e :U _MPU6050_getAccelXSelfTest ]
[f ]
[; ;MPU6050.c: 262: I2Cdev_readBit(mpu6050.devAddr, 0x1C, 7, mpu6050.buffer);
"262
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 263: return mpu6050.buffer[0];
"263
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 411  ]
[; ;MPU6050.c: 264: }
"264
[e :UE 411 ]
}
"269
[v _MPU6050_setAccelXSelfTest `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 269: void MPU6050_setAccelXSelfTest(bool enabled) {
[e :U _MPU6050_setAccelXSelfTest ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 270: I2Cdev_writeBit(mpu6050.devAddr, 0x1C, 7, enabled);
"270
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 271: }
"271
[e :UE 412 ]
}
"276
[v _MPU6050_getAccelYSelfTest `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 276: bool MPU6050_getAccelYSelfTest() {
[e :U _MPU6050_getAccelYSelfTest ]
[f ]
[; ;MPU6050.c: 277: I2Cdev_readBit(mpu6050.devAddr, 0x1C, 6, mpu6050.buffer);
"277
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 278: return mpu6050.buffer[0];
"278
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 413  ]
[; ;MPU6050.c: 279: }
"279
[e :UE 413 ]
}
"284
[v _MPU6050_setAccelYSelfTest `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 284: void MPU6050_setAccelYSelfTest(bool enabled) {
[e :U _MPU6050_setAccelYSelfTest ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 285: I2Cdev_writeBit(mpu6050.devAddr, 0x1C, 6, enabled);
"285
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 286: }
"286
[e :UE 414 ]
}
"291
[v _MPU6050_getAccelZSelfTest `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 291: bool MPU6050_getAccelZSelfTest() {
[e :U _MPU6050_getAccelZSelfTest ]
[f ]
[; ;MPU6050.c: 292: I2Cdev_readBit(mpu6050.devAddr, 0x1C, 5, mpu6050.buffer);
"292
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 293: return mpu6050.buffer[0];
"293
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 415  ]
[; ;MPU6050.c: 294: }
"294
[e :UE 415 ]
}
"299
[v _MPU6050_setAccelZSelfTest `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 299: void MPU6050_setAccelZSelfTest(bool enabled) {
[e :U _MPU6050_setAccelZSelfTest ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 300: I2Cdev_writeBit(mpu6050.devAddr, 0x1C, 5, enabled);
"300
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 301: }
"301
[e :UE 416 ]
}
"319
[v _MPU6050_getFullScaleAccelRange `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 319: uint8_t MPU6050_getFullScaleAccelRange() {
[e :U _MPU6050_getFullScaleAccelRange ]
[f ]
[; ;MPU6050.c: 320: I2Cdev_readBits(mpu6050.devAddr, 0x1C, 4, 2, mpu6050.buffer);
"320
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 4 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 321: return mpu6050.buffer[0];
"321
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 417  ]
[; ;MPU6050.c: 322: }
"322
[e :UE 417 ]
}
"327
[v _MPU6050_setFullScaleAccelRange `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 327: void MPU6050_setFullScaleAccelRange(uint8_t range) {
[e :U _MPU6050_setFullScaleAccelRange ]
[v _range `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 328: I2Cdev_writeBits(mpu6050.devAddr, 0x1C, 4, 2, range);
"328
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 4 `i `uc -> -> 2 `i `uc _range ]
[; ;MPU6050.c: 329: }
"329
[e :UE 418 ]
}
"365
[v _MPU6050_getDHPFMode `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 365: uint8_t MPU6050_getDHPFMode() {
[e :U _MPU6050_getDHPFMode ]
[f ]
[; ;MPU6050.c: 366: I2Cdev_readBits(mpu6050.devAddr, 0x1C, 2, 3, mpu6050.buffer);
"366
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 367: return mpu6050.buffer[0];
"367
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 419  ]
[; ;MPU6050.c: 368: }
"368
[e :UE 419 ]
}
"375
[v _MPU6050_setDHPFMode `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 375: void MPU6050_setDHPFMode(uint8_t bandwidth) {
[e :U _MPU6050_setDHPFMode ]
[v _bandwidth `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 376: I2Cdev_writeBits(mpu6050.devAddr, 0x1C, 2, 3, bandwidth);
"376
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc _bandwidth ]
[; ;MPU6050.c: 377: }
"377
[e :UE 420 ]
}
"396
[v _MPU6050_getFreefallDetectionThreshold `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 396: uint8_t MPU6050_getFreefallDetectionThreshold() {
[e :U _MPU6050_getFreefallDetectionThreshold ]
[f ]
[; ;MPU6050.c: 397: I2Cdev_readByte(mpu6050.devAddr, 0x1D, mpu6050.buffer);
"397
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 29 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 398: return mpu6050.buffer[0];
"398
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 421  ]
[; ;MPU6050.c: 399: }
"399
[e :UE 421 ]
}
"405
[v _MPU6050_setFreefallDetectionThreshold `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 405: void MPU6050_setFreefallDetectionThreshold(uint8_t threshold) {
[e :U _MPU6050_setFreefallDetectionThreshold ]
[v _threshold `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 406: I2Cdev_writeByte(mpu6050.devAddr, 0x1D, threshold);
"406
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 29 `i `uc _threshold ]
[; ;MPU6050.c: 407: }
"407
[e :UE 422 ]
}
"428
[v _MPU6050_getFreefallDetectionDuration `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 428: uint8_t MPU6050_getFreefallDetectionDuration() {
[e :U _MPU6050_getFreefallDetectionDuration ]
[f ]
[; ;MPU6050.c: 429: I2Cdev_readByte(mpu6050.devAddr, 0x1E, mpu6050.buffer);
"429
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 30 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 430: return mpu6050.buffer[0];
"430
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 423  ]
[; ;MPU6050.c: 431: }
"431
[e :UE 423 ]
}
"437
[v _MPU6050_setFreefallDetectionDuration `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 437: void MPU6050_setFreefallDetectionDuration(uint8_t duration) {
[e :U _MPU6050_setFreefallDetectionDuration ]
[v _duration `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 438: I2Cdev_writeByte(mpu6050.devAddr, 0x1E, duration);
"438
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 30 `i `uc _duration ]
[; ;MPU6050.c: 439: }
"439
[e :UE 424 ]
}
"462
[v _MPU6050_getMotionDetectionThreshold `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 462: uint8_t MPU6050_getMotionDetectionThreshold() {
[e :U _MPU6050_getMotionDetectionThreshold ]
[f ]
[; ;MPU6050.c: 463: I2Cdev_readByte(mpu6050.devAddr, 0x1F, mpu6050.buffer);
"463
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 31 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 464: return mpu6050.buffer[0];
"464
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 425  ]
[; ;MPU6050.c: 465: }
"465
[e :UE 425 ]
}
"471
[v _MPU6050_setMotionDetectionThreshold `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 471: void MPU6050_setMotionDetectionThreshold(uint8_t threshold) {
[e :U _MPU6050_setMotionDetectionThreshold ]
[v _threshold `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 472: I2Cdev_writeByte(mpu6050.devAddr, 0x1F, threshold);
"472
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 31 `i `uc _threshold ]
[; ;MPU6050.c: 473: }
"473
[e :UE 426 ]
}
"492
[v _MPU6050_getMotionDetectionDuration `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 492: uint8_t MPU6050_getMotionDetectionDuration() {
[e :U _MPU6050_getMotionDetectionDuration ]
[f ]
[; ;MPU6050.c: 493: I2Cdev_readByte(mpu6050.devAddr, 0x20, mpu6050.buffer);
"493
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 32 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 494: return mpu6050.buffer[0];
"494
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 427  ]
[; ;MPU6050.c: 495: }
"495
[e :UE 427 ]
}
"501
[v _MPU6050_setMotionDetectionDuration `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 501: void MPU6050_setMotionDetectionDuration(uint8_t duration) {
[e :U _MPU6050_setMotionDetectionDuration ]
[v _duration `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 502: I2Cdev_writeByte(mpu6050.devAddr, 0x20, duration);
"502
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 32 `i `uc _duration ]
[; ;MPU6050.c: 503: }
"503
[e :UE 428 ]
}
"532
[v _MPU6050_getZeroMotionDetectionThreshold `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 532: uint8_t MPU6050_getZeroMotionDetectionThreshold() {
[e :U _MPU6050_getZeroMotionDetectionThreshold ]
[f ]
[; ;MPU6050.c: 533: I2Cdev_readByte(mpu6050.devAddr, 0x21, mpu6050.buffer);
"533
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 33 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 534: return mpu6050.buffer[0];
"534
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 429  ]
[; ;MPU6050.c: 535: }
"535
[e :UE 429 ]
}
"541
[v _MPU6050_setZeroMotionDetectionThreshold `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 541: void MPU6050_setZeroMotionDetectionThreshold(uint8_t threshold) {
[e :U _MPU6050_setZeroMotionDetectionThreshold ]
[v _threshold `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 542: I2Cdev_writeByte(mpu6050.devAddr, 0x21, threshold);
"542
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 33 `i `uc _threshold ]
[; ;MPU6050.c: 543: }
"543
[e :UE 430 ]
}
"563
[v _MPU6050_getZeroMotionDetectionDuration `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 563: uint8_t MPU6050_getZeroMotionDetectionDuration() {
[e :U _MPU6050_getZeroMotionDetectionDuration ]
[f ]
[; ;MPU6050.c: 564: I2Cdev_readByte(mpu6050.devAddr, 0x22, mpu6050.buffer);
"564
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 34 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 565: return mpu6050.buffer[0];
"565
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 431  ]
[; ;MPU6050.c: 566: }
"566
[e :UE 431 ]
}
"572
[v _MPU6050_setZeroMotionDetectionDuration `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 572: void MPU6050_setZeroMotionDetectionDuration(uint8_t duration) {
[e :U _MPU6050_setZeroMotionDetectionDuration ]
[v _duration `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 573: I2Cdev_writeByte(mpu6050.devAddr, 0x22, duration);
"573
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 34 `i `uc _duration ]
[; ;MPU6050.c: 574: }
"574
[e :UE 432 ]
}
"584
[v _MPU6050_getTempFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 584: bool MPU6050_getTempFIFOEnabled() {
[e :U _MPU6050_getTempFIFOEnabled ]
[f ]
[; ;MPU6050.c: 585: I2Cdev_readBit(mpu6050.devAddr, 0x23, 7, mpu6050.buffer);
"585
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 586: return mpu6050.buffer[0];
"586
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 433  ]
[; ;MPU6050.c: 587: }
"587
[e :UE 433 ]
}
"593
[v _MPU6050_setTempFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 593: void MPU6050_setTempFIFOEnabled(bool enabled) {
[e :U _MPU6050_setTempFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 594: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 7, enabled);
"594
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 595: }
"595
[e :UE 434 ]
}
"602
[v _MPU6050_getXGyroFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 602: bool MPU6050_getXGyroFIFOEnabled() {
[e :U _MPU6050_getXGyroFIFOEnabled ]
[f ]
[; ;MPU6050.c: 603: I2Cdev_readBit(mpu6050.devAddr, 0x23, 6, mpu6050.buffer);
"603
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 604: return mpu6050.buffer[0];
"604
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 435  ]
[; ;MPU6050.c: 605: }
"605
[e :UE 435 ]
}
"611
[v _MPU6050_setXGyroFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 611: void MPU6050_setXGyroFIFOEnabled(bool enabled) {
[e :U _MPU6050_setXGyroFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 612: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 6, enabled);
"612
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 613: }
"613
[e :UE 436 ]
}
"620
[v _MPU6050_getYGyroFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 620: bool MPU6050_getYGyroFIFOEnabled() {
[e :U _MPU6050_getYGyroFIFOEnabled ]
[f ]
[; ;MPU6050.c: 621: I2Cdev_readBit(mpu6050.devAddr, 0x23, 5, mpu6050.buffer);
"621
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 622: return mpu6050.buffer[0];
"622
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 437  ]
[; ;MPU6050.c: 623: }
"623
[e :UE 437 ]
}
"629
[v _MPU6050_setYGyroFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 629: void MPU6050_setYGyroFIFOEnabled(bool enabled) {
[e :U _MPU6050_setYGyroFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 630: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 5, enabled);
"630
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 631: }
"631
[e :UE 438 ]
}
"638
[v _MPU6050_getZGyroFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 638: bool MPU6050_getZGyroFIFOEnabled() {
[e :U _MPU6050_getZGyroFIFOEnabled ]
[f ]
[; ;MPU6050.c: 639: I2Cdev_readBit(mpu6050.devAddr, 0x23, 4, mpu6050.buffer);
"639
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 640: return mpu6050.buffer[0];
"640
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 439  ]
[; ;MPU6050.c: 641: }
"641
[e :UE 439 ]
}
"647
[v _MPU6050_setZGyroFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 647: void MPU6050_setZGyroFIFOEnabled(bool enabled) {
[e :U _MPU6050_setZGyroFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 648: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 4, enabled);
"648
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 649: }
"649
[e :UE 440 ]
}
"657
[v _MPU6050_getAccelFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 657: bool MPU6050_getAccelFIFOEnabled() {
[e :U _MPU6050_getAccelFIFOEnabled ]
[f ]
[; ;MPU6050.c: 658: I2Cdev_readBit(mpu6050.devAddr, 0x23, 3, mpu6050.buffer);
"658
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 659: return mpu6050.buffer[0];
"659
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 441  ]
[; ;MPU6050.c: 660: }
"660
[e :UE 441 ]
}
"666
[v _MPU6050_setAccelFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 666: void MPU6050_setAccelFIFOEnabled(bool enabled) {
[e :U _MPU6050_setAccelFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 667: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 3, enabled);
"667
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 3 `i `uc _enabled ]
[; ;MPU6050.c: 668: }
"668
[e :UE 442 ]
}
"675
[v _MPU6050_getSlave2FIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 675: bool MPU6050_getSlave2FIFOEnabled() {
[e :U _MPU6050_getSlave2FIFOEnabled ]
[f ]
[; ;MPU6050.c: 676: I2Cdev_readBit(mpu6050.devAddr, 0x23, 2, mpu6050.buffer);
"676
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 677: return mpu6050.buffer[0];
"677
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 443  ]
[; ;MPU6050.c: 678: }
"678
[e :UE 443 ]
}
"684
[v _MPU6050_setSlave2FIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 684: void MPU6050_setSlave2FIFOEnabled(bool enabled) {
[e :U _MPU6050_setSlave2FIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 685: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 2, enabled);
"685
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 2 `i `uc _enabled ]
[; ;MPU6050.c: 686: }
"686
[e :UE 444 ]
}
"693
[v _MPU6050_getSlave1FIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 693: bool MPU6050_getSlave1FIFOEnabled() {
[e :U _MPU6050_getSlave1FIFOEnabled ]
[f ]
[; ;MPU6050.c: 694: I2Cdev_readBit(mpu6050.devAddr, 0x23, 1, mpu6050.buffer);
"694
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 695: return mpu6050.buffer[0];
"695
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 445  ]
[; ;MPU6050.c: 696: }
"696
[e :UE 445 ]
}
"702
[v _MPU6050_setSlave1FIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 702: void MPU6050_setSlave1FIFOEnabled(bool enabled) {
[e :U _MPU6050_setSlave1FIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 703: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 1, enabled);
"703
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 1 `i `uc _enabled ]
[; ;MPU6050.c: 704: }
"704
[e :UE 446 ]
}
"711
[v _MPU6050_getSlave0FIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 711: bool MPU6050_getSlave0FIFOEnabled() {
[e :U _MPU6050_getSlave0FIFOEnabled ]
[f ]
[; ;MPU6050.c: 712: I2Cdev_readBit(mpu6050.devAddr, 0x23, 0, mpu6050.buffer);
"712
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 713: return mpu6050.buffer[0];
"713
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 447  ]
[; ;MPU6050.c: 714: }
"714
[e :UE 447 ]
}
"720
[v _MPU6050_setSlave0FIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 720: void MPU6050_setSlave0FIFOEnabled(bool enabled) {
[e :U _MPU6050_setSlave0FIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 721: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 0, enabled);
"721
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 722: }
"722
[e :UE 448 ]
}
"741
[v _MPU6050_getMultiMasterEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 741: bool MPU6050_getMultiMasterEnabled() {
[e :U _MPU6050_getMultiMasterEnabled ]
[f ]
[; ;MPU6050.c: 742: I2Cdev_readBit(mpu6050.devAddr, 0x24, 7, mpu6050.buffer);
"742
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 743: return mpu6050.buffer[0];
"743
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 449  ]
[; ;MPU6050.c: 744: }
"744
[e :UE 449 ]
}
"750
[v _MPU6050_setMultiMasterEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 750: void MPU6050_setMultiMasterEnabled(bool enabled) {
[e :U _MPU6050_setMultiMasterEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 751: I2Cdev_writeBit(mpu6050.devAddr, 0x24, 7, enabled);
"751
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 752: }
"752
[e :UE 450 ]
}
"764
[v _MPU6050_getWaitForExternalSensorEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 764: bool MPU6050_getWaitForExternalSensorEnabled() {
[e :U _MPU6050_getWaitForExternalSensorEnabled ]
[f ]
[; ;MPU6050.c: 765: I2Cdev_readBit(mpu6050.devAddr, 0x24, 6, mpu6050.buffer);
"765
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 766: return mpu6050.buffer[0];
"766
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 451  ]
[; ;MPU6050.c: 767: }
"767
[e :UE 451 ]
}
"773
[v _MPU6050_setWaitForExternalSensorEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 773: void MPU6050_setWaitForExternalSensorEnabled(bool enabled) {
[e :U _MPU6050_setWaitForExternalSensorEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 774: I2Cdev_writeBit(mpu6050.devAddr, 0x24, 6, enabled);
"774
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 775: }
"775
[e :UE 452 ]
}
"782
[v _MPU6050_getSlave3FIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 782: bool MPU6050_getSlave3FIFOEnabled() {
[e :U _MPU6050_getSlave3FIFOEnabled ]
[f ]
[; ;MPU6050.c: 783: I2Cdev_readBit(mpu6050.devAddr, 0x24, 5, mpu6050.buffer);
"783
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 784: return mpu6050.buffer[0];
"784
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 453  ]
[; ;MPU6050.c: 785: }
"785
[e :UE 453 ]
}
"791
[v _MPU6050_setSlave3FIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 791: void MPU6050_setSlave3FIFOEnabled(bool enabled) {
[e :U _MPU6050_setSlave3FIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 792: I2Cdev_writeBit(mpu6050.devAddr, 0x24, 5, enabled);
"792
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 793: }
"793
[e :UE 454 ]
}
"804
[v _MPU6050_getSlaveReadWriteTransitionEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 804: bool MPU6050_getSlaveReadWriteTransitionEnabled() {
[e :U _MPU6050_getSlaveReadWriteTransitionEnabled ]
[f ]
[; ;MPU6050.c: 805: I2Cdev_readBit(mpu6050.devAddr, 0x24, 4, mpu6050.buffer);
"805
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 806: return mpu6050.buffer[0];
"806
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 455  ]
[; ;MPU6050.c: 807: }
"807
[e :UE 455 ]
}
"813
[v _MPU6050_setSlaveReadWriteTransitionEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 813: void MPU6050_setSlaveReadWriteTransitionEnabled(bool enabled) {
[e :U _MPU6050_setSlaveReadWriteTransitionEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 814: I2Cdev_writeBit(mpu6050.devAddr, 0x24, 4, enabled);
"814
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 815: }
"815
[e :UE 456 ]
}
"845
[v _MPU6050_getMasterClockSpeed `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 845: uint8_t MPU6050_getMasterClockSpeed() {
[e :U _MPU6050_getMasterClockSpeed ]
[f ]
[; ;MPU6050.c: 846: I2Cdev_readBits(mpu6050.devAddr, 0x24, 3, 4, mpu6050.buffer);
"846
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 3 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 847: return mpu6050.buffer[0];
"847
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 457  ]
[; ;MPU6050.c: 848: }
"848
[e :UE 457 ]
}
"853
[v _MPU6050_setMasterClockSpeed `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 853: void MPU6050_setMasterClockSpeed(uint8_t speed) {
[e :U _MPU6050_setMasterClockSpeed ]
[v _speed `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 854: I2Cdev_writeBits(mpu6050.devAddr, 0x24, 3, 4, speed);
"854
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 3 `i `uc -> -> 4 `i `uc _speed ]
[; ;MPU6050.c: 855: }
"855
[e :UE 458 ]
}
"900
[v _MPU6050_getSlaveAddress `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 900: uint8_t MPU6050_getSlaveAddress(uint8_t num) {
[e :U _MPU6050_getSlaveAddress ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 901: if (num > 3) return 0;
"901
[e $ ! > -> _num `i -> 3 `i 460  ]
[e ) -> -> 0 `i `uc ]
[e $UE 459  ]
[e :U 460 ]
[; ;MPU6050.c: 902: I2Cdev_readByte(mpu6050.devAddr, 0x25 + num*3, mpu6050.buffer);
"902
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> + -> 37 `i * -> _num `i -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 903: return mpu6050.buffer[0];
"903
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 459  ]
[; ;MPU6050.c: 904: }
"904
[e :UE 459 ]
}
"911
[v _MPU6050_setSlaveAddress `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 911: void MPU6050_setSlaveAddress(uint8_t num, uint8_t address) {
[e :U _MPU6050_setSlaveAddress ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _address `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 912: if (num > 3) return;
"912
[e $ ! > -> _num `i -> 3 `i 462  ]
[e $UE 461  ]
[e :U 462 ]
[; ;MPU6050.c: 913: I2Cdev_writeByte(mpu6050.devAddr, 0x25 + num*3, address);
"913
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> + -> 37 `i * -> _num `i -> 3 `i `uc _address ]
[; ;MPU6050.c: 914: }
"914
[e :UE 461 ]
}
"926
[v _MPU6050_getSlaveRegister `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 926: uint8_t MPU6050_getSlaveRegister(uint8_t num) {
[e :U _MPU6050_getSlaveRegister ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 927: if (num > 3) return 0;
"927
[e $ ! > -> _num `i -> 3 `i 464  ]
[e ) -> -> 0 `i `uc ]
[e $UE 463  ]
[e :U 464 ]
[; ;MPU6050.c: 928: I2Cdev_readByte(mpu6050.devAddr, 0x26 + num*3, mpu6050.buffer);
"928
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> + -> 38 `i * -> _num `i -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 929: return mpu6050.buffer[0];
"929
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 463  ]
[; ;MPU6050.c: 930: }
"930
[e :UE 463 ]
}
"937
[v _MPU6050_setSlaveRegister `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 937: void MPU6050_setSlaveRegister(uint8_t num, uint8_t reg) {
[e :U _MPU6050_setSlaveRegister ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _reg `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 938: if (num > 3) return;
"938
[e $ ! > -> _num `i -> 3 `i 466  ]
[e $UE 465  ]
[e :U 466 ]
[; ;MPU6050.c: 939: I2Cdev_writeByte(mpu6050.devAddr, 0x26 + num*3, reg);
"939
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> + -> 38 `i * -> _num `i -> 3 `i `uc _reg ]
[; ;MPU6050.c: 940: }
"940
[e :UE 465 ]
}
"948
[v _MPU6050_getSlaveEnabled `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 948: bool MPU6050_getSlaveEnabled(uint8_t num) {
[e :U _MPU6050_getSlaveEnabled ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 949: if (num > 3) return 0;
"949
[e $ ! > -> _num `i -> 3 `i 468  ]
[e ) -> -> 0 `i `uc ]
[e $UE 467  ]
[e :U 468 ]
[; ;MPU6050.c: 950: I2Cdev_readBit(mpu6050.devAddr, 0x27 + num*3, 7, mpu6050.buffer);
"950
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 951: return mpu6050.buffer[0];
"951
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 467  ]
[; ;MPU6050.c: 952: }
"952
[e :UE 467 ]
}
"959
[v _MPU6050_setSlaveEnabled `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 959: void MPU6050_setSlaveEnabled(uint8_t num, bool enabled) {
[e :U _MPU6050_setSlaveEnabled ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _enabled `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 960: if (num > 3) return;
"960
[e $ ! > -> _num `i -> 3 `i 470  ]
[e $UE 469  ]
[e :U 470 ]
[; ;MPU6050.c: 961: I2Cdev_writeBit(mpu6050.devAddr, 0x27 + num*3, 7, enabled);
"961
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 962: }
"962
[e :UE 469 ]
}
"974
[v _MPU6050_getSlaveWordByteSwap `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 974: bool MPU6050_getSlaveWordByteSwap(uint8_t num) {
[e :U _MPU6050_getSlaveWordByteSwap ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 975: if (num > 3) return 0;
"975
[e $ ! > -> _num `i -> 3 `i 472  ]
[e ) -> -> 0 `i `uc ]
[e $UE 471  ]
[e :U 472 ]
[; ;MPU6050.c: 976: I2Cdev_readBit(mpu6050.devAddr, 0x27 + num*3, 6, mpu6050.buffer);
"976
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 977: return mpu6050.buffer[0];
"977
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 471  ]
[; ;MPU6050.c: 978: }
"978
[e :UE 471 ]
}
"985
[v _MPU6050_setSlaveWordByteSwap `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 985: void MPU6050_setSlaveWordByteSwap(uint8_t num, bool enabled) {
[e :U _MPU6050_setSlaveWordByteSwap ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _enabled `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 986: if (num > 3) return;
"986
[e $ ! > -> _num `i -> 3 `i 474  ]
[e $UE 473  ]
[e :U 474 ]
[; ;MPU6050.c: 987: I2Cdev_writeBit(mpu6050.devAddr, 0x27 + num*3, 6, enabled);
"987
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 988: }
"988
[e :UE 473 ]
}
"999
[v _MPU6050_getSlaveWriteMode `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 999: bool MPU6050_getSlaveWriteMode(uint8_t num) {
[e :U _MPU6050_getSlaveWriteMode ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1000: if (num > 3) return 0;
"1000
[e $ ! > -> _num `i -> 3 `i 476  ]
[e ) -> -> 0 `i `uc ]
[e $UE 475  ]
[e :U 476 ]
[; ;MPU6050.c: 1001: I2Cdev_readBit(mpu6050.devAddr, 0x27 + num*3, 5, mpu6050.buffer);
"1001
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1002: return mpu6050.buffer[0];
"1002
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 475  ]
[; ;MPU6050.c: 1003: }
"1003
[e :UE 475 ]
}
"1010
[v _MPU6050_setSlaveWriteMode `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 1010: void MPU6050_setSlaveWriteMode(uint8_t num, bool mode) {
[e :U _MPU6050_setSlaveWriteMode ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _mode `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 1011: if (num > 3) return;
"1011
[e $ ! > -> _num `i -> 3 `i 478  ]
[e $UE 477  ]
[e :U 478 ]
[; ;MPU6050.c: 1012: I2Cdev_writeBit(mpu6050.devAddr, 0x27 + num*3, 5, mode);
"1012
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 5 `i `uc _mode ]
[; ;MPU6050.c: 1013: }
"1013
[e :UE 477 ]
}
"1025
[v _MPU6050_getSlaveWordGroupOffset `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1025: bool MPU6050_getSlaveWordGroupOffset(uint8_t num) {
[e :U _MPU6050_getSlaveWordGroupOffset ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1026: if (num > 3) return 0;
"1026
[e $ ! > -> _num `i -> 3 `i 480  ]
[e ) -> -> 0 `i `uc ]
[e $UE 479  ]
[e :U 480 ]
[; ;MPU6050.c: 1027: I2Cdev_readBit(mpu6050.devAddr, 0x27 + num*3, 4, mpu6050.buffer);
"1027
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1028: return mpu6050.buffer[0];
"1028
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 479  ]
[; ;MPU6050.c: 1029: }
"1029
[e :UE 479 ]
}
"1036
[v _MPU6050_setSlaveWordGroupOffset `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 1036: void MPU6050_setSlaveWordGroupOffset(uint8_t num, bool enabled) {
[e :U _MPU6050_setSlaveWordGroupOffset ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _enabled `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 1037: if (num > 3) return;
"1037
[e $ ! > -> _num `i -> 3 `i 482  ]
[e $UE 481  ]
[e :U 482 ]
[; ;MPU6050.c: 1038: I2Cdev_writeBit(mpu6050.devAddr, 0x27 + num*3, 4, enabled);
"1038
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 1039: }
"1039
[e :UE 481 ]
}
"1047
[v _MPU6050_getSlaveDataLength `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1047: uint8_t MPU6050_getSlaveDataLength(uint8_t num) {
[e :U _MPU6050_getSlaveDataLength ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1048: if (num > 3) return 0;
"1048
[e $ ! > -> _num `i -> 3 `i 484  ]
[e ) -> -> 0 `i `uc ]
[e $UE 483  ]
[e :U 484 ]
[; ;MPU6050.c: 1049: I2Cdev_readBits(mpu6050.devAddr, 0x27 + num*3, 3, 4, mpu6050.buffer);
"1049
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 3 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1050: return mpu6050.buffer[0];
"1050
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 483  ]
[; ;MPU6050.c: 1051: }
"1051
[e :UE 483 ]
}
"1058
[v _MPU6050_setSlaveDataLength `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 1058: void MPU6050_setSlaveDataLength(uint8_t num, uint8_t length) {
[e :U _MPU6050_setSlaveDataLength ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 1059: if (num > 3) return;
"1059
[e $ ! > -> _num `i -> 3 `i 486  ]
[e $UE 485  ]
[e :U 486 ]
[; ;MPU6050.c: 1060: I2Cdev_writeBits(mpu6050.devAddr, 0x27 + num*3, 3, 4, length);
"1060
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 3 `i `uc -> -> 4 `i `uc _length ]
[; ;MPU6050.c: 1061: }
"1061
[e :UE 485 ]
}
"1074
[v _MPU6050_getSlave4Address `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1074: uint8_t MPU6050_getSlave4Address() {
[e :U _MPU6050_getSlave4Address ]
[f ]
[; ;MPU6050.c: 1075: I2Cdev_readByte(mpu6050.devAddr, 0x31, mpu6050.buffer);
"1075
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 49 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1076: return mpu6050.buffer[0];
"1076
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 487  ]
[; ;MPU6050.c: 1077: }
"1077
[e :UE 487 ]
}
"1083
[v _MPU6050_setSlave4Address `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1083: void MPU6050_setSlave4Address(uint8_t address) {
[e :U _MPU6050_setSlave4Address ]
[v _address `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1084: I2Cdev_writeByte(mpu6050.devAddr, 0x31, address);
"1084
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 49 `i `uc _address ]
[; ;MPU6050.c: 1085: }
"1085
[e :UE 488 ]
}
"1093
[v _MPU6050_getSlave4Register `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1093: uint8_t MPU6050_getSlave4Register() {
[e :U _MPU6050_getSlave4Register ]
[f ]
[; ;MPU6050.c: 1094: I2Cdev_readByte(mpu6050.devAddr, 0x32, mpu6050.buffer);
"1094
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 50 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1095: return mpu6050.buffer[0];
"1095
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 489  ]
[; ;MPU6050.c: 1096: }
"1096
[e :UE 489 ]
}
"1102
[v _MPU6050_setSlave4Register `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1102: void MPU6050_setSlave4Register(uint8_t reg) {
[e :U _MPU6050_setSlave4Register ]
[v _reg `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1103: I2Cdev_writeByte(mpu6050.devAddr, 0x32, reg);
"1103
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 50 `i `uc _reg ]
[; ;MPU6050.c: 1104: }
"1104
[e :UE 490 ]
}
"1111
[v _MPU6050_setSlave4OutputByte `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1111: void MPU6050_setSlave4OutputByte(uint8_t data) {
[e :U _MPU6050_setSlave4OutputByte ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1112: I2Cdev_writeByte(mpu6050.devAddr, 0x33, data);
"1112
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 51 `i `uc _data ]
[; ;MPU6050.c: 1113: }
"1113
[e :UE 491 ]
}
"1120
[v _MPU6050_getSlave4Enabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1120: bool MPU6050_getSlave4Enabled() {
[e :U _MPU6050_getSlave4Enabled ]
[f ]
[; ;MPU6050.c: 1121: I2Cdev_readBit(mpu6050.devAddr, 0x34, 7, mpu6050.buffer);
"1121
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1122: return mpu6050.buffer[0];
"1122
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 492  ]
[; ;MPU6050.c: 1123: }
"1123
[e :UE 492 ]
}
"1129
[v _MPU6050_setSlave4Enabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1129: void MPU6050_setSlave4Enabled(bool enabled) {
[e :U _MPU6050_setSlave4Enabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1130: I2Cdev_writeBit(mpu6050.devAddr, 0x34, 7, enabled);
"1130
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 1131: }
"1131
[e :UE 493 ]
}
"1141
[v _MPU6050_getSlave4InterruptEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1141: bool MPU6050_getSlave4InterruptEnabled() {
[e :U _MPU6050_getSlave4InterruptEnabled ]
[f ]
[; ;MPU6050.c: 1142: I2Cdev_readBit(mpu6050.devAddr, 0x34, 6, mpu6050.buffer);
"1142
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1143: return mpu6050.buffer[0];
"1143
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 494  ]
[; ;MPU6050.c: 1144: }
"1144
[e :UE 494 ]
}
"1150
[v _MPU6050_setSlave4InterruptEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1150: void MPU6050_setSlave4InterruptEnabled(bool enabled) {
[e :U _MPU6050_setSlave4InterruptEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1151: I2Cdev_writeBit(mpu6050.devAddr, 0x34, 6, enabled);
"1151
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 1152: }
"1152
[e :UE 495 ]
}
"1162
[v _MPU6050_getSlave4WriteMode `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1162: bool MPU6050_getSlave4WriteMode() {
[e :U _MPU6050_getSlave4WriteMode ]
[f ]
[; ;MPU6050.c: 1163: I2Cdev_readBit(mpu6050.devAddr, 0x34, 5, mpu6050.buffer);
"1163
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1164: return mpu6050.buffer[0];
"1164
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 496  ]
[; ;MPU6050.c: 1165: }
"1165
[e :UE 496 ]
}
"1171
[v _MPU6050_setSlave4WriteMode `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1171: void MPU6050_setSlave4WriteMode(bool mode) {
[e :U _MPU6050_setSlave4WriteMode ]
[v _mode `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1172: I2Cdev_writeBit(mpu6050.devAddr, 0x34, 5, mode);
"1172
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 5 `i `uc _mode ]
[; ;MPU6050.c: 1173: }
"1173
[e :UE 497 ]
}
"1189
[v _MPU6050_getSlave4MasterDelay `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1189: uint8_t MPU6050_getSlave4MasterDelay() {
[e :U _MPU6050_getSlave4MasterDelay ]
[f ]
[; ;MPU6050.c: 1190: I2Cdev_readBits(mpu6050.devAddr, 0x34, 4, 5, mpu6050.buffer);
"1190
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 4 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1191: return mpu6050.buffer[0];
"1191
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 498  ]
[; ;MPU6050.c: 1192: }
"1192
[e :UE 498 ]
}
"1198
[v _MPU6050_setSlave4MasterDelay `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1198: void MPU6050_setSlave4MasterDelay(uint8_t delay) {
[e :U _MPU6050_setSlave4MasterDelay ]
[v _delay `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1199: I2Cdev_writeBits(mpu6050.devAddr, 0x34, 4, 5, delay);
"1199
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 4 `i `uc -> -> 5 `i `uc _delay ]
[; ;MPU6050.c: 1200: }
"1200
[e :UE 499 ]
}
"1207
[v _MPU6050_getSlate4InputByte `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1207: uint8_t MPU6050_getSlate4InputByte() {
[e :U _MPU6050_getSlate4InputByte ]
[f ]
[; ;MPU6050.c: 1208: I2Cdev_readByte(mpu6050.devAddr, 0x35, mpu6050.buffer);
"1208
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 53 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1209: return mpu6050.buffer[0];
"1209
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 500  ]
[; ;MPU6050.c: 1210: }
"1210
[e :UE 500 ]
}
"1223
[v _MPU6050_getPassthroughStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1223: bool MPU6050_getPassthroughStatus() {
[e :U _MPU6050_getPassthroughStatus ]
[f ]
[; ;MPU6050.c: 1224: I2Cdev_readBit(mpu6050.devAddr, 0x36, 7, mpu6050.buffer);
"1224
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1225: return mpu6050.buffer[0];
"1225
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 501  ]
[; ;MPU6050.c: 1226: }
"1226
[e :UE 501 ]
}
"1235
[v _MPU6050_getSlave4IsDone `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1235: bool MPU6050_getSlave4IsDone() {
[e :U _MPU6050_getSlave4IsDone ]
[f ]
[; ;MPU6050.c: 1236: I2Cdev_readBit(mpu6050.devAddr, 0x36, 6, mpu6050.buffer);
"1236
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1237: return mpu6050.buffer[0];
"1237
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 502  ]
[; ;MPU6050.c: 1238: }
"1238
[e :UE 502 ]
}
"1246
[v _MPU6050_getLostArbitration `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1246: bool MPU6050_getLostArbitration() {
[e :U _MPU6050_getLostArbitration ]
[f ]
[; ;MPU6050.c: 1247: I2Cdev_readBit(mpu6050.devAddr, 0x36, 5, mpu6050.buffer);
"1247
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1248: return mpu6050.buffer[0];
"1248
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 503  ]
[; ;MPU6050.c: 1249: }
"1249
[e :UE 503 ]
}
"1257
[v _MPU6050_getSlave4Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1257: bool MPU6050_getSlave4Nack() {
[e :U _MPU6050_getSlave4Nack ]
[f ]
[; ;MPU6050.c: 1258: I2Cdev_readBit(mpu6050.devAddr, 0x36, 4, mpu6050.buffer);
"1258
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1259: return mpu6050.buffer[0];
"1259
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 504  ]
[; ;MPU6050.c: 1260: }
"1260
[e :UE 504 ]
}
"1268
[v _MPU6050_getSlave3Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1268: bool MPU6050_getSlave3Nack() {
[e :U _MPU6050_getSlave3Nack ]
[f ]
[; ;MPU6050.c: 1269: I2Cdev_readBit(mpu6050.devAddr, 0x36, 3, mpu6050.buffer);
"1269
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1270: return mpu6050.buffer[0];
"1270
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 505  ]
[; ;MPU6050.c: 1271: }
"1271
[e :UE 505 ]
}
"1279
[v _MPU6050_getSlave2Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1279: bool MPU6050_getSlave2Nack() {
[e :U _MPU6050_getSlave2Nack ]
[f ]
[; ;MPU6050.c: 1280: I2Cdev_readBit(mpu6050.devAddr, 0x36, 2, mpu6050.buffer);
"1280
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1281: return mpu6050.buffer[0];
"1281
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 506  ]
[; ;MPU6050.c: 1282: }
"1282
[e :UE 506 ]
}
"1290
[v _MPU6050_getSlave1Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1290: bool MPU6050_getSlave1Nack() {
[e :U _MPU6050_getSlave1Nack ]
[f ]
[; ;MPU6050.c: 1291: I2Cdev_readBit(mpu6050.devAddr, 0x36, 1, mpu6050.buffer);
"1291
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1292: return mpu6050.buffer[0];
"1292
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 507  ]
[; ;MPU6050.c: 1293: }
"1293
[e :UE 507 ]
}
"1301
[v _MPU6050_getSlave0Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1301: bool MPU6050_getSlave0Nack() {
[e :U _MPU6050_getSlave0Nack ]
[f ]
[; ;MPU6050.c: 1302: I2Cdev_readBit(mpu6050.devAddr, 0x36, 0, mpu6050.buffer);
"1302
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1303: return mpu6050.buffer[0];
"1303
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 508  ]
[; ;MPU6050.c: 1304: }
"1304
[e :UE 508 ]
}
"1314
[v _MPU6050_getInterruptMode `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1314: bool MPU6050_getInterruptMode() {
[e :U _MPU6050_getInterruptMode ]
[f ]
[; ;MPU6050.c: 1315: I2Cdev_readBit(mpu6050.devAddr, 0x37, 7, mpu6050.buffer);
"1315
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1316: return mpu6050.buffer[0];
"1316
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 509  ]
[; ;MPU6050.c: 1317: }
"1317
[e :UE 509 ]
}
"1324
[v _MPU6050_setInterruptMode `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1324: void MPU6050_setInterruptMode(bool mode) {
[e :U _MPU6050_setInterruptMode ]
[v _mode `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1325: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 7, mode);
"1325
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 7 `i `uc _mode ]
[; ;MPU6050.c: 1326: }
"1326
[e :UE 510 ]
}
"1333
[v _MPU6050_getInterruptDrive `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1333: bool MPU6050_getInterruptDrive() {
[e :U _MPU6050_getInterruptDrive ]
[f ]
[; ;MPU6050.c: 1334: I2Cdev_readBit(mpu6050.devAddr, 0x37, 6, mpu6050.buffer);
"1334
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1335: return mpu6050.buffer[0];
"1335
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 511  ]
[; ;MPU6050.c: 1336: }
"1336
[e :UE 511 ]
}
"1343
[v _MPU6050_setInterruptDrive `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1343: void MPU6050_setInterruptDrive(bool drive) {
[e :U _MPU6050_setInterruptDrive ]
[v _drive `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1344: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 6, drive);
"1344
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 6 `i `uc _drive ]
[; ;MPU6050.c: 1345: }
"1345
[e :UE 512 ]
}
"1352
[v _MPU6050_getInterruptLatch `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1352: bool MPU6050_getInterruptLatch() {
[e :U _MPU6050_getInterruptLatch ]
[f ]
[; ;MPU6050.c: 1353: I2Cdev_readBit(mpu6050.devAddr, 0x37, 5, mpu6050.buffer);
"1353
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1354: return mpu6050.buffer[0];
"1354
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 513  ]
[; ;MPU6050.c: 1355: }
"1355
[e :UE 513 ]
}
"1362
[v _MPU6050_setInterruptLatch `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1362: void MPU6050_setInterruptLatch(bool latch) {
[e :U _MPU6050_setInterruptLatch ]
[v _latch `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1363: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 5, latch);
"1363
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 5 `i `uc _latch ]
[; ;MPU6050.c: 1364: }
"1364
[e :UE 514 ]
}
"1371
[v _MPU6050_getInterruptLatchClear `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1371: bool MPU6050_getInterruptLatchClear() {
[e :U _MPU6050_getInterruptLatchClear ]
[f ]
[; ;MPU6050.c: 1372: I2Cdev_readBit(mpu6050.devAddr, 0x37, 4, mpu6050.buffer);
"1372
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1373: return mpu6050.buffer[0];
"1373
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 515  ]
[; ;MPU6050.c: 1374: }
"1374
[e :UE 515 ]
}
"1381
[v _MPU6050_setInterruptLatchClear `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1381: void MPU6050_setInterruptLatchClear(bool clear) {
[e :U _MPU6050_setInterruptLatchClear ]
[v _clear `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1382: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 4, clear);
"1382
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 4 `i `uc _clear ]
[; ;MPU6050.c: 1383: }
"1383
[e :UE 516 ]
}
"1390
[v _MPU6050_getFSyncInterruptLevel `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1390: bool MPU6050_getFSyncInterruptLevel() {
[e :U _MPU6050_getFSyncInterruptLevel ]
[f ]
[; ;MPU6050.c: 1391: I2Cdev_readBit(mpu6050.devAddr, 0x37, 3, mpu6050.buffer);
"1391
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1392: return mpu6050.buffer[0];
"1392
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 517  ]
[; ;MPU6050.c: 1393: }
"1393
[e :UE 517 ]
}
"1400
[v _MPU6050_setFSyncInterruptLevel `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1400: void MPU6050_setFSyncInterruptLevel(bool level) {
[e :U _MPU6050_setFSyncInterruptLevel ]
[v _level `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1401: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 3, level);
"1401
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 3 `i `uc _level ]
[; ;MPU6050.c: 1402: }
"1402
[e :UE 518 ]
}
"1409
[v _MPU6050_getFSyncInterruptEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1409: bool MPU6050_getFSyncInterruptEnabled() {
[e :U _MPU6050_getFSyncInterruptEnabled ]
[f ]
[; ;MPU6050.c: 1410: I2Cdev_readBit(mpu6050.devAddr, 0x37, 2, mpu6050.buffer);
"1410
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1411: return mpu6050.buffer[0];
"1411
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 519  ]
[; ;MPU6050.c: 1412: }
"1412
[e :UE 519 ]
}
"1419
[v _MPU6050_setFSyncInterruptEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1419: void MPU6050_setFSyncInterruptEnabled(bool enabled) {
[e :U _MPU6050_setFSyncInterruptEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1420: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 2, enabled);
"1420
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 2 `i `uc _enabled ]
[; ;MPU6050.c: 1421: }
"1421
[e :UE 520 ]
}
"1433
[v _MPU6050_getI2CBypassEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1433: bool MPU6050_getI2CBypassEnabled() {
[e :U _MPU6050_getI2CBypassEnabled ]
[f ]
[; ;MPU6050.c: 1434: I2Cdev_readBit(mpu6050.devAddr, 0x37, 1, mpu6050.buffer);
"1434
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1435: return mpu6050.buffer[0];
"1435
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 521  ]
[; ;MPU6050.c: 1436: }
"1436
[e :UE 521 ]
}
"1448
[v _MPU6050_setI2CBypassEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1448: void MPU6050_setI2CBypassEnabled(bool enabled) {
[e :U _MPU6050_setI2CBypassEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1449: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 1, enabled);
"1449
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 1 `i `uc _enabled ]
[; ;MPU6050.c: 1450: }
"1450
[e :UE 522 ]
}
"1460
[v _MPU6050_getClockOutputEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1460: bool MPU6050_getClockOutputEnabled() {
[e :U _MPU6050_getClockOutputEnabled ]
[f ]
[; ;MPU6050.c: 1461: I2Cdev_readBit(mpu6050.devAddr, 0x37, 0, mpu6050.buffer);
"1461
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1462: return mpu6050.buffer[0];
"1462
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 523  ]
[; ;MPU6050.c: 1463: }
"1463
[e :UE 523 ]
}
"1473
[v _MPU6050_setClockOutputEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1473: void MPU6050_setClockOutputEnabled(bool enabled) {
[e :U _MPU6050_setClockOutputEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1474: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 0, enabled);
"1474
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 1475: }
"1475
[e :UE 524 ]
}
"1486
[v _MPU6050_getIntEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1486: uint8_t MPU6050_getIntEnabled() {
[e :U _MPU6050_getIntEnabled ]
[f ]
[; ;MPU6050.c: 1487: I2Cdev_readByte(mpu6050.devAddr, 0x38, mpu6050.buffer);
"1487
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 56 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1488: return mpu6050.buffer[0];
"1488
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 525  ]
[; ;MPU6050.c: 1489: }
"1489
[e :UE 525 ]
}
"1498
[v _MPU6050_setIntEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1498: void MPU6050_setIntEnabled(uint8_t enabled) {
[e :U _MPU6050_setIntEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1499: I2Cdev_writeByte(mpu6050.devAddr, 0x38, enabled);
"1499
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 56 `i `uc _enabled ]
[; ;MPU6050.c: 1500: }
"1500
[e :UE 526 ]
}
"1507
[v _MPU6050_getIntFreefallEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1507: bool MPU6050_getIntFreefallEnabled() {
[e :U _MPU6050_getIntFreefallEnabled ]
[f ]
[; ;MPU6050.c: 1508: I2Cdev_readBit(mpu6050.devAddr, 0x38, 7, mpu6050.buffer);
"1508
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1509: return mpu6050.buffer[0];
"1509
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 527  ]
[; ;MPU6050.c: 1510: }
"1510
[e :UE 527 ]
}
"1517
[v _MPU6050_setIntFreefallEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1517: void MPU6050_setIntFreefallEnabled(bool enabled) {
[e :U _MPU6050_setIntFreefallEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1518: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 7, enabled);
"1518
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 1519: }
"1519
[e :UE 528 ]
}
"1526
[v _MPU6050_getIntMotionEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1526: bool MPU6050_getIntMotionEnabled() {
[e :U _MPU6050_getIntMotionEnabled ]
[f ]
[; ;MPU6050.c: 1527: I2Cdev_readBit(mpu6050.devAddr, 0x38, 6, mpu6050.buffer);
"1527
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1528: return mpu6050.buffer[0];
"1528
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 529  ]
[; ;MPU6050.c: 1529: }
"1529
[e :UE 529 ]
}
"1536
[v _MPU6050_setIntMotionEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1536: void MPU6050_setIntMotionEnabled(bool enabled) {
[e :U _MPU6050_setIntMotionEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1537: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 6, enabled);
"1537
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 1538: }
"1538
[e :UE 530 ]
}
"1545
[v _MPU6050_getIntZeroMotionEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1545: bool MPU6050_getIntZeroMotionEnabled() {
[e :U _MPU6050_getIntZeroMotionEnabled ]
[f ]
[; ;MPU6050.c: 1546: I2Cdev_readBit(mpu6050.devAddr, 0x38, 5, mpu6050.buffer);
"1546
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1547: return mpu6050.buffer[0];
"1547
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 531  ]
[; ;MPU6050.c: 1548: }
"1548
[e :UE 531 ]
}
"1555
[v _MPU6050_setIntZeroMotionEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1555: void MPU6050_setIntZeroMotionEnabled(bool enabled) {
[e :U _MPU6050_setIntZeroMotionEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1556: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 5, enabled);
"1556
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 1557: }
"1557
[e :UE 532 ]
}
"1564
[v _MPU6050_getIntFIFOBufferOverflowEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1564: bool MPU6050_getIntFIFOBufferOverflowEnabled() {
[e :U _MPU6050_getIntFIFOBufferOverflowEnabled ]
[f ]
[; ;MPU6050.c: 1565: I2Cdev_readBit(mpu6050.devAddr, 0x38, 4, mpu6050.buffer);
"1565
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1566: return mpu6050.buffer[0];
"1566
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 533  ]
[; ;MPU6050.c: 1567: }
"1567
[e :UE 533 ]
}
"1574
[v _MPU6050_setIntFIFOBufferOverflowEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1574: void MPU6050_setIntFIFOBufferOverflowEnabled(bool enabled) {
[e :U _MPU6050_setIntFIFOBufferOverflowEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1575: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 4, enabled);
"1575
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 1576: }
"1576
[e :UE 534 ]
}
"1584
[v _MPU6050_getIntI2CMasterEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1584: bool MPU6050_getIntI2CMasterEnabled() {
[e :U _MPU6050_getIntI2CMasterEnabled ]
[f ]
[; ;MPU6050.c: 1585: I2Cdev_readBit(mpu6050.devAddr, 0x38, 3, mpu6050.buffer);
"1585
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1586: return mpu6050.buffer[0];
"1586
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 535  ]
[; ;MPU6050.c: 1587: }
"1587
[e :UE 535 ]
}
"1594
[v _MPU6050_setIntI2CMasterEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1594: void MPU6050_setIntI2CMasterEnabled(bool enabled) {
[e :U _MPU6050_setIntI2CMasterEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1595: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 3, enabled);
"1595
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 3 `i `uc _enabled ]
[; ;MPU6050.c: 1596: }
"1596
[e :UE 536 ]
}
"1604
[v _MPU6050_getIntDataReadyEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1604: bool MPU6050_getIntDataReadyEnabled() {
[e :U _MPU6050_getIntDataReadyEnabled ]
[f ]
[; ;MPU6050.c: 1605: I2Cdev_readBit(mpu6050.devAddr, 0x38, 0, mpu6050.buffer);
"1605
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1606: return mpu6050.buffer[0];
"1606
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 537  ]
[; ;MPU6050.c: 1607: }
"1607
[e :UE 537 ]
}
"1614
[v _MPU6050_setIntDataReadyEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1614: void MPU6050_setIntDataReadyEnabled(bool enabled) {
[e :U _MPU6050_setIntDataReadyEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1615: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 0, enabled);
"1615
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 1616: }
"1616
[e :UE 538 ]
}
"1627
[v _MPU6050_getIntStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1627: uint8_t MPU6050_getIntStatus() {
[e :U _MPU6050_getIntStatus ]
[f ]
[; ;MPU6050.c: 1628: I2Cdev_readByte(mpu6050.devAddr, 0x3A, mpu6050.buffer);
"1628
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 58 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1629: return mpu6050.buffer[0];
"1629
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 539  ]
[; ;MPU6050.c: 1630: }
"1630
[e :UE 539 ]
}
"1638
[v _MPU6050_getIntFreefallStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1638: bool MPU6050_getIntFreefallStatus() {
[e :U _MPU6050_getIntFreefallStatus ]
[f ]
[; ;MPU6050.c: 1639: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 7, mpu6050.buffer);
"1639
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1640: return mpu6050.buffer[0];
"1640
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 540  ]
[; ;MPU6050.c: 1641: }
"1641
[e :UE 540 ]
}
"1649
[v _MPU6050_getIntMotionStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1649: bool MPU6050_getIntMotionStatus() {
[e :U _MPU6050_getIntMotionStatus ]
[f ]
[; ;MPU6050.c: 1650: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 6, mpu6050.buffer);
"1650
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1651: return mpu6050.buffer[0];
"1651
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 541  ]
[; ;MPU6050.c: 1652: }
"1652
[e :UE 541 ]
}
"1660
[v _MPU6050_getIntZeroMotionStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1660: bool MPU6050_getIntZeroMotionStatus() {
[e :U _MPU6050_getIntZeroMotionStatus ]
[f ]
[; ;MPU6050.c: 1661: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 5, mpu6050.buffer);
"1661
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1662: return mpu6050.buffer[0];
"1662
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 542  ]
[; ;MPU6050.c: 1663: }
"1663
[e :UE 542 ]
}
"1671
[v _MPU6050_getIntFIFOBufferOverflowStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1671: bool MPU6050_getIntFIFOBufferOverflowStatus() {
[e :U _MPU6050_getIntFIFOBufferOverflowStatus ]
[f ]
[; ;MPU6050.c: 1672: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 4, mpu6050.buffer);
"1672
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1673: return mpu6050.buffer[0];
"1673
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 543  ]
[; ;MPU6050.c: 1674: }
"1674
[e :UE 543 ]
}
"1683
[v _MPU6050_getIntI2CMasterStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1683: bool MPU6050_getIntI2CMasterStatus() {
[e :U _MPU6050_getIntI2CMasterStatus ]
[f ]
[; ;MPU6050.c: 1684: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 3, mpu6050.buffer);
"1684
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1685: return mpu6050.buffer[0];
"1685
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 544  ]
[; ;MPU6050.c: 1686: }
"1686
[e :UE 544 ]
}
"1694
[v _MPU6050_getIntDataReadyStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1694: bool MPU6050_getIntDataReadyStatus() {
[e :U _MPU6050_getIntDataReadyStatus ]
[f ]
[; ;MPU6050.c: 1695: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 0, mpu6050.buffer);
"1695
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1696: return mpu6050.buffer[0];
"1696
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 545  ]
[; ;MPU6050.c: 1697: }
"1697
[e :UE 545 ]
}
"1717
[v _MPU6050_getMotion9 `(v ~T0 @X0 1 ef9`*i`*i`*i`*i`*i`*i`*i`*i`*i ]
{
[; ;MPU6050.c: 1717: void MPU6050_getMotion9(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz, int16_t* mx, int16_t* my, int16_t* mz) {
[e :U _MPU6050_getMotion9 ]
[v _ax `*i ~T0 @X0 1 r1 ]
[v _ay `*i ~T0 @X0 1 r2 ]
[v _az `*i ~T0 @X0 1 r3 ]
[v _gx `*i ~T0 @X0 1 r4 ]
[v _gy `*i ~T0 @X0 1 r5 ]
[v _gz `*i ~T0 @X0 1 r6 ]
[v _mx `*i ~T0 @X0 1 r7 ]
[v _my `*i ~T0 @X0 1 r8 ]
[v _mz `*i ~T0 @X0 1 r9 ]
[f ]
[; ;MPU6050.c: 1718: MPU6050_getMotion6(ax, ay, az, gx, gy, gz);
"1718
[e ( _MPU6050_getMotion6 (4 , , , , , _ax _ay _az _gx _gy _gz ]
[; ;MPU6050.c: 1720: }
"1720
[e :UE 546 ]
}
"1733
[v _MPU6050_getMotion6 `(v ~T0 @X0 1 ef6`*i`*i`*i`*i`*i`*i ]
{
[; ;MPU6050.c: 1733: void MPU6050_getMotion6(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz) {
[e :U _MPU6050_getMotion6 ]
[v _ax `*i ~T0 @X0 1 r1 ]
[v _ay `*i ~T0 @X0 1 r2 ]
[v _az `*i ~T0 @X0 1 r3 ]
[v _gx `*i ~T0 @X0 1 r4 ]
[v _gy `*i ~T0 @X0 1 r5 ]
[v _gz `*i ~T0 @X0 1 r6 ]
[f ]
[; ;MPU6050.c: 1734: I2Cdev_readBytes(mpu6050.devAddr, 0x3B, 14, mpu6050.buffer);
"1734
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 59 `i `uc -> -> 14 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1735: *ax = (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1735
[e = *U _ax | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1736: *ay = (((int16_t)mpu6050.buffer[2]) << 8) | mpu6050.buffer[3];
"1736
[e = *U _ay | << -> *U + &U . _mpu6050 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1737: *az = (((int16_t)mpu6050.buffer[4]) << 8) | mpu6050.buffer[5];
"1737
[e = *U _az | << -> *U + &U . _mpu6050 1 * -> -> -> 4 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 5 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1738: *gx = (((int16_t)mpu6050.buffer[8]) << 8) | mpu6050.buffer[9];
"1738
[e = *U _gx | << -> *U + &U . _mpu6050 1 * -> -> -> 8 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 9 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1739: *gy = (((int16_t)mpu6050.buffer[10]) << 8) | mpu6050.buffer[11];
"1739
[e = *U _gy | << -> *U + &U . _mpu6050 1 * -> -> -> 10 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 11 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1740: *gz = (((int16_t)mpu6050.buffer[12]) << 8) | mpu6050.buffer[13];
"1740
[e = *U _gz | << -> *U + &U . _mpu6050 1 * -> -> -> 12 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 13 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1741: }
"1741
[e :UE 547 ]
}
"1778
[v _MPU6050_getAcceleration `(v ~T0 @X0 1 ef3`*i`*i`*i ]
{
[; ;MPU6050.c: 1778: void MPU6050_getAcceleration(int16_t* x, int16_t* y, int16_t* z) {
[e :U _MPU6050_getAcceleration ]
[v _x `*i ~T0 @X0 1 r1 ]
[v _y `*i ~T0 @X0 1 r2 ]
[v _z `*i ~T0 @X0 1 r3 ]
[f ]
[; ;MPU6050.c: 1779: I2Cdev_readBytes(mpu6050.devAddr, 0x3B, 6, mpu6050.buffer);
"1779
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 59 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1780: *x = (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1780
[e = *U _x | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1781: *y = (((int16_t)mpu6050.buffer[2]) << 8) | mpu6050.buffer[3];
"1781
[e = *U _y | << -> *U + &U . _mpu6050 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1782: *z = (((int16_t)mpu6050.buffer[4]) << 8) | mpu6050.buffer[5];
"1782
[e = *U _z | << -> *U + &U . _mpu6050 1 * -> -> -> 4 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 5 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1783: }
"1783
[e :UE 548 ]
}
"1789
[v _MPU6050_getAccelerationX `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1789: int16_t MPU6050_getAccelerationX() {
[e :U _MPU6050_getAccelerationX ]
[f ]
[; ;MPU6050.c: 1790: I2Cdev_readBytes(mpu6050.devAddr, 0x3B, 2, mpu6050.buffer);
"1790
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 59 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1791: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1791
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 549  ]
[; ;MPU6050.c: 1792: }
"1792
[e :UE 549 ]
}
"1798
[v _MPU6050_getAccelerationY `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1798: int16_t MPU6050_getAccelerationY() {
[e :U _MPU6050_getAccelerationY ]
[f ]
[; ;MPU6050.c: 1799: I2Cdev_readBytes(mpu6050.devAddr, 0x3D, 2, mpu6050.buffer);
"1799
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 61 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1800: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1800
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 550  ]
[; ;MPU6050.c: 1801: }
"1801
[e :UE 550 ]
}
"1807
[v _MPU6050_getAccelerationZ `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1807: int16_t MPU6050_getAccelerationZ() {
[e :U _MPU6050_getAccelerationZ ]
[f ]
[; ;MPU6050.c: 1808: I2Cdev_readBytes(mpu6050.devAddr, 0x3F, 2, mpu6050.buffer);
"1808
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 63 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1809: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1809
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 551  ]
[; ;MPU6050.c: 1810: }
"1810
[e :UE 551 ]
}
"1818
[v _MPU6050_getTemperature `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1818: int16_t MPU6050_getTemperature() {
[e :U _MPU6050_getTemperature ]
[f ]
[; ;MPU6050.c: 1819: I2Cdev_readBytes(mpu6050.devAddr, 0x41, 2, mpu6050.buffer);
"1819
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 65 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1820: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1820
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 552  ]
[; ;MPU6050.c: 1821: }
"1821
[e :UE 552 ]
}
"1857
[v _MPU6050_getRotation `(v ~T0 @X0 1 ef3`*i`*i`*i ]
{
[; ;MPU6050.c: 1857: void MPU6050_getRotation(int16_t* x, int16_t* y, int16_t* z) {
[e :U _MPU6050_getRotation ]
[v _x `*i ~T0 @X0 1 r1 ]
[v _y `*i ~T0 @X0 1 r2 ]
[v _z `*i ~T0 @X0 1 r3 ]
[f ]
[; ;MPU6050.c: 1858: I2Cdev_readBytes(mpu6050.devAddr, 0x43, 6, mpu6050.buffer);
"1858
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 67 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1859: *x = (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1859
[e = *U _x | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1860: *y = (((int16_t)mpu6050.buffer[2]) << 8) | mpu6050.buffer[3];
"1860
[e = *U _y | << -> *U + &U . _mpu6050 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1861: *z = (((int16_t)mpu6050.buffer[4]) << 8) | mpu6050.buffer[5];
"1861
[e = *U _z | << -> *U + &U . _mpu6050 1 * -> -> -> 4 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 5 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1862: }
"1862
[e :UE 553 ]
}
"1868
[v _MPU6050_getRotationX `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1868: int16_t MPU6050_getRotationX() {
[e :U _MPU6050_getRotationX ]
[f ]
[; ;MPU6050.c: 1869: I2Cdev_readBytes(mpu6050.devAddr, 0x43, 2, mpu6050.buffer);
"1869
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 67 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1870: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1870
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 554  ]
[; ;MPU6050.c: 1871: }
"1871
[e :UE 554 ]
}
"1877
[v _MPU6050_getRotationY `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1877: int16_t MPU6050_getRotationY() {
[e :U _MPU6050_getRotationY ]
[f ]
[; ;MPU6050.c: 1878: I2Cdev_readBytes(mpu6050.devAddr, 0x45, 2, mpu6050.buffer);
"1878
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 69 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1879: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1879
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 555  ]
[; ;MPU6050.c: 1880: }
"1880
[e :UE 555 ]
}
"1886
[v _MPU6050_getRotationZ `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1886: int16_t MPU6050_getRotationZ() {
[e :U _MPU6050_getRotationZ ]
[f ]
[; ;MPU6050.c: 1887: I2Cdev_readBytes(mpu6050.devAddr, 0x47, 2, mpu6050.buffer);
"1887
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 71 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1888: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1888
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 556  ]
[; ;MPU6050.c: 1889: }
"1889
[e :UE 556 ]
}
"1967
[v _MPU6050_getExternalSensorByte `(uc ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 1967: uint8_t MPU6050_getExternalSensorByte(int position) {
[e :U _MPU6050_getExternalSensorByte ]
[v _position `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1968: I2Cdev_readByte(mpu6050.devAddr, 0x49 + position, mpu6050.buffer);
"1968
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> + -> 73 `i _position `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1969: return mpu6050.buffer[0];
"1969
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 557  ]
[; ;MPU6050.c: 1970: }
"1970
[e :UE 557 ]
}
"1976
[v _MPU6050_getExternalSensorWord `(ui ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 1976: uint16_t MPU6050_getExternalSensorWord(int position) {
[e :U _MPU6050_getExternalSensorWord ]
[v _position `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1977: I2Cdev_readBytes(mpu6050.devAddr, 0x49 + position, 2, mpu6050.buffer);
"1977
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> + -> 73 `i _position `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1978: return (((uint16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1978
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui ]
[e $UE 558  ]
[; ;MPU6050.c: 1979: }
"1979
[e :UE 558 ]
}
"1985
[v _MPU6050_getExternalSensorDWord `(ul ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 1985: uint32_t MPU6050_getExternalSensorDWord(int position) {
[e :U _MPU6050_getExternalSensorDWord ]
[v _position `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1986: I2Cdev_readBytes(mpu6050.devAddr, 0x49 + position, 4, mpu6050.buffer);
"1986
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> + -> 73 `i _position `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1987: return (((uint32_t)mpu6050.buffer[0]) << 24) | (((uint32_t)mpu6050.buffer[1]) << 16) | (((uint16_t)mpu6050.buffer[2]) << 8) | mpu6050.buffer[3];
"1987
[e ) | | | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ul -> 24 `i << -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ul -> 16 `i -> << -> *U + &U . _mpu6050 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui -> 8 `i `ul -> *U + &U . _mpu6050 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ul ]
[e $UE 559  ]
[; ;MPU6050.c: 1988: }
"1988
[e :UE 559 ]
}
"1997
[v _MPU6050_getXNegMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1997: bool MPU6050_getXNegMotionDetected() {
[e :U _MPU6050_getXNegMotionDetected ]
[f ]
[; ;MPU6050.c: 1998: I2Cdev_readBit(mpu6050.devAddr, 0x61, 7, mpu6050.buffer);
"1998
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1999: return mpu6050.buffer[0];
"1999
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 560  ]
[; ;MPU6050.c: 2000: }
"2000
[e :UE 560 ]
}
"2006
[v _MPU6050_getXPosMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2006: bool MPU6050_getXPosMotionDetected() {
[e :U _MPU6050_getXPosMotionDetected ]
[f ]
[; ;MPU6050.c: 2007: I2Cdev_readBit(mpu6050.devAddr, 0x61, 6, mpu6050.buffer);
"2007
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2008: return mpu6050.buffer[0];
"2008
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 561  ]
[; ;MPU6050.c: 2009: }
"2009
[e :UE 561 ]
}
"2015
[v _MPU6050_getYNegMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2015: bool MPU6050_getYNegMotionDetected() {
[e :U _MPU6050_getYNegMotionDetected ]
[f ]
[; ;MPU6050.c: 2016: I2Cdev_readBit(mpu6050.devAddr, 0x61, 5, mpu6050.buffer);
"2016
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2017: return mpu6050.buffer[0];
"2017
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 562  ]
[; ;MPU6050.c: 2018: }
"2018
[e :UE 562 ]
}
"2024
[v _MPU6050_getYPosMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2024: bool MPU6050_getYPosMotionDetected() {
[e :U _MPU6050_getYPosMotionDetected ]
[f ]
[; ;MPU6050.c: 2025: I2Cdev_readBit(mpu6050.devAddr, 0x61, 4, mpu6050.buffer);
"2025
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2026: return mpu6050.buffer[0];
"2026
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 563  ]
[; ;MPU6050.c: 2027: }
"2027
[e :UE 563 ]
}
"2033
[v _MPU6050_getZNegMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2033: bool MPU6050_getZNegMotionDetected() {
[e :U _MPU6050_getZNegMotionDetected ]
[f ]
[; ;MPU6050.c: 2034: I2Cdev_readBit(mpu6050.devAddr, 0x61, 3, mpu6050.buffer);
"2034
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2035: return mpu6050.buffer[0];
"2035
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 564  ]
[; ;MPU6050.c: 2036: }
"2036
[e :UE 564 ]
}
"2042
[v _MPU6050_getZPosMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2042: bool MPU6050_getZPosMotionDetected() {
[e :U _MPU6050_getZPosMotionDetected ]
[f ]
[; ;MPU6050.c: 2043: I2Cdev_readBit(mpu6050.devAddr, 0x61, 2, mpu6050.buffer);
"2043
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2044: return mpu6050.buffer[0];
"2044
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 565  ]
[; ;MPU6050.c: 2045: }
"2045
[e :UE 565 ]
}
"2051
[v _MPU6050_getZeroMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2051: bool MPU6050_getZeroMotionDetected() {
[e :U _MPU6050_getZeroMotionDetected ]
[f ]
[; ;MPU6050.c: 2052: I2Cdev_readBit(mpu6050.devAddr, 0x61, 0, mpu6050.buffer);
"2052
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2053: return mpu6050.buffer[0];
"2053
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 566  ]
[; ;MPU6050.c: 2054: }
"2054
[e :UE 566 ]
}
"2066
[v _MPU6050_setSlaveOutputByte `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 2066: void MPU6050_setSlaveOutputByte(uint8_t num, uint8_t data) {
[e :U _MPU6050_setSlaveOutputByte ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 2067: if (num > 3) return;
"2067
[e $ ! > -> _num `i -> 3 `i 568  ]
[e $UE 567  ]
[e :U 568 ]
[; ;MPU6050.c: 2068: I2Cdev_writeByte(mpu6050.devAddr, 0x63 + num, data);
"2068
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> + -> 99 `i -> _num `i `uc _data ]
[; ;MPU6050.c: 2069: }
"2069
[e :UE 567 ]
}
"2081
[v _MPU6050_getExternalShadowDelayEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2081: bool MPU6050_getExternalShadowDelayEnabled() {
[e :U _MPU6050_getExternalShadowDelayEnabled ]
[f ]
[; ;MPU6050.c: 2082: I2Cdev_readBit(mpu6050.devAddr, 0x67, 7, mpu6050.buffer);
"2082
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 103 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2083: return mpu6050.buffer[0];
"2083
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 569  ]
[; ;MPU6050.c: 2084: }
"2084
[e :UE 569 ]
}
"2091
[v _MPU6050_setExternalShadowDelayEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2091: void MPU6050_setExternalShadowDelayEnabled(bool enabled) {
[e :U _MPU6050_setExternalShadowDelayEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2092: I2Cdev_writeBit(mpu6050.devAddr, 0x67, 7, enabled);
"2092
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 103 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 2093: }
"2093
[e :UE 570 ]
}
"2112
[v _MPU6050_getSlaveDelayEnabled `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2112: bool MPU6050_getSlaveDelayEnabled(uint8_t num) {
[e :U _MPU6050_getSlaveDelayEnabled ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2114: if (num > 4) return 0;
"2114
[e $ ! > -> _num `i -> 4 `i 572  ]
[e ) -> -> 0 `i `uc ]
[e $UE 571  ]
[e :U 572 ]
[; ;MPU6050.c: 2115: I2Cdev_readBit(mpu6050.devAddr, 0x67, num, mpu6050.buffer);
"2115
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 103 `i `uc _num &U . _mpu6050 1 ]
[; ;MPU6050.c: 2116: return mpu6050.buffer[0];
"2116
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 571  ]
[; ;MPU6050.c: 2117: }
"2117
[e :UE 571 ]
}
"2124
[v _MPU6050_setSlaveDelayEnabled `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 2124: void MPU6050_setSlaveDelayEnabled(uint8_t num, bool enabled) {
[e :U _MPU6050_setSlaveDelayEnabled ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _enabled `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 2125: I2Cdev_writeBit(mpu6050.devAddr, 0x67, num, enabled);
"2125
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 103 `i `uc _num _enabled ]
[; ;MPU6050.c: 2126: }
"2126
[e :UE 573 ]
}
"2136
[v _MPU6050_resetGyroscopePath `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2136: void MPU6050_resetGyroscopePath() {
[e :U _MPU6050_resetGyroscopePath ]
[f ]
[; ;MPU6050.c: 2137: I2Cdev_writeBit(mpu6050.devAddr, 0x68, 2, 1);
"2137
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 104 `i `uc -> -> 2 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2138: }
"2138
[e :UE 574 ]
}
"2145
[v _MPU6050_resetAccelerometerPath `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2145: void MPU6050_resetAccelerometerPath() {
[e :U _MPU6050_resetAccelerometerPath ]
[f ]
[; ;MPU6050.c: 2146: I2Cdev_writeBit(mpu6050.devAddr, 0x68, 1, 1);
"2146
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 104 `i `uc -> -> 1 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2147: }
"2147
[e :UE 575 ]
}
"2154
[v _MPU6050_resetTemperaturePath `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2154: void MPU6050_resetTemperaturePath() {
[e :U _MPU6050_resetTemperaturePath ]
[f ]
[; ;MPU6050.c: 2155: I2Cdev_writeBit(mpu6050.devAddr, 0x68, 0, 1);
"2155
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 104 `i `uc -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2156: }
"2156
[e :UE 576 ]
}
"2174
[v _MPU6050_getAccelerometerPowerOnDelay `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2174: uint8_t MPU6050_getAccelerometerPowerOnDelay() {
[e :U _MPU6050_getAccelerometerPowerOnDelay ]
[f ]
[; ;MPU6050.c: 2175: I2Cdev_readBits(mpu6050.devAddr, 0x69, 5, 2, mpu6050.buffer);
"2175
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 5 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2176: return mpu6050.buffer[0];
"2176
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 577  ]
[; ;MPU6050.c: 2177: }
"2177
[e :UE 577 ]
}
"2184
[v _MPU6050_setAccelerometerPowerOnDelay `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2184: void MPU6050_setAccelerometerPowerOnDelay(uint8_t delay) {
[e :U _MPU6050_setAccelerometerPowerOnDelay ]
[v _delay `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2185: I2Cdev_writeBits(mpu6050.devAddr, 0x69, 5, 2, delay);
"2185
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 5 `i `uc -> -> 2 `i `uc _delay ]
[; ;MPU6050.c: 2186: }
"2186
[e :UE 578 ]
}
"2213
[v _MPU6050_getFreefallDetectionCounterDecrement `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2213: uint8_t MPU6050_getFreefallDetectionCounterDecrement() {
[e :U _MPU6050_getFreefallDetectionCounterDecrement ]
[f ]
[; ;MPU6050.c: 2214: I2Cdev_readBits(mpu6050.devAddr, 0x69, 3, 2, mpu6050.buffer);
"2214
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 3 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2215: return mpu6050.buffer[0];
"2215
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 579  ]
[; ;MPU6050.c: 2216: }
"2216
[e :UE 579 ]
}
"2223
[v _MPU6050_setFreefallDetectionCounterDecrement `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2223: void MPU6050_setFreefallDetectionCounterDecrement(uint8_t decrement) {
[e :U _MPU6050_setFreefallDetectionCounterDecrement ]
[v _decrement `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2224: I2Cdev_writeBits(mpu6050.devAddr, 0x69, 3, 2, decrement);
"2224
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 3 `i `uc -> -> 2 `i `uc _decrement ]
[; ;MPU6050.c: 2225: }
"2225
[e :UE 580 ]
}
"2249
[v _MPU6050_getMotionDetectionCounterDecrement `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2249: uint8_t MPU6050_getMotionDetectionCounterDecrement() {
[e :U _MPU6050_getMotionDetectionCounterDecrement ]
[f ]
[; ;MPU6050.c: 2250: I2Cdev_readBits(mpu6050.devAddr, 0x69, 1, 2, mpu6050.buffer);
"2250
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 1 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2251: return mpu6050.buffer[0];
"2251
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 581  ]
[; ;MPU6050.c: 2252: }
"2252
[e :UE 581 ]
}
"2259
[v _MPU6050_setMotionDetectionCounterDecrement `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2259: void MPU6050_setMotionDetectionCounterDecrement(uint8_t decrement) {
[e :U _MPU6050_setMotionDetectionCounterDecrement ]
[v _decrement `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2260: I2Cdev_writeBits(mpu6050.devAddr, 0x69, 1, 2, decrement);
"2260
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 1 `i `uc -> -> 2 `i `uc _decrement ]
[; ;MPU6050.c: 2261: }
"2261
[e :UE 582 ]
}
"2273
[v _MPU6050_getFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2273: bool MPU6050_getFIFOEnabled() {
[e :U _MPU6050_getFIFOEnabled ]
[f ]
[; ;MPU6050.c: 2274: I2Cdev_readBit(mpu6050.devAddr, 0x6A, 6, mpu6050.buffer);
"2274
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2275: return mpu6050.buffer[0];
"2275
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 583  ]
[; ;MPU6050.c: 2276: }
"2276
[e :UE 583 ]
}
"2283
[v _MPU6050_setFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2283: void MPU6050_setFIFOEnabled(bool enabled) {
[e :U _MPU6050_setFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2284: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 6, enabled);
"2284
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 2285: }
"2285
[e :UE 584 ]
}
"2297
[v _MPU6050_getI2CMasterModeEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2297: bool MPU6050_getI2CMasterModeEnabled() {
[e :U _MPU6050_getI2CMasterModeEnabled ]
[f ]
[; ;MPU6050.c: 2298: I2Cdev_readBit(mpu6050.devAddr, 0x6A, 5, mpu6050.buffer);
"2298
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2299: return mpu6050.buffer[0];
"2299
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 585  ]
[; ;MPU6050.c: 2300: }
"2300
[e :UE 585 ]
}
"2307
[v _MPU6050_setI2CMasterModeEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2307: void MPU6050_setI2CMasterModeEnabled(bool enabled) {
[e :U _MPU6050_setI2CMasterModeEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2308: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 5, enabled);
"2308
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 2309: }
"2309
[e :UE 586 ]
}
"2314
[v _MPU6050_switchSPIEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2314: void MPU6050_switchSPIEnabled(bool enabled) {
[e :U _MPU6050_switchSPIEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2315: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 4, enabled);
"2315
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 2316: }
"2316
[e :UE 587 ]
}
"2323
[v _MPU6050_resetFIFO `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2323: void MPU6050_resetFIFO() {
[e :U _MPU6050_resetFIFO ]
[f ]
[; ;MPU6050.c: 2324: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 2, 1);
"2324
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 2 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2325: }
"2325
[e :UE 588 ]
}
"2332
[v _MPU6050_resetI2CMaster `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2332: void MPU6050_resetI2CMaster() {
[e :U _MPU6050_resetI2CMaster ]
[f ]
[; ;MPU6050.c: 2333: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 1, 1);
"2333
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 1 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2334: }
"2334
[e :UE 589 ]
}
"2347
[v _MPU6050_resetSensors `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2347: void MPU6050_resetSensors() {
[e :U _MPU6050_resetSensors ]
[f ]
[; ;MPU6050.c: 2348: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 0, 1);
"2348
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2349: }
"2349
[e :UE 590 ]
}
"2358
[v _MPU6050_reset `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2358: void MPU6050_reset() {
[e :U _MPU6050_reset ]
[f ]
[; ;MPU6050.c: 2359: I2Cdev_writeBit(mpu6050.devAddr, 0x6B, 7, 1);
"2359
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 7 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2360: }
"2360
[e :UE 591 ]
}
"2372
[v _MPU6050_getSleepEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2372: bool MPU6050_getSleepEnabled() {
[e :U _MPU6050_getSleepEnabled ]
[f ]
[; ;MPU6050.c: 2373: I2Cdev_readBit(mpu6050.devAddr, 0x6B, 6, mpu6050.buffer);
"2373
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2374: return mpu6050.buffer[0];
"2374
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 592  ]
[; ;MPU6050.c: 2375: }
"2375
[e :UE 592 ]
}
"2382
[v _MPU6050_setSleepEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2382: void MPU6050_setSleepEnabled(bool enabled) {
[e :U _MPU6050_setSleepEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2383: I2Cdev_writeBit(mpu6050.devAddr, 0x6B, 6, enabled);
"2383
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 2384: }
"2384
[e :UE 593 ]
}
"2393
[v _MPU6050_getWakeCycleEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2393: bool MPU6050_getWakeCycleEnabled() {
[e :U _MPU6050_getWakeCycleEnabled ]
[f ]
[; ;MPU6050.c: 2394: I2Cdev_readBit(mpu6050.devAddr, 0x6B, 5, mpu6050.buffer);
"2394
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2395: return mpu6050.buffer[0];
"2395
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 594  ]
[; ;MPU6050.c: 2396: }
"2396
[e :UE 594 ]
}
"2403
[v _MPU6050_setWakeCycleEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2403: void MPU6050_setWakeCycleEnabled(bool enabled) {
[e :U _MPU6050_setWakeCycleEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2404: I2Cdev_writeBit(mpu6050.devAddr, 0x6B, 5, enabled);
"2404
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 2405: }
"2405
[e :UE 595 ]
}
"2417
[v _MPU6050_getTempSensorEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2417: bool MPU6050_getTempSensorEnabled() {
[e :U _MPU6050_getTempSensorEnabled ]
[f ]
[; ;MPU6050.c: 2418: I2Cdev_readBit(mpu6050.devAddr, 0x6B, 3, mpu6050.buffer);
"2418
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2419: return mpu6050.buffer[0] == 0;
"2419
[e ) -> -> == -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 0 `i `i `uc ]
[e $UE 596  ]
[; ;MPU6050.c: 2420: }
"2420
[e :UE 596 ]
}
"2431
[v _MPU6050_setTempSensorEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2431: void MPU6050_setTempSensorEnabled(bool enabled) {
[e :U _MPU6050_setTempSensorEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2433: I2Cdev_writeBit(mpu6050.devAddr, 0x6B, 3, !enabled);
"2433
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 3 `i `uc -> -> ! != -> _enabled `i -> -> -> 0 `i `uc `i `i `uc ]
[; ;MPU6050.c: 2434: }
"2434
[e :UE 597 ]
}
"2441
[v _MPU6050_getClockSource `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2441: uint8_t MPU6050_getClockSource() {
[e :U _MPU6050_getClockSource ]
[f ]
[; ;MPU6050.c: 2442: I2Cdev_readBits(mpu6050.devAddr, 0x6B, 2, 3, mpu6050.buffer);
"2442
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2443: return mpu6050.buffer[0];
"2443
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 598  ]
[; ;MPU6050.c: 2444: }
"2444
[e :UE 598 ]
}
"2475
[v _MPU6050_setClockSource `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2475: void MPU6050_setClockSource(uint8_t source) {
[e :U _MPU6050_setClockSource ]
[v _source `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2476: I2Cdev_writeBits(mpu6050.devAddr, 0x6B, 2, 3, source);
"2476
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc _source ]
[; ;MPU6050.c: 2477: }
"2477
[e :UE 599 ]
}
"2504
[v _MPU6050_getWakeFrequency `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2504: uint8_t MPU6050_getWakeFrequency() {
[e :U _MPU6050_getWakeFrequency ]
[f ]
[; ;MPU6050.c: 2505: I2Cdev_readBits(mpu6050.devAddr, 0x6C, 7, 2, mpu6050.buffer);
"2505
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 7 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2506: return mpu6050.buffer[0];
"2506
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 600  ]
[; ;MPU6050.c: 2507: }
"2507
[e :UE 600 ]
}
"2512
[v _MPU6050_setWakeFrequency `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2512: void MPU6050_setWakeFrequency(uint8_t frequency) {
[e :U _MPU6050_setWakeFrequency ]
[v _frequency `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2513: I2Cdev_writeBits(mpu6050.devAddr, 0x6C, 7, 2, frequency);
"2513
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 7 `i `uc -> -> 2 `i `uc _frequency ]
[; ;MPU6050.c: 2514: }
"2514
[e :UE 601 ]
}
"2522
[v _MPU6050_getStandbyXAccelEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2522: bool MPU6050_getStandbyXAccelEnabled() {
[e :U _MPU6050_getStandbyXAccelEnabled ]
[f ]
[; ;MPU6050.c: 2523: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 5, mpu6050.buffer);
"2523
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2524: return mpu6050.buffer[0];
"2524
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 602  ]
[; ;MPU6050.c: 2525: }
"2525
[e :UE 602 ]
}
"2532
[v _MPU6050_setStandbyXAccelEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2532: void MPU6050_setStandbyXAccelEnabled(bool enabled) {
[e :U _MPU6050_setStandbyXAccelEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2533: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 5, enabled);
"2533
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 2534: }
"2534
[e :UE 603 ]
}
"2541
[v _MPU6050_getStandbyYAccelEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2541: bool MPU6050_getStandbyYAccelEnabled() {
[e :U _MPU6050_getStandbyYAccelEnabled ]
[f ]
[; ;MPU6050.c: 2542: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 4, mpu6050.buffer);
"2542
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2543: return mpu6050.buffer[0];
"2543
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 604  ]
[; ;MPU6050.c: 2544: }
"2544
[e :UE 604 ]
}
"2551
[v _MPU6050_setStandbyYAccelEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2551: void MPU6050_setStandbyYAccelEnabled(bool enabled) {
[e :U _MPU6050_setStandbyYAccelEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2552: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 4, enabled);
"2552
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 2553: }
"2553
[e :UE 605 ]
}
"2560
[v _MPU6050_getStandbyZAccelEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2560: bool MPU6050_getStandbyZAccelEnabled() {
[e :U _MPU6050_getStandbyZAccelEnabled ]
[f ]
[; ;MPU6050.c: 2561: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 3, mpu6050.buffer);
"2561
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2562: return mpu6050.buffer[0];
"2562
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 606  ]
[; ;MPU6050.c: 2563: }
"2563
[e :UE 606 ]
}
"2570
[v _MPU6050_setStandbyZAccelEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2570: void MPU6050_setStandbyZAccelEnabled(bool enabled) {
[e :U _MPU6050_setStandbyZAccelEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2571: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 3, enabled);
"2571
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 3 `i `uc _enabled ]
[; ;MPU6050.c: 2572: }
"2572
[e :UE 607 ]
}
"2579
[v _MPU6050_getStandbyXGyroEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2579: bool MPU6050_getStandbyXGyroEnabled() {
[e :U _MPU6050_getStandbyXGyroEnabled ]
[f ]
[; ;MPU6050.c: 2580: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 2, mpu6050.buffer);
"2580
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2581: return mpu6050.buffer[0];
"2581
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 608  ]
[; ;MPU6050.c: 2582: }
"2582
[e :UE 608 ]
}
"2589
[v _MPU6050_setStandbyXGyroEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2589: void MPU6050_setStandbyXGyroEnabled(bool enabled) {
[e :U _MPU6050_setStandbyXGyroEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2590: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 2, enabled);
"2590
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 2 `i `uc _enabled ]
[; ;MPU6050.c: 2591: }
"2591
[e :UE 609 ]
}
"2598
[v _MPU6050_getStandbyYGyroEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2598: bool MPU6050_getStandbyYGyroEnabled() {
[e :U _MPU6050_getStandbyYGyroEnabled ]
[f ]
[; ;MPU6050.c: 2599: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 1, mpu6050.buffer);
"2599
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2600: return mpu6050.buffer[0];
"2600
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 610  ]
[; ;MPU6050.c: 2601: }
"2601
[e :UE 610 ]
}
"2608
[v _MPU6050_setStandbyYGyroEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2608: void MPU6050_setStandbyYGyroEnabled(bool enabled) {
[e :U _MPU6050_setStandbyYGyroEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2609: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 1, enabled);
"2609
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 1 `i `uc _enabled ]
[; ;MPU6050.c: 2610: }
"2610
[e :UE 611 ]
}
"2617
[v _MPU6050_getStandbyZGyroEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2617: bool MPU6050_getStandbyZGyroEnabled() {
[e :U _MPU6050_getStandbyZGyroEnabled ]
[f ]
[; ;MPU6050.c: 2618: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 0, mpu6050.buffer);
"2618
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2619: return mpu6050.buffer[0];
"2619
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 612  ]
[; ;MPU6050.c: 2620: }
"2620
[e :UE 612 ]
}
"2627
[v _MPU6050_setStandbyZGyroEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2627: void MPU6050_setStandbyZGyroEnabled(bool enabled) {
[e :U _MPU6050_setStandbyZGyroEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2628: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 0, enabled);
"2628
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 2629: }
"2629
[e :UE 613 ]
}
"2640
[v _MPU6050_getFIFOCount `(ui ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2640: uint16_t MPU6050_getFIFOCount() {
[e :U _MPU6050_getFIFOCount ]
[f ]
[; ;MPU6050.c: 2641: I2Cdev_readBytes(mpu6050.devAddr, 0x72, 2, mpu6050.buffer);
"2641
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 114 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2642: return (((uint16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2642
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui ]
[e $UE 614  ]
[; ;MPU6050.c: 2643: }
"2643
[e :UE 614 ]
}
"2672
[v _MPU6050_getFIFOByte `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2672: uint8_t MPU6050_getFIFOByte() {
[e :U _MPU6050_getFIFOByte ]
[f ]
[; ;MPU6050.c: 2673: I2Cdev_readByte(mpu6050.devAddr, 0x74, mpu6050.buffer);
"2673
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 116 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2674: return mpu6050.buffer[0];
"2674
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 615  ]
[; ;MPU6050.c: 2675: }
"2675
[e :UE 615 ]
}
"2676
[v _MPU6050_getFIFOBytes `(v ~T0 @X0 1 ef2`*uc`uc ]
{
[; ;MPU6050.c: 2676: void MPU6050_getFIFOBytes(uint8_t *data, uint8_t length) {
[e :U _MPU6050_getFIFOBytes ]
[v _data `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 2677: I2Cdev_readBytes(mpu6050.devAddr, 0x74, length, data);
"2677
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 116 `i `uc _length _data ]
[; ;MPU6050.c: 2678: }
"2678
[e :UE 616 ]
}
"2683
[v _MPU6050_setFIFOByte `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2683: void MPU6050_setFIFOByte(uint8_t data) {
[e :U _MPU6050_setFIFOByte ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2684: I2Cdev_writeByte(mpu6050.devAddr, 0x74, data);
"2684
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 116 `i `uc _data ]
[; ;MPU6050.c: 2685: }
"2685
[e :UE 617 ]
}
"2696
[v _MPU6050_getDeviceID `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2696: uint8_t MPU6050_getDeviceID() {
[e :U _MPU6050_getDeviceID ]
[f ]
[; ;MPU6050.c: 2697: I2Cdev_readBits(mpu6050.devAddr, 0x75, 6, 6, mpu6050.buffer);
"2697
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 117 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2698: return mpu6050.buffer[0];
"2698
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 618  ]
[; ;MPU6050.c: 2699: }
"2699
[e :UE 618 ]
}
"2709
[v _MPU6050_setDeviceID `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2709: void MPU6050_setDeviceID(uint8_t id) {
[e :U _MPU6050_setDeviceID ]
[v _id `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2710: I2Cdev_writeBits(mpu6050.devAddr, 0x75, 6, 6, id);
"2710
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 117 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc _id ]
[; ;MPU6050.c: 2711: }
"2711
[e :UE 619 ]
}
"2717
[v _MPU6050_getOTPBankValid `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2717: uint8_t MPU6050_getOTPBankValid() {
[e :U _MPU6050_getOTPBankValid ]
[f ]
[; ;MPU6050.c: 2718: I2Cdev_readBit(mpu6050.devAddr, 0x00, 0, mpu6050.buffer);
"2718
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 0 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2719: return mpu6050.buffer[0];
"2719
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 620  ]
[; ;MPU6050.c: 2720: }
"2720
[e :UE 620 ]
}
"2721
[v _MPU6050_setOTPBankValid `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2721: void MPU6050_setOTPBankValid(bool enabled) {
[e :U _MPU6050_setOTPBankValid ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2722: I2Cdev_writeBit(mpu6050.devAddr, 0x00, 0, enabled);
"2722
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 0 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 2723: }
"2723
[e :UE 621 ]
}
"2724
[v _MPU6050_getXGyroOffsetTC `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2724: int8_t MPU6050_getXGyroOffsetTC() {
[e :U _MPU6050_getXGyroOffsetTC ]
[f ]
[; ;MPU6050.c: 2725: I2Cdev_readBits(mpu6050.devAddr, 0x00, 6, 6, mpu6050.buffer);
"2725
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 0 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2726: return mpu6050.buffer[0];
"2726
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 622  ]
[; ;MPU6050.c: 2727: }
"2727
[e :UE 622 ]
}
"2728
[v _MPU6050_setXGyroOffsetTC `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2728: void MPU6050_setXGyroOffsetTC(int8_t offset) {
[e :U _MPU6050_setXGyroOffsetTC ]
[v _offset `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2729: I2Cdev_writeBits(mpu6050.devAddr, 0x00, 6, 6, offset);
"2729
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 0 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc -> _offset `uc ]
[; ;MPU6050.c: 2730: }
"2730
[e :UE 623 ]
}
"2734
[v _MPU6050_getYGyroOffsetTC `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2734: int8_t MPU6050_getYGyroOffsetTC() {
[e :U _MPU6050_getYGyroOffsetTC ]
[f ]
[; ;MPU6050.c: 2735: I2Cdev_readBits(mpu6050.devAddr, 0x01, 6, 6, mpu6050.buffer);
"2735
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 1 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2736: return mpu6050.buffer[0];
"2736
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 624  ]
[; ;MPU6050.c: 2737: }
"2737
[e :UE 624 ]
}
"2738
[v _MPU6050_setYGyroOffsetTC `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2738: void MPU6050_setYGyroOffsetTC(int8_t offset) {
[e :U _MPU6050_setYGyroOffsetTC ]
[v _offset `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2739: I2Cdev_writeBits(mpu6050.devAddr, 0x01, 6, 6, offset);
"2739
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 1 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc -> _offset `uc ]
[; ;MPU6050.c: 2740: }
"2740
[e :UE 625 ]
}
"2744
[v _MPU6050_getZGyroOffsetTC `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2744: int8_t MPU6050_getZGyroOffsetTC() {
[e :U _MPU6050_getZGyroOffsetTC ]
[f ]
[; ;MPU6050.c: 2745: I2Cdev_readBits(mpu6050.devAddr, 0x02, 6, 6, mpu6050.buffer);
"2745
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 2 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2746: return mpu6050.buffer[0];
"2746
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 626  ]
[; ;MPU6050.c: 2747: }
"2747
[e :UE 626 ]
}
"2748
[v _MPU6050_setZGyroOffsetTC `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2748: void MPU6050_setZGyroOffsetTC(int8_t offset) {
[e :U _MPU6050_setZGyroOffsetTC ]
[v _offset `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2749: I2Cdev_writeBits(mpu6050.devAddr, 0x02, 6, 6, offset);
"2749
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 2 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc -> _offset `uc ]
[; ;MPU6050.c: 2750: }
"2750
[e :UE 627 ]
}
"2754
[v _MPU6050_getXFineGain `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2754: int8_t MPU6050_getXFineGain() {
[e :U _MPU6050_getXFineGain ]
[f ]
[; ;MPU6050.c: 2755: I2Cdev_readByte(mpu6050.devAddr, 0x03, mpu6050.buffer);
"2755
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2756: return mpu6050.buffer[0];
"2756
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 628  ]
[; ;MPU6050.c: 2757: }
"2757
[e :UE 628 ]
}
"2758
[v _MPU6050_setXFineGain `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2758: void MPU6050_setXFineGain(int8_t gain) {
[e :U _MPU6050_setXFineGain ]
[v _gain `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2759: I2Cdev_writeByte(mpu6050.devAddr, 0x03, gain);
"2759
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 3 `i `uc -> _gain `uc ]
[; ;MPU6050.c: 2760: }
"2760
[e :UE 629 ]
}
"2764
[v _MPU6050_getYFineGain `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2764: int8_t MPU6050_getYFineGain() {
[e :U _MPU6050_getYFineGain ]
[f ]
[; ;MPU6050.c: 2765: I2Cdev_readByte(mpu6050.devAddr, 0x04, mpu6050.buffer);
"2765
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2766: return mpu6050.buffer[0];
"2766
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 630  ]
[; ;MPU6050.c: 2767: }
"2767
[e :UE 630 ]
}
"2768
[v _MPU6050_setYFineGain `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2768: void MPU6050_setYFineGain(int8_t gain) {
[e :U _MPU6050_setYFineGain ]
[v _gain `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2769: I2Cdev_writeByte(mpu6050.devAddr, 0x04, gain);
"2769
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 4 `i `uc -> _gain `uc ]
[; ;MPU6050.c: 2770: }
"2770
[e :UE 631 ]
}
"2774
[v _MPU6050_getZFineGain `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2774: int8_t MPU6050_getZFineGain() {
[e :U _MPU6050_getZFineGain ]
[f ]
[; ;MPU6050.c: 2775: I2Cdev_readByte(mpu6050.devAddr, 0x05, mpu6050.buffer);
"2775
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2776: return mpu6050.buffer[0];
"2776
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 632  ]
[; ;MPU6050.c: 2777: }
"2777
[e :UE 632 ]
}
"2778
[v _MPU6050_setZFineGain `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2778: void MPU6050_setZFineGain(int8_t gain) {
[e :U _MPU6050_setZFineGain ]
[v _gain `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2779: I2Cdev_writeByte(mpu6050.devAddr, 0x05, gain);
"2779
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 5 `i `uc -> _gain `uc ]
[; ;MPU6050.c: 2780: }
"2780
[e :UE 633 ]
}
"2784
[v _MPU6050_getXAccelOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2784: int16_t MPU6050_getXAccelOffset() {
[e :U _MPU6050_getXAccelOffset ]
[f ]
[; ;MPU6050.c: 2785: I2Cdev_readBytes(mpu6050.devAddr, 0x06, 2, mpu6050.buffer);
"2785
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 6 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2786: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2786
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 634  ]
[; ;MPU6050.c: 2787: }
"2787
[e :UE 634 ]
}
"2788
[v _MPU6050_setXAccelOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2788: void MPU6050_setXAccelOffset(int16_t offset) {
[e :U _MPU6050_setXAccelOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2789: I2Cdev_writeWord(mpu6050.devAddr, 0x06, offset);
"2789
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 6 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2790: }
"2790
[e :UE 635 ]
}
"2794
[v _MPU6050_getYAccelOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2794: int16_t MPU6050_getYAccelOffset() {
[e :U _MPU6050_getYAccelOffset ]
[f ]
[; ;MPU6050.c: 2795: I2Cdev_readBytes(mpu6050.devAddr, 0x08, 2, mpu6050.buffer);
"2795
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 8 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2796: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2796
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 636  ]
[; ;MPU6050.c: 2797: }
"2797
[e :UE 636 ]
}
"2798
[v _MPU6050_setYAccelOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2798: void MPU6050_setYAccelOffset(int16_t offset) {
[e :U _MPU6050_setYAccelOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2799: I2Cdev_writeWord(mpu6050.devAddr, 0x08, offset);
"2799
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 8 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2800: }
"2800
[e :UE 637 ]
}
"2804
[v _MPU6050_getZAccelOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2804: int16_t MPU6050_getZAccelOffset() {
[e :U _MPU6050_getZAccelOffset ]
[f ]
[; ;MPU6050.c: 2805: I2Cdev_readBytes(mpu6050.devAddr, 0x0A, 2, mpu6050.buffer);
"2805
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 10 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2806: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2806
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 638  ]
[; ;MPU6050.c: 2807: }
"2807
[e :UE 638 ]
}
"2808
[v _MPU6050_setZAccelOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2808: void MPU6050_setZAccelOffset(int16_t offset) {
[e :U _MPU6050_setZAccelOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2809: I2Cdev_writeWord(mpu6050.devAddr, 0x0A, offset);
"2809
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 10 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2810: }
"2810
[e :UE 639 ]
}
"2814
[v _MPU6050_getXGyroOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2814: int16_t MPU6050_getXGyroOffset() {
[e :U _MPU6050_getXGyroOffset ]
[f ]
[; ;MPU6050.c: 2815: I2Cdev_readBytes(mpu6050.devAddr, 0x13, 2, mpu6050.buffer);
"2815
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 19 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2816: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2816
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 640  ]
[; ;MPU6050.c: 2817: }
"2817
[e :UE 640 ]
}
"2818
[v _MPU6050_setXGyroOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2818: void MPU6050_setXGyroOffset(int16_t offset) {
[e :U _MPU6050_setXGyroOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2819: I2Cdev_writeWord(mpu6050.devAddr, 0x13, offset);
"2819
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 19 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2820: }
"2820
[e :UE 641 ]
}
"2824
[v _MPU6050_getYGyroOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2824: int16_t MPU6050_getYGyroOffset() {
[e :U _MPU6050_getYGyroOffset ]
[f ]
[; ;MPU6050.c: 2825: I2Cdev_readBytes(mpu6050.devAddr, 0x15, 2, mpu6050.buffer);
"2825
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 21 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2826: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2826
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 642  ]
[; ;MPU6050.c: 2827: }
"2827
[e :UE 642 ]
}
"2828
[v _MPU6050_setYGyroOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2828: void MPU6050_setYGyroOffset(int16_t offset) {
[e :U _MPU6050_setYGyroOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2829: I2Cdev_writeWord(mpu6050.devAddr, 0x15, offset);
"2829
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 21 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2830: }
"2830
[e :UE 643 ]
}
"2834
[v _MPU6050_getZGyroOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2834: int16_t MPU6050_getZGyroOffset() {
[e :U _MPU6050_getZGyroOffset ]
[f ]
[; ;MPU6050.c: 2835: I2Cdev_readBytes(mpu6050.devAddr, 0x17, 2, mpu6050.buffer);
"2835
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 23 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2836: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2836
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 644  ]
[; ;MPU6050.c: 2837: }
"2837
[e :UE 644 ]
}
"2838
[v _MPU6050_setZGyroOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2838: void MPU6050_setZGyroOffset(int16_t offset) {
[e :U _MPU6050_setZGyroOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2839: I2Cdev_writeWord(mpu6050.devAddr, 0x17, offset);
"2839
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 23 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2840: }
"2840
[e :UE 645 ]
}
"2844
[v _MPU6050_getIntPLLReadyEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2844: bool MPU6050_getIntPLLReadyEnabled() {
[e :U _MPU6050_getIntPLLReadyEnabled ]
[f ]
[; ;MPU6050.c: 2845: I2Cdev_readBit(mpu6050.devAddr, 0x38, 2, mpu6050.buffer);
"2845
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2846: return mpu6050.buffer[0];
"2846
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 646  ]
[; ;MPU6050.c: 2847: }
"2847
[e :UE 646 ]
}
"2848
[v _MPU6050_setIntPLLReadyEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2848: void MPU6050_setIntPLLReadyEnabled(bool enabled) {
[e :U _MPU6050_setIntPLLReadyEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2849: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 2, enabled);
"2849
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 2 `i `uc _enabled ]
[; ;MPU6050.c: 2850: }
"2850
[e :UE 647 ]
}
"2851
[v _MPU6050_getIntDMPEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2851: bool MPU6050_getIntDMPEnabled() {
[e :U _MPU6050_getIntDMPEnabled ]
[f ]
[; ;MPU6050.c: 2852: I2Cdev_readBit(mpu6050.devAddr, 0x38, 1, mpu6050.buffer);
"2852
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2853: return mpu6050.buffer[0];
"2853
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 648  ]
[; ;MPU6050.c: 2854: }
"2854
[e :UE 648 ]
}
"2855
[v _MPU6050_setIntDMPEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2855: void MPU6050_setIntDMPEnabled(bool enabled) {
[e :U _MPU6050_setIntDMPEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2856: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 1, enabled);
"2856
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 1 `i `uc _enabled ]
[; ;MPU6050.c: 2857: }
"2857
[e :UE 649 ]
}
"2861
[v _MPU6050_getDMPInt5Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2861: bool MPU6050_getDMPInt5Status() {
[e :U _MPU6050_getDMPInt5Status ]
[f ]
[; ;MPU6050.c: 2862: I2Cdev_readBit(mpu6050.devAddr, 0x39, 5, mpu6050.buffer);
"2862
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2863: return mpu6050.buffer[0];
"2863
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 650  ]
[; ;MPU6050.c: 2864: }
"2864
[e :UE 650 ]
}
"2865
[v _MPU6050_getDMPInt4Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2865: bool MPU6050_getDMPInt4Status() {
[e :U _MPU6050_getDMPInt4Status ]
[f ]
[; ;MPU6050.c: 2866: I2Cdev_readBit(mpu6050.devAddr, 0x39, 4, mpu6050.buffer);
"2866
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2867: return mpu6050.buffer[0];
"2867
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 651  ]
[; ;MPU6050.c: 2868: }
"2868
[e :UE 651 ]
}
"2869
[v _MPU6050_getDMPInt3Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2869: bool MPU6050_getDMPInt3Status() {
[e :U _MPU6050_getDMPInt3Status ]
[f ]
[; ;MPU6050.c: 2870: I2Cdev_readBit(mpu6050.devAddr, 0x39, 3, mpu6050.buffer);
"2870
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2871: return mpu6050.buffer[0];
"2871
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 652  ]
[; ;MPU6050.c: 2872: }
"2872
[e :UE 652 ]
}
"2873
[v _MPU6050_getDMPInt2Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2873: bool MPU6050_getDMPInt2Status() {
[e :U _MPU6050_getDMPInt2Status ]
[f ]
[; ;MPU6050.c: 2874: I2Cdev_readBit(mpu6050.devAddr, 0x39, 2, mpu6050.buffer);
"2874
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2875: return mpu6050.buffer[0];
"2875
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 653  ]
[; ;MPU6050.c: 2876: }
"2876
[e :UE 653 ]
}
"2877
[v _MPU6050_getDMPInt1Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2877: bool MPU6050_getDMPInt1Status() {
[e :U _MPU6050_getDMPInt1Status ]
[f ]
[; ;MPU6050.c: 2878: I2Cdev_readBit(mpu6050.devAddr, 0x39, 1, mpu6050.buffer);
"2878
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2879: return mpu6050.buffer[0];
"2879
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 654  ]
[; ;MPU6050.c: 2880: }
"2880
[e :UE 654 ]
}
"2881
[v _MPU6050_getDMPInt0Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2881: bool MPU6050_getDMPInt0Status() {
[e :U _MPU6050_getDMPInt0Status ]
[f ]
[; ;MPU6050.c: 2882: I2Cdev_readBit(mpu6050.devAddr, 0x39, 0, mpu6050.buffer);
"2882
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2883: return mpu6050.buffer[0];
"2883
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 655  ]
[; ;MPU6050.c: 2884: }
"2884
[e :UE 655 ]
}
"2888
[v _MPU6050_getIntPLLReadyStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2888: bool MPU6050_getIntPLLReadyStatus() {
[e :U _MPU6050_getIntPLLReadyStatus ]
[f ]
[; ;MPU6050.c: 2889: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 2, mpu6050.buffer);
"2889
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2890: return mpu6050.buffer[0];
"2890
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 656  ]
[; ;MPU6050.c: 2891: }
"2891
[e :UE 656 ]
}
"2892
[v _MPU6050_getIntDMPStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2892: bool MPU6050_getIntDMPStatus() {
[e :U _MPU6050_getIntDMPStatus ]
[f ]
[; ;MPU6050.c: 2893: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 1, mpu6050.buffer);
"2893
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2894: return mpu6050.buffer[0];
"2894
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 657  ]
[; ;MPU6050.c: 2895: }
"2895
[e :UE 657 ]
}
"2899
[v _MPU6050_getDMPEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2899: bool MPU6050_getDMPEnabled() {
[e :U _MPU6050_getDMPEnabled ]
[f ]
[; ;MPU6050.c: 2900: I2Cdev_readBit(mpu6050.devAddr, 0x6A, 7, mpu6050.buffer);
"2900
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2901: return mpu6050.buffer[0];
"2901
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 658  ]
[; ;MPU6050.c: 2902: }
"2902
[e :UE 658 ]
}
"2903
[v _MPU6050_setDMPEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2903: void MPU6050_setDMPEnabled(bool enabled) {
[e :U _MPU6050_setDMPEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2904: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 7, enabled);
"2904
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 2905: }
"2905
[e :UE 659 ]
}
"2906
[v _MPU6050_resetDMP `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2906: void MPU6050_resetDMP() {
[e :U _MPU6050_resetDMP ]
[f ]
[; ;MPU6050.c: 2907: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 3, 1);
"2907
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 3 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2908: }
"2908
[e :UE 660 ]
}
"2912
[v _MPU6050_setMemoryBank `(v ~T0 @X0 1 ef3`uc`uc`uc ]
{
[; ;MPU6050.c: 2912: void MPU6050_setMemoryBank(uint8_t bank, bool prefetchEnabled, bool userBank) {
[e :U _MPU6050_setMemoryBank ]
[v _bank `uc ~T0 @X0 1 r1 ]
[v _prefetchEnabled `uc ~T0 @X0 1 r2 ]
[v _userBank `uc ~T0 @X0 1 r3 ]
[f ]
[; ;MPU6050.c: 2913: bank &= 0x1F;
"2913
[e =& _bank -> -> 31 `i `uc ]
[; ;MPU6050.c: 2914: if (userBank) bank |= 0x20;
"2914
[e $ ! != -> _userBank `i -> -> -> 0 `i `uc `i 662  ]
[e =| _bank -> -> 32 `i `uc ]
[e :U 662 ]
[; ;MPU6050.c: 2915: if (prefetchEnabled) bank |= 0x40;
"2915
[e $ ! != -> _prefetchEnabled `i -> -> -> 0 `i `uc `i 663  ]
[e =| _bank -> -> 64 `i `uc ]
[e :U 663 ]
[; ;MPU6050.c: 2916: I2Cdev_writeByte(mpu6050.devAddr, 0x6D, bank);
"2916
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 109 `i `uc _bank ]
[; ;MPU6050.c: 2917: }
"2917
[e :UE 661 ]
}
"2921
[v _MPU6050_setMemoryStartAddress `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2921: void MPU6050_setMemoryStartAddress(uint8_t address) {
[e :U _MPU6050_setMemoryStartAddress ]
[v _address `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2922: I2Cdev_writeByte(mpu6050.devAddr, 0x6E, address);
"2922
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 110 `i `uc _address ]
[; ;MPU6050.c: 2923: }
"2923
[e :UE 664 ]
}
"2927
[v _MPU6050_readMemoryByte `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2927: uint8_t MPU6050_readMemoryByte() {
[e :U _MPU6050_readMemoryByte ]
[f ]
[; ;MPU6050.c: 2928: I2Cdev_readByte(mpu6050.devAddr, 0x6F, mpu6050.buffer);
"2928
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 111 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2929: return mpu6050.buffer[0];
"2929
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 665  ]
[; ;MPU6050.c: 2930: }
"2930
[e :UE 665 ]
}
"2931
[v _MPU6050_writeMemoryByte `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2931: void MPU6050_writeMemoryByte(uint8_t data) {
[e :U _MPU6050_writeMemoryByte ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2932: I2Cdev_writeByte(mpu6050.devAddr, 0x6F, data);
"2932
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 111 `i `uc _data ]
[; ;MPU6050.c: 2933: }
"2933
[e :UE 666 ]
}
"2934
[v _MPU6050_readMemoryBlock `(v ~T0 @X0 1 ef4`*uc`ui`uc`uc ]
{
[; ;MPU6050.c: 2934: void MPU6050_readMemoryBlock(uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address) {
[e :U _MPU6050_readMemoryBlock ]
[v _data `*uc ~T0 @X0 1 r1 ]
[v _dataSize `ui ~T0 @X0 1 r2 ]
[v _bank `uc ~T0 @X0 1 r3 ]
[v _address `uc ~T0 @X0 1 r4 ]
[f ]
[; ;MPU6050.c: 2935: MPU6050_setMemoryBank(bank, 0, 0);
"2935
[e ( _MPU6050_setMemoryBank (3 , , _bank -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;MPU6050.c: 2936: MPU6050_setMemoryStartAddress(address);
"2936
[e ( _MPU6050_setMemoryStartAddress (1 _address ]
"2937
[v _chunkSize `uc ~T0 @X0 1 a ]
[; ;MPU6050.c: 2937: uint8_t chunkSize;
[; ;MPU6050.c: 2938: for (uint16_t i = 0; i < dataSize;) {
"2938
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $U 671  ]
[e :U 668 ]
{
[; ;MPU6050.c: 2940: chunkSize = 16;
"2940
[e = _chunkSize -> -> 16 `i `uc ]
[; ;MPU6050.c: 2943: if (i + chunkSize > dataSize) chunkSize = dataSize - i;
"2943
[e $ ! > + _i -> _chunkSize `ui _dataSize 672  ]
[e = _chunkSize -> - _dataSize _i `uc ]
[e :U 672 ]
[; ;MPU6050.c: 2946: if (chunkSize > 256 - address) chunkSize = 256 - address;
"2946
[e $ ! > -> _chunkSize `i - -> 256 `i -> _address `i 673  ]
[e = _chunkSize -> - -> 256 `i -> _address `i `uc ]
[e :U 673 ]
[; ;MPU6050.c: 2949: I2Cdev_readBytes(mpu6050.devAddr, 0x6F, chunkSize, data + i);
"2949
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 111 `i `uc _chunkSize + _data * -> _i `ux -> -> # *U _data `ui `ux ]
[; ;MPU6050.c: 2952: i += chunkSize;
"2952
[e =+ _i -> _chunkSize `ui ]
[; ;MPU6050.c: 2955: address += chunkSize;
"2955
[e =+ _address _chunkSize ]
[; ;MPU6050.c: 2958: if (i < dataSize) {
"2958
[e $ ! < _i _dataSize 674  ]
{
[; ;MPU6050.c: 2959: if (address == 0) bank++;
"2959
[e $ ! == -> _address `i -> 0 `i 675  ]
[e ++ _bank -> -> 1 `i `uc ]
[e :U 675 ]
[; ;MPU6050.c: 2960: MPU6050_setMemoryBank(bank, 0, 0);
"2960
[e ( _MPU6050_setMemoryBank (3 , , _bank -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;MPU6050.c: 2961: MPU6050_setMemoryStartAddress(address);
"2961
[e ( _MPU6050_setMemoryStartAddress (1 _address ]
"2962
}
[e :U 674 ]
"2963
}
"2938
[e :U 671 ]
[e $ < _i _dataSize 668  ]
[e :U 669 ]
"2963
}
[; ;MPU6050.c: 2962: }
[; ;MPU6050.c: 2963: }
[; ;MPU6050.c: 2964: }
"2964
[e :UE 667 ]
}
"3125
[v _MPU6050_getDMPConfig1 `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 3125: uint8_t MPU6050_getDMPConfig1() {
[e :U _MPU6050_getDMPConfig1 ]
[f ]
[; ;MPU6050.c: 3126: I2Cdev_readByte(mpu6050.devAddr, 0x70, mpu6050.buffer);
"3126
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 112 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 3127: return mpu6050.buffer[0];
"3127
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 676  ]
[; ;MPU6050.c: 3128: }
"3128
[e :UE 676 ]
}
"3129
[v _MPU6050_setDMPConfig1 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 3129: void MPU6050_setDMPConfig1(uint8_t config) {
[e :U _MPU6050_setDMPConfig1 ]
[v _config `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 3130: I2Cdev_writeByte(mpu6050.devAddr, 0x70, config);
"3130
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 112 `i `uc _config ]
[; ;MPU6050.c: 3131: }
"3131
[e :UE 677 ]
}
"3135
[v _MPU6050_getDMPConfig2 `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 3135: uint8_t MPU6050_getDMPConfig2() {
[e :U _MPU6050_getDMPConfig2 ]
[f ]
[; ;MPU6050.c: 3136: I2Cdev_readByte(mpu6050.devAddr, 0x71, mpu6050.buffer);
"3136
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 113 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 3137: return mpu6050.buffer[0];
"3137
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 678  ]
[; ;MPU6050.c: 3138: }
"3138
[e :UE 678 ]
}
"3139
[v _MPU6050_setDMPConfig2 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 3139: void MPU6050_setDMPConfig2(uint8_t config) {
[e :U _MPU6050_setDMPConfig2 ]
[v _config `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 3140: I2Cdev_writeByte(mpu6050.devAddr, 0x71, config);
"3140
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 113 `i `uc _config ]
[; ;MPU6050.c: 3141: }
"3141
[e :UE 679 ]
}
