5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (wait2.vcd) 2 -o (wait2.cdd) 2 -v (wait2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 wait2.v 10 30 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 1070007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 wait2.v 0 19 1
2 2 0 15 50008 1 21004 0 0 1 16 0 0
2 3 1 15 10001 0 1410 0 0 1 1 a
2 4 37 15 10008 1 16 2 3
2 5 0 16 50008 1 21004 0 0 1 16 0 0
2 6 1 16 10001 0 1410 0 0 1 1 b
2 7 37 16 10008 1 16 5 6
2 8 0 17 c000f 1 21004 0 0 1 16 0 0
2 9 1 17 70007 1 1014 0 0 1 1 b
2 10 11 17 7000f 1 1058 8 9 1 18 0 1 0 1 0 0
2 11 59 17 10011 1 102a 10 0 1 18 0 1 0 0 0 0
2 12 0 17 17001a 1 21008 0 0 1 16 1 0
2 13 1 17 130013 0 1410 0 0 1 1 b
2 14 37 17 13001a 1 1a 12 13
2 15 0 18 50008 1 21008 0 0 1 16 1 0
2 16 1 18 10001 0 1410 0 0 1 1 a
2 17 37 18 10008 1 1a 15 16
4 4 15 1 11 7 7 4
4 7 16 1 0 11 11 4
4 11 17 1 0 14 0 4
4 14 17 19 0 17 17 4
4 17 18 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 wait2.v 0 28 1
