#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 23 23:50:45 2024
# Process ID: 25024
# Current directory: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25996 C:\Users\lotto\Desktop\Alveare\M_AXI_ALU\M_AXI_ALU\dec_MIMD\Vivado\dec_MIMD.xpr
# Log file: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado/vivado.log
# Journal file: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16870 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado/dec_MIMD.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1498.254 ; gain = 350.602
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado/dec_MIMD.srcs/sources_1/bd/design_1/design_1.bd] -top
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with current value '29' for BD Cell 'axi_mem_intercon/xbar'. PARAM_VALUE.M01_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M00_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_mem_intercon/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado/dec_MIMD.srcs/sources_1/bd/design_1/design_1.bd 
make_wrapper: Time (s): cpu = 00:00:21 ; elapsed = 00:01:35 . Memory (MB): peak = 1649.703 ; gain = 137.012
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
open_bd_design {C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado/dec_MIMD.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado/dec_MIMD.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:hls:dec_MIMD:1.0 - dec_MIMD_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_0 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_us_0 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_us_1 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_us_2 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_us_3 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_1 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_2 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_3 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_4 
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_s01_mmu_0 
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_s02_mmu_0 
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s03_mmu
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_s03_mmu_0 
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Successfully read diagram <design_1> from block design file <C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado/dec_MIMD.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1668.309 ; gain = 18.605
delete_bd_objs [get_bd_intf_nets dec_MIMD_0_m_axi_gmem0] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_intf_nets axi_mem_intercon_M02_AXI] [get_bd_intf_nets axi_mem_intercon_M03_AXI] [get_bd_intf_nets dec_MIMD_0_m_axi_gmem1] [get_bd_intf_nets dec_MIMD_0_m_axi_gmem2] [get_bd_intf_nets dec_MIMD_0_m_axi_gmem3] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/dec_MIMD_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins dec_MIMD_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP1} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP2} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP3} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP3]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M02_AXI] [get_bd_intf_nets dec_MIMD_0_m_axi_gmem0] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_intf_nets axi_mem_intercon_M03_AXI] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/dec_MIMD_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins dec_MIMD_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem1} Slave {/processing_system7_0/S_AXI_HP1} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem2} Slave {/processing_system7_0/S_AXI_HP2} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem3} Slave {/processing_system7_0/S_AXI_HP3} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP3]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem0' to slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem0' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem0' to slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem1' to slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem1' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem1' to slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem3' to slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem3' to slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem3' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem2' to slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem2' to slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem2' to slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM'. Please either complete or remove this path to resolve.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem3' at address '0x0800_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem3/SEG_processing_system7_0_HP1_DDR_LOWOCM' is invalid. The proposed address '0x0800_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem3' at address '0x1000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem3/SEG_processing_system7_0_HP2_DDR_LOWOCM' is invalid. The proposed address '0x1000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem3' at address '0x0000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem3/SEG_processing_system7_0_HP0_DDR_LOWOCM' is invalid. The proposed address '0x0000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem2' at address '0x0000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem2/SEG_processing_system7_0_HP0_DDR_LOWOCM' is invalid. The proposed address '0x0000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem1' at address '0x0000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem1/SEG_processing_system7_0_HP0_DDR_LOWOCM' is invalid. The proposed address '0x0000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem1' at address '0x1800_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem1/SEG_processing_system7_0_HP3_DDR_LOWOCM' is invalid. The proposed address '0x1800_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem2' at address '0x0800_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem2/SEG_processing_system7_0_HP1_DDR_LOWOCM' is invalid. The proposed address '0x0800_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem2' at address '0x1800_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem2/SEG_processing_system7_0_HP3_DDR_LOWOCM' is invalid. The proposed address '0x1800_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem1' at address '0x1000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem1/SEG_processing_system7_0_HP2_DDR_LOWOCM' is invalid. The proposed address '0x1000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem0' to slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem0' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem0' to slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem1' to slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem1' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem1' to slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem3' to slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem3' to slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem3' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem2' to slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem2' to slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dec_MIMD_0/Data_m_axi_gmem2' to slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM'. Please either complete or remove this path to resolve.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem3' at address '0x0800_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem3/SEG_processing_system7_0_HP1_DDR_LOWOCM' is invalid. The proposed address '0x0800_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem3' at address '0x1000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem3/SEG_processing_system7_0_HP2_DDR_LOWOCM' is invalid. The proposed address '0x1000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem3' at address '0x0000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem3/SEG_processing_system7_0_HP0_DDR_LOWOCM' is invalid. The proposed address '0x0000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem2' at address '0x0000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem2/SEG_processing_system7_0_HP0_DDR_LOWOCM' is invalid. The proposed address '0x0000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem1' at address '0x0000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem1/SEG_processing_system7_0_HP0_DDR_LOWOCM' is invalid. The proposed address '0x0000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem1' at address '0x1800_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem1/SEG_processing_system7_0_HP3_DDR_LOWOCM' is invalid. The proposed address '0x1800_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem2' at address '0x0800_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem2/SEG_processing_system7_0_HP1_DDR_LOWOCM' is invalid. The proposed address '0x0800_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem2' at address '0x1800_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem2/SEG_processing_system7_0_HP3_DDR_LOWOCM' is invalid. The proposed address '0x1800_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/dec_MIMD_0/Data_m_axi_gmem1' at address '0x1000_0000 [ 128M ]'. Master segment '/dec_MIMD_0/Data_m_axi_gmem1/SEG_processing_system7_0_HP2_DDR_LOWOCM' is invalid. The proposed address '0x1000_0000 [ 128M ]' cannot be assigned through an incomplete addressing path.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets dec_MIMD_0_m_axi_gmem0] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_2_M00_AXI] [get_bd_intf_nets dec_MIMD_0_m_axi_gmem2] [get_bd_cells axi_mem_intercon_2]
delete_bd_objs [get_bd_intf_nets dec_MIMD_0_m_axi_gmem3] [get_bd_intf_nets axi_mem_intercon_3_M00_AXI] [get_bd_cells axi_mem_intercon_3]
delete_bd_objs [get_bd_intf_nets dec_MIMD_0_m_axi_gmem1] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_cells axi_mem_intercon_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/dec_MIMD_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins dec_MIMD_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP1} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP2} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dec_MIMD_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP3} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP3]
endgroup
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {4} \
  CONFIG.NUM_SI {4} \
] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/dec_MIMD_0/m_axi_gmem1} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins dec_MIMD_0/m_axi_gmem1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/dec_MIMD_0/m_axi_gmem2} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins dec_MIMD_0/m_axi_gmem2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/dec_MIMD_0/m_axi_gmem3} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins dec_MIMD_0/m_axi_gmem3]
endgroup
regenerate_bd_layout
validate_bd_design
Excluding slave segment /processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
Excluding slave segment /processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM from address space /dec_MIMD_0/Data_m_axi_gmem0.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with current value '29' for BD Cell 'axi_mem_intercon/xbar'. PARAM_VALUE.M01_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M00_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_mem_intercon/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\lotto\Desktop\Alveare\M_AXI_ALU\M_AXI_ALU\dec_MIMD\Vivado\dec_MIMD.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/Vivado/dec_MIMD.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 00:01:26 2024...
