#pragma once

#include <gpu/colors.hpp>
#include <renderer/rasterizer.hpp>
#include <util/types.hpp>

#include <gsl-lite.hpp>

#include <memory>
#include <vector>

namespace gui {
class Gui;
}

namespace gpu {

constexpr u32 CPU_CYCLES_PER_SECOND = 33'868'800;
constexpr u32 FRAMERATE_NTSC = 60;
constexpr u32 CPU_CYCLES_PER_FRAME = CPU_CYCLES_PER_SECOND / FRAMERATE_NTSC;

constexpr u32 MAX_GP0_CMD_LEN = 32;

constexpr u32 VRAM_WIDTH = 1024;
constexpr u32 VRAM_HEIGHT = 512;

constexpr bool GP0_DEBUG_RECORD = true;  // For debugging

enum DmaDirection {
  Off = 0,
  Fifo = 1,
  CpuToGp0 = 2,
  VRamToCpu = 3,
};

// GP0(E2h) - Texture Window setting
union Gp0TextureWindow {
  u32 word{};

  struct {
    u32 tex_window_mask_x : 5;  //  0-4    Texture window Mask X   (in 8 pixel steps)
    u32 tex_window_mask_y : 5;  //  5-9    Texture window Mask Y   (in 8 pixel steps)
    u32 tex_window_off_x : 5;   //  10-14  Texture window Offset X (in 8 pixel steps)
    u32 tex_window_off_y : 5;   //  15-19  Texture window Offset Y (in 8 pixel steps)
  };
};

// GP0(E3h) - Set Drawing Area top left (X1,Y1)
// GP0(E4h) - Set Drawing Area bottom right (X2,Y2)
union Gp0DrawingArea {
  u32 word{};

  struct {
    u32 x : 10;   // 0-9    X-coordinate (0..1023)
    u32 y : 9;    // 10-18  Y-coordinate (0..511)   ;\on Old 160pin GPU (max 1MB VRAM)
    u32 _19 : 1;  // 19-23  Not used (zero)         ; TODO: Used for y on new GPU
  };
};

// TODO: This has s11's, maybe store as separate field and not in bitfield
// GP0(E5h) - Set Drawing Offset (X,Y)
union Gp0DrawingOffset {
  u32 word{};

  struct {
    u32 x : 11;  // 0-10   X-offset (-1024..+1023) (usually within X1,X2 of Drawing Area)
    u32 y : 11;  // 11-21  Y-offset (-1024..+1023) (usually within Y1,Y2 of Drawing Area)
  };
};

// GP0(E1h) - Draw Mode setting (aka "Texpage")
union Gp0DrawMode {
  u32 word{};

  // Only define the fields we want to use (the rest are common with GPUSTAT definition)
  struct {
    u32 tex_page_x_base : 4;  //  0-3   Texture page X Base
    u32 tex_page_y_base : 1;  //  4     Texture page Y Base
    u32 _5_6 : 2;
    u32 tex_page_colors : 2;  //  7-8   Texture page colors
    u32 _9_11 : 3;
    u32 rect_textured_x_flip : 1;  // 12
    u32 rect_textured_y_flip : 1;  // 13
  };

  s32 tex_base_x() const { return tex_page_x_base * 64; }
  s32 tex_base_y() const { return tex_page_y_base * 256; }
};

// GP1(05h) - Start of Display area (in VRAM)
union Gp1DisplayArea {
  u32 word{};

  struct {
    u32 x : 10;  // X (0-1023)    (halfword address in VRAM)  (relative to begin of VRAM)
    u32 y : 9;   // Y (0-511)     (scanline number in VRAM)   (relative to begin of VRAM)
  };
};

// GP1(06h) - Horizontal Display range (on Screen)
union Gp1HDisplayRange {
  u32 word{};

  struct {
    u32 x1 : 12;  // X1 (260h+0)       ;12bit       ;\counted in 53.222400MHz units
    u32 x2 : 12;  // X2 (260h+320*8)   ;12bit       ;/relative to HSYNC
  };
};

// GP1(07h) - Vertical Display range (on Screen)
union Gp1VDisplayRange {
  u32 word{};

  struct {
    u32 y1 : 10;  // Y1 (NTSC=88h-(224/2), (PAL=A3h-(264/2))  ;\scanline numbers on screen
    u32 y2 : 10;  // Y2 (NTSC=88h+(224/2), (PAL=A3h+(264/2))  ;/relative to VSYNC
  };
};

enum class Gp0CommandType {
  None,
  DrawLine,
  DrawRectangle,
  DrawPolygon,
  FillRectangleInVram,
  CopyCpuToVram,
  CopyCpuToVramTransferring,  // Extra state to denote that GP0 is receiving image data
  CopyVramToCpu,
  CopyVramToVram,
  Invalid,
};

// GPUSTAT register
union GpuStatus {
  u32 word{ 0x14802000 };

  struct {
    u32 tex_page_x_base : 4;       //  0-3   Texture page X Base
    u32 tex_page_y_base : 1;       //  4     Texture page Y Base
    u32 semi_transparency : 2;     //  5-6   Semi Transparency
    u32 tex_page_colors : 2;       //  7-8   Texture page colors
    u32 dither_en : 1;             //  9     Dither 24bit to 15bit
    u32 drawing_to_disp_en : 1;    //  10    Drawing to display area
    u32 force_set_mask_bit : 1;    //  11    Set Mask-bit when drawing pixels
    u32 preserve_masked_bits : 1;  //  12    Draw Pixels
    u32 interlace_field : 1;       //  13    Interlace Field
    u32 reverse_flag : 1;          //  14    "Reverseflag"
    u32 tex_disable : 1;           //  15    Texture Disable
    u32 horizontal_res_2 : 1;      //  16    Horizontal Resolution 2
    u32 horizontal_res_1 : 2;      //  17-18 Horizontal Resolution 1
    u32 vertical_res : 1;          //  19    Vertical Resolution
    u32 video_mode : 1;            //  20    Video Mode (0=NTSC/60Hz, 1=PAL/50Hz)
    u32 disp_color_depth : 1;      //  21    Display Area Color Depth (0=15bit, 1=24bit)
    u32 vertical_interlace : 1;    //  22    Vertical Interlace (0=Off, 1=On)
    u32 disp_disabled : 1;         //  23    Display Status (0=Enabled, 1=Disabled)
    u32 interrupt : 1;             //  24    Interrupt Request (IRQ1) (0=Off, 1=IRQ)
    u32 dma_data_req : 1;       //  25    DMA / Data Request, meaning depends on GP1(04h) DMA Direction
    u32 ready_to_recv_cmd : 1;  //  26    Ready to receive Cmd Word
    u32 ready_to_send_vram_to_cpu : 1;  // 27    Ready to send VRAM to CPU
    u32 ready_to_recv_dma_block : 1;    // 28    Ready to receive DMA Block
    u32 dma_direction_ : 2;             // 29-30 DMA Direction (0=Off, 1=?, 2=CPUtoGP0, 3=GPUREADtoCPU)
    u32 interlace_drawing_mode : 1;     // 31    Drawing even/odd lines in interlace mode (0=Even, 1=Odd)
  };

  // methods
  DmaDirection dma_direction() const { return static_cast<DmaDirection>(dma_direction_); }
};

struct DisplayResolution {
  u32 width{};
  u32 height{};
};

class Gpu {
  friend class gui::Gui;  // for debug info
 public:
  Gpu();

  // GPUSTAT register
  GpuStatus m_gpustat{};

  // GP0 register
  Gp0TextureWindow m_tex_window{};
  Gp0DrawingArea m_drawing_area_top_left{};
  Gp0DrawingArea m_drawing_area_bottom_right{};
  Gp0DrawingOffset m_drawing_offset;
  Gp0DrawMode m_draw_mode;

  // GP1 register
  Gp1DisplayArea m_display_area;
  Gp1HDisplayRange m_hdisplay_range;
  Gp1VDisplayRange m_vdisplay_range;

  // VRAM
  std::unique_ptr<std::array<u16, VRAM_WIDTH * VRAM_HEIGHT>> m_vram;

  // VRAM transfers
  u16 m_vram_transfer_x{};
  u16 m_vram_transfer_y{};
  u16 m_vram_transfer_x_start{};
  u16 m_vram_transfer_width{};
  u16 m_vram_transfer_height{};

  u32 m_frames{};

  std::array<u16, VRAM_WIDTH * VRAM_HEIGHT> const& vram() const { return *m_vram.get(); }
  std::array<u16, VRAM_WIDTH * VRAM_HEIGHT>& vram() { return *m_vram.get(); }

  GpuStatus gpustat() const {
    auto gpustat = static_cast<u32>(m_gpustat.word);

    // Hardcode the following for now
    gpustat |= 1 << 26;  // Ready to receive command: true
    gpustat |= 1 << 27;  // Ready to send VRAM to CPU: true
    gpustat |= 1 << 28;  // Ready to receive DMA block: true
                         //    gpustat &= ~(1 << 19);  // Vertical Resolution: 240
    gpustat |= ((m_frames % 2 == 0) ? 1 : 0) << 31;

    // Not sure what this is
    Ensures(m_gpustat.reverse_flag == false);

    return GpuStatus{ gpustat };
  }

  u32 read_reg(u32 addr);
  void write_reg(u32 addr, u32 val);

  // VRAM
  u16 get_vram_pos(u16 x, u16 y) const;
  u16 get_vram_idx(u32 vram_idx) const;
  template <bool Wrap>
  void set_vram_pos(u16 x, u16 y, u16 val) {
    if (Wrap) {
      x %= VRAM_WIDTH;
      y %= VRAM_HEIGHT;
    } else {
      Ensures(x <= 1024);
      Ensures(y <= 512);
    }

    const auto idx = x + y * VRAM_WIDTH;

    set_vram_idx(idx, val);
  }
  void set_vram_idx(u32 vram_idx, u16 val);
  u32 dma_read_vram();

  DisplayResolution get_resolution() const;

 private:
  // Returns size of image in 16-bit pixels, rounded up to nearest 32-bit value
  u32 setup_vram_transfer(u32 pos_word, u32 size_word);
  void advance_vram_transfer_pos();
  void do_cpu_to_vram_transfer(u32 cmd);

 public:
  // Returns true to signals that a frame is ready for presenting (VBLANK)
  bool step(u32 cycles_to_emualate);

  std::vector<u32> const& gp0_cmd() const { return m_gp0_cmd; }

  void gp0(u32 cmd);

 private:
  void gp0_mono_polyline_opaque(u32 cmd);
  void gp0_draw_mode(u32 cmd);
  void gp0_mask_bit(u32 cmd);
  void gp0_gpu_irq(u32 cmd);  // rarely used
  void gp0_fill_rect_in_vram();
  void gp0_copy_rect_cpu_to_vram();
  void gp0_copy_rect_vram_to_cpu();
  void gp0_copy_rect_vram_to_vram();

  void gp1(u32 cmd);
  void gp1_soft_reset();
  void gp1_cmd_buf_reset();
  void gp1_ack_gpu_interrupt();
  void gp1_disp_enable(u32 cmd);
  void gp1_dma_direction(u32 cmd);
  void gp1_disp_mode(u32 cmd);
  void gp0_texture_window(u32 cmd);
  void gp0_drawing_area_top_left(u32 cmd);
  void gp0_drawing_area_bottom_right(u32 cmd);
  void gp0_drawing_offset(u32 cmd);

 private:
  renderer::rasterizer::Rasterizer m_rasterizer = renderer::rasterizer::Rasterizer(*this);

  // TOOD: reset all these in the method
  // GP0 command handling
  Gp0CommandType m_gp0_cmd_type = Gp0CommandType::None;
  u32 m_gp0_arg_count{};       // Number of args
  u32 m_gp0_arg_index{};       // Current arg index
  std::vector<u32> m_gp0_cmd;  // All words comprising a GP0 command

  // VBLANK
  s32 m_vblank_cycles_left{ CPU_CYCLES_PER_FRAME };

  // Debugging
  struct Gp0CmdDebugRecord {
    Gp0CommandType type;
    std::vector<u32> cmd;
  };
  using Gp0CmdDebugRecordsFrame = std::vector<Gp0CmdDebugRecord>;
  Gp0CmdDebugRecordsFrame m_gp0_cmds_cur_frame;
  std::vector<Gp0CmdDebugRecordsFrame> m_gp0_cmds_record;
};

static const char* gp0_cmd_type_to_str(Gp0CommandType cmd_type) {
  switch (cmd_type) {
    case Gp0CommandType::None: return "None";
    case Gp0CommandType::DrawLine: return "Draw Line";
    case Gp0CommandType::DrawRectangle: return "Draw Rectangle";
    case Gp0CommandType::DrawPolygon: return "Draw Polygon";
    case Gp0CommandType::FillRectangleInVram: return "Fill Rectangle In VRAM";
    case Gp0CommandType::CopyCpuToVram: return "CopyCpuToVram";
    case Gp0CommandType::CopyCpuToVramTransferring: return "Copy CPU to VRAM - Transferring";
    case Gp0CommandType::CopyVramToCpu: return "Copy VRAM to CPU";
    case Gp0CommandType::Invalid: return "Invalid";
    default: return "<unknown>";
  }
}

}  // namespace gpu
