{
  "module_name": "atomisp-regs.h",
  "hash_id": "013ae29daddabbe3ca6900bdd1ed8849fa4028ceb058a21e72f130da3b584319",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/atomisp-regs.h",
  "human_readable_source": " \n \n\n#ifndef ATOMISP_REGS_H\n#define ATOMISP_REGS_H\n\n \n#define PCICMDSTS\t\t0x01\n#define INTR\t\t\t0x0f\n#define MSI_CAPID\t\t0x24\n#define MSI_ADDRESS\t\t0x25\n#define MSI_DATA\t\t0x26\n#define INTR_CTL\t\t0x27\n\n#define PCI_MSI_CAPID\t\t0x90\n#define PCI_MSI_ADDR\t\t0x94\n#define PCI_MSI_DATA\t\t0x98\n#define PCI_INTERRUPT_CTRL\t0x9C\n#define PCI_I_CONTROL\t\t0xfc\n\n \n#define MRFLD_CSI_AFE\t\t0x39\n#define MRFLD_CSI_CONTROL\t0x3a\n#define MRFLD_CSI_RCOMP\t\t0x3d\n\n#define MRFLD_PCI_PMCS\t\t0x84\n#define MRFLD_PCI_CSI_ACCESS_CTRL_VIOL\t0xd4\n#define MRFLD_PCI_CSI_AFE_HS_CONTROL\t0xdc\n#define MRFLD_PCI_CSI_AFE_RCOMP_CONTROL\t0xe0\n#define MRFLD_PCI_CSI_CONTROL\t\t0xe8\n#define MRFLD_PCI_CSI_AFE_TRIM_CONTROL\t0xe4\n#define MRFLD_PCI_CSI_DEADLINE_CONTROL\t0xec\n#define MRFLD_PCI_CSI_RCOMP_CONTROL\t0xf4\n\n \n#define MRFLD_PCI_CSI_CONTROL_PARPATHEN\tBIT(24)\n \n#define MRFLD_PCI_CSI_CONTROL_CSI_READY\tBIT(25)\n\n \n#define MRFLD_PCI_I_CONTROL_ENABLE_READ_COMBINING\t0x1\n\n \n#define MRFLD_PCI_CSI_HS_OVR_CLK_GATE_ON_UPDATE\t\t0x800000\n\n \n#define MRFLD_PCI_I_CONTROL_ENABLE_WRITE_COMBINING\t0x2\n\n#define MRFLD_PCI_I_CONTROL_SRSE_RESET_MASK\t\t0xc\n\n#define MRFLD_PCI_CSI1_HSRXCLKTRIM\t\t0x2\n#define MRFLD_PCI_CSI1_HSRXCLKTRIM_SHIFT\t16\n#define MRFLD_PCI_CSI2_HSRXCLKTRIM\t\t0x3\n#define MRFLD_PCI_CSI2_HSRXCLKTRIM_SHIFT\t24\n#define MRFLD_PCI_CSI3_HSRXCLKTRIM\t\t0x2\n#define MRFLD_PCI_CSI3_HSRXCLKTRIM_SHIFT\t28\n#define MRFLD_PCI_CSI_HSRXCLKTRIM_MASK\t\t0xf\n\n \n#define MRFLD_CSI_RECEIVER_SELECTION_REG       0x8081c\n\n#define MRFLD_INTR_CLEAR_REG\t\t       0x50c\n#define MRFLD_INTR_STATUS_REG\t\t       0x508\n#define MRFLD_INTR_ENABLE_REG\t\t       0x510\n\n#define MRFLD_MAX_ZOOM_FACTOR\t1024\n\n \n#define MRFLD_ISPSSPM0         0x39\n#define MRFLD_ISPSSPM0_ISPSSC_OFFSET   0\n#define MRFLD_ISPSSPM0_ISPSSS_OFFSET   24\n#define MRFLD_ISPSSPM0_ISPSSC_MASK     0x3\n#define MRFLD_ISPSSPM0_IUNIT_POWER_ON  0\n#define MRFLD_ISPSSPM0_IUNIT_POWER_OFF 0x3\n#define MRFLD_ISPSSDVFS\t\t\t0x13F\n#define MRFLD_BIT0\t\t\t0x0001\n#define MRFLD_BIT1\t\t\t0x0002\n\n \n#define MRFLD_PORT_CONFIG_NUM  8\n#define MRFLD_PORT1_ENABLE_SHIFT       0\n#define MRFLD_PORT2_ENABLE_SHIFT       1\n#define MRFLD_PORT3_ENABLE_SHIFT       2\n#define MRFLD_PORT1_LANES_SHIFT        3\n#define MRFLD_PORT2_LANES_SHIFT        7\n#define MRFLD_PORT3_LANES_SHIFT        8\n#define MRFLD_PORT_CONFIG_MASK 0x000f03ff\n#define MRFLD_PORT_CONFIGCODE_SHIFT    16\n#define MRFLD_ALL_CSI_PORTS_OFF_MASK   0x7\n\n#define CHV_PORT3_LANES_SHIFT\t\t9\n#define CHV_PORT_CONFIG_MASK\t\t0x1f07ff\n\n#define ISPSSPM1\t\t\t\t0x3a\n#define ISP_FREQ_STAT_MASK\t\t\t(0x1f << ISP_FREQ_STAT_OFFSET)\n#define ISP_REQ_FREQ_MASK\t\t\t0x1f\n#define ISP_FREQ_VALID_MASK\t\t\t(0x1 << ISP_FREQ_VALID_OFFSET)\n#define ISP_FREQ_STAT_OFFSET\t\t\t0x18\n#define ISP_REQ_GUAR_FREQ_OFFSET\t\t0x8\n#define ISP_REQ_FREQ_OFFSET\t\t\t0x0\n#define ISP_FREQ_VALID_OFFSET\t\t\t0x7\n#define ISP_FREQ_RULE_ANY\t\t\t0x0\n\n#define ISP_FREQ_457MHZ\t\t\t\t0x1C9\n#define ISP_FREQ_400MHZ\t\t\t\t0x190\n#define ISP_FREQ_356MHZ\t\t\t\t0x164\n#define ISP_FREQ_320MHZ\t\t\t\t0x140\n#define ISP_FREQ_266MHZ\t\t\t\t0x10a\n#define ISP_FREQ_200MHZ\t\t\t\t0xc8\n#define ISP_FREQ_100MHZ\t\t\t\t0x64\n\n#define HPLL_FREQ_800MHZ\t\t\t0x320\n#define HPLL_FREQ_1600MHZ\t\t\t0x640\n#define HPLL_FREQ_2000MHZ\t\t\t0x7D0\n\n#define CCK_FUSE_REG_0\t\t\t0x08\n#define CCK_FUSE_HPLL_FREQ_MASK\t\t0x03\n\n \n#define CSI2_PORT_A_BASE\t\t\t\t\t0xC0000\n#define CSI2_PORT_B_BASE\t\t\t\t\t0xC2000\n#define CSI2_PORT_C_BASE\t\t\t\t\t0xC4000\n\n#define CSI2_LANE_CL_BASE\t\t\t\t\t0x418\n#define CSI2_LANE_D0_BASE\t\t\t\t\t0x420\n#define CSI2_LANE_D1_BASE\t\t\t\t\t0x428\n#define CSI2_LANE_D2_BASE\t\t\t\t\t0x430\n#define CSI2_LANE_D3_BASE\t\t\t\t\t0x438\n\n#define CSI2_REG_RX_CSI_DLY_CNT_TERMEN\t\t\t\t0\n#define CSI2_REG_RX_CSI_DLY_CNT_SETTLE\t\t\t\t0x4\n\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_TERMEN_CLANE\t\t\t0xC0418\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_SETTLE_CLANE\t\t\t0xC041C\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_TERMEN_DLANE0\t\t0xC0420\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_SETTLE_DLANE0\t\t0xC0424\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_TERMEN_DLANE1\t\t0xC0428\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_SETTLE_DLANE1\t\t0xC042C\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_TERMEN_DLANE2\t\t0xC0430\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_SETTLE_DLANE2\t\t0xC0434\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_TERMEN_DLANE3\t\t0xC0438\n#define CSI2_PORT_A_RX_CSI_DLY_CNT_SETTLE_DLANE3\t\t0xC043C\n\n#define CSI2_PORT_B_RX_CSI_DLY_CNT_TERMEN_CLANE\t\t\t0xC2418\n#define CSI2_PORT_B_RX_CSI_DLY_CNT_SETTLE_CLANE\t\t\t0xC241C\n#define CSI2_PORT_B_RX_CSI_DLY_CNT_TERMEN_DLANE0\t\t0xC2420\n#define CSI2_PORT_B_RX_CSI_DLY_CNT_SETTLE_DLANE0\t\t0xC2424\n#define CSI2_PORT_B_RX_CSI_DLY_CNT_TERMEN_DLANE1\t\t0xC2428\n#define CSI2_PORT_B_RX_CSI_DLY_CNT_SETTLE_DLANE1\t\t0xC242C\n\n#define CSI2_PORT_C_RX_CSI_DLY_CNT_TERMEN_CLANE\t\t\t0xC4418\n#define CSI2_PORT_C_RX_CSI_DLY_CNT_SETTLE_CLANE\t\t\t0xC441C\n#define CSI2_PORT_C_RX_CSI_DLY_CNT_TERMEN_DLANE0\t\t0xC4420\n#define CSI2_PORT_C_RX_CSI_DLY_CNT_SETTLE_DLANE0\t\t0xC4424\n#define CSI2_PORT_C_RX_CSI_DLY_CNT_TERMEN_DLANE1\t\t0xC4428\n#define CSI2_PORT_C_RX_CSI_DLY_CNT_SETTLE_DLANE1\t\t0xC442C\n\n#define DMA_BURST_SIZE_REG\t\t\t\t\t0xCD408\n\n#define ISP_DFS_TRY_TIMES\t2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}