- ğŸ‘‹ Hi, Iâ€™m @divyauyyala
- ğŸ‘€ Iâ€™m interested in VLSI Design Verification.
- ğŸŒ± Iâ€™m currently learning System Verilog
- ğŸ’ï¸ Iâ€™m looking to collaborate on verilog, system verilog, UVM projects
- ğŸ“« How to reach me : unbdivya@gmail.com

<!---
divyauyyala/divyauyyala is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
