#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jan 11 18:35:04 2025
# Process ID         : 8365
# Current directory  : /media/sohail/sohails/verilog-examples/carrysave_adder
# Command line       : vivado
# Log file           : /media/sohail/sohails/verilog-examples/carrysave_adder/vivado.log
# Journal file       : /media/sohail/sohails/verilog-examples/carrysave_adder/vivado.jou
# Running On         : sohail
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 3686.007 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8041 MB
# Swap memory        : 4294 MB
# Total Virtual      : 12335 MB
# Available Virtual  : 9938 MB
#-----------------------------------------------------------
start_gui
open_project /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sohail/sohails/amdsoftware/Vivado/2024.2/data/ip'.
file mkdir /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new
close [ open /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v w ]
add_files /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v
update_compile_order -fileset sources_1
close [ open /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v w ]
add_files /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
file mkdir /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v w ]
add_files -fileset sim_1 /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'csa'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/sohail/sohails/amdsoftware/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'csa' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj csa_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot csa_behav xil_defaultlib.csa xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/sohail/sohails/amdsoftware/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot csa_behav xil_defaultlib.csa xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.csa
Compiling module xil_defaultlib.glbl
Built simulation snapshot csa_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "csa_behav -key {Behavioral:sim_1:Functional:csa} -tclbatch {csa.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source csa.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'csa_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 8144.832 ; gain = 71.258 ; free physical = 1003 ; free virtual = 8371
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csa'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/sohail/sohails/amdsoftware/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csa' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_csa_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csa
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/sohail/sohails/amdsoftware/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.csa
Compiling module xil_defaultlib.tb_csa
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csa_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csa_behav -key {Behavioral:sim_1:Functional:tb_csa} -tclbatch {tb_csa.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csa.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 | x = 0001, y = 0010, z = 0011 | s = 00110, cout = 0
Time = 10000 | x = 1111, y = 1111, z = 1111 | s = 01101, cout = 1
Time = 20000 | x = 1010, y = 0101, z = 1001 | s = 11000, cout = 0
$stop called at time : 30 ns : File "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csa_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8167.844 ; gain = 6.996 ; free physical = 1089 ; free virtual = 8452
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csa'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/sohail/sohails/amdsoftware/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csa' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_csa_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csa
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/sohail/sohails/amdsoftware/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.csa
Compiling module xil_defaultlib.tb_csa
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csa_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csa_behav -key {Behavioral:sim_1:Functional:tb_csa} -tclbatch {tb_csa.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csa.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 | x = 0001, y = 0010, z = 0011 | s = 00110, cout = 0
Time = 10000 | x = 1111, y = 1111, z = 1111 | s = 01101, cout = 1
$stop called at time : 30 ns : File "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csa_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8179.078 ; gain = 11.234 ; free physical = 1011 ; free virtual = 8259
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csa'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/sohail/sohails/amdsoftware/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csa' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_csa_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csa
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/sohail/sohails/amdsoftware/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.csa
Compiling module xil_defaultlib.tb_csa
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csa_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csa_behav -key {Behavioral:sim_1:Functional:tb_csa} -tclbatch {tb_csa.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csa.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 | x = 0001, y = 0010, z = 0011 | s = 00110, cout = 0
Time = 10000 | x = 0010, y = 0010, z = 0010 | s = 00110, cout = 0
$stop called at time : 20 ns : File "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csa_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8194.086 ; gain = 6.996 ; free physical = 1131 ; free virtual = 8404
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csa'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/sohail/sohails/amdsoftware/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csa' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_csa_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csa
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/sohail/sohails/amdsoftware/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.csa
Compiling module xil_defaultlib.tb_csa
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csa_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csa_behav -key {Behavioral:sim_1:Functional:tb_csa} -tclbatch {tb_csa.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csa.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 | x = 0001, y = 0010, z = 0011 | s = 00110, cout = 0
Time = 10000 | x = 0100, y = 0101, z = 0110 | s = 01111, cout = 0
$stop called at time : 20 ns : File "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csa_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8201.094 ; gain = 7.008 ; free physical = 1132 ; free virtual = 8408
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_csa'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/sohail/sohails/amdsoftware/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_csa' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_csa_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csa
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/sohail/sohails/amdsoftware/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_csa_behav xil_defaultlib.tb_csa xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.csa
Compiling module xil_defaultlib.tb_csa
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_csa_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_csa_behav -key {Behavioral:sim_1:Functional:tb_csa} -tclbatch {tb_csa.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_csa.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 | x = 0001, y = 0010, z = 0011 | s = 00110, cout = 0
Time = 10000 | x = 0001, y = 0010, z = 0001 | s = 00100, cout = 0
$stop called at time : 20 ns : File "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_csa_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8201.094 ; gain = 0.000 ; free physical = 1075 ; free virtual = 8358
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Jan 11 19:24:38 2025] Launched synth_1...
Run output will be captured here: /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Jan 11 19:25:24 2025] Launched impl_1...
Run output will be captured here: /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8308.504 ; gain = 0.000 ; free physical = 1724 ; free virtual = 8345
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8377.285 ; gain = 0.000 ; free physical = 1631 ; free virtual = 8252
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8377.285 ; gain = 0.000 ; free physical = 1631 ; free virtual = 8252
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8379.285 ; gain = 2.000 ; free physical = 1631 ; free virtual = 8252
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8379.285 ; gain = 0.000 ; free physical = 1631 ; free virtual = 8252
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8379.285 ; gain = 0.000 ; free physical = 1631 ; free virtual = 8252
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8430.691 ; gain = 51.406 ; free physical = 1631 ; free virtual = 8252
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8430.691 ; gain = 53.406 ; free physical = 1631 ; free virtual = 8252
Restored from archive | CPU: 0.020000 secs | Memory: 0.066071 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8430.691 ; gain = 53.406 ; free physical = 1631 ; free virtual = 8252
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8810.645 ; gain = 0.000 ; free physical = 1254 ; free virtual = 7875
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 9093.145 ; gain = 892.051 ; free physical = 861 ; free virtual = 7489
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
create_bd_design "design_1"
Wrote  : </media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 9146.492 ; gain = 0.000 ; free physical = 791 ; free virtual = 7170
open_bd_design {/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference csa csa_0
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9213.887 ; gain = 0.000 ; free physical = 699 ; free virtual = 7119
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9299.750 ; gain = 0.000 ; free physical = 644 ; free virtual = 7056
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 19:28:23 2025...
