<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.401</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>1</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>3</FF>
            <LUT>73</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>adr</name>
            <Object>adr</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>we</name>
            <Object>we</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cyc</name>
            <Object>cyc</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stb</name>
            <Object>stb</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wb_in</name>
            <Object>wb_in</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rx</name>
            <Object>rx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tx</name>
            <Object>tx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ack</name>
            <Object>ack</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>uart_out</name>
            <Object>uart_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="1">
            <ModuleName>top</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.401</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="adr" index="0" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="adr" name="adr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="we" index="1" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="we" name="we" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cyc" index="2" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cyc" name="cyc" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stb" index="3" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="stb" name="stb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wb_in" index="4" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="wb_in" name="wb_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rx" index="5" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="rx" name="rx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tx" index="6" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="tx" name="tx" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ack" index="7" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="ack" name="ack" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="uart_out" index="8" direction="out" srcType="ap_uint&lt;8&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="uart_out" name="uart_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="adr" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="adr">DATA</portMap>
            </portMaps>
            <ports>
                <port>adr</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="adr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="we" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="we">DATA</portMap>
            </portMaps>
            <ports>
                <port>we</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="we"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cyc" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cyc">DATA</portMap>
            </portMaps>
            <ports>
                <port>cyc</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cyc"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stb" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="stb">DATA</portMap>
            </portMaps>
            <ports>
                <port>stb</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stb"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wb_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="wb_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>wb_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wb_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="rx">DATA</portMap>
            </portMaps>
            <ports>
                <port>rx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tx" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="tx">DATA</portMap>
            </portMaps>
            <ports>
                <port>tx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ack" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="ack">DATA</portMap>
            </portMaps>
            <ports>
                <port>ack</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ack"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="uart_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="uart_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>uart_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="uart_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="ack">ap_none, 1, , </column>
                    <column name="adr">ap_none, 8, , </column>
                    <column name="cyc">ap_none, 1, , </column>
                    <column name="rx">ap_none, 1, , </column>
                    <column name="stb">ap_none, 1, , </column>
                    <column name="tx">ap_none, 1, , </column>
                    <column name="uart_out">ap_none, 8, , </column>
                    <column name="wb_in">ap_none, 8, , </column>
                    <column name="we">ap_none, 1, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="adr">in, ap_uint&lt;8&gt;</column>
                    <column name="we">in, bool</column>
                    <column name="cyc">in, bool</column>
                    <column name="stb">in, bool</column>
                    <column name="wb_in">in, ap_uint&lt;8&gt;</column>
                    <column name="rx">in, bool</column>
                    <column name="tx">out, bool&amp;</column>
                    <column name="ack">out, bool&amp;</column>
                    <column name="uart_out">out, ap_uint&lt;8&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="adr">adr, port, , </column>
                    <column name="we">we, port, , </column>
                    <column name="cyc">cyc, port, , </column>
                    <column name="stb">stb, port, , </column>
                    <column name="wb_in">wb_in, port, , </column>
                    <column name="rx">rx, port, , </column>
                    <column name="tx">tx, port, , </column>
                    <column name="ack">ack, port, , </column>
                    <column name="uart_out">uart_out, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="wb_s_uart_fd/source/top.cpp:9" status="valid" parentFunction="top" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:10" status="valid" parentFunction="top" variable="adr" isDirective="0" options="ap_none port=adr"/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:11" status="valid" parentFunction="top" variable="we" isDirective="0" options="ap_none port=we"/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:12" status="valid" parentFunction="top" variable="cyc" isDirective="0" options="ap_none port=cyc"/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:13" status="valid" parentFunction="top" variable="stb" isDirective="0" options="ap_none port=stb"/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:14" status="valid" parentFunction="top" variable="wb_in" isDirective="0" options="ap_none port=wb_in"/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:15" status="valid" parentFunction="top" variable="rx" isDirective="0" options="ap_none port=rx"/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:16" status="valid" parentFunction="top" variable="tx" isDirective="0" options="ap_none port=tx"/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:17" status="valid" parentFunction="top" variable="ack" isDirective="0" options="ap_none port=ack"/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:18" status="valid" parentFunction="top" variable="uart_out" isDirective="0" options="ap_none port=uart_out"/>
        <Pragma type="interface" location="wb_s_uart_fd/source/top.cpp:19" status="valid" parentFunction="top" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
    </PragmaReport>
</profile>

