# Abbreviations {.unnumbered}

\begin{tabbing}
\textbf{HPC} \= \textbf{H}igh \textbf{P}erformance \textbf{C}omputing \\  
\textbf{SC} \= \textbf{S}uper \textbf{C}omputing \\
\textbf{CPU} \= \textbf{C}entral \textbf{P}rocessing \textbf{U}nit\\
\textbf{GPU} \= \textbf{G}raphics \textbf{P}rocessing \textbf{U}nit\\
\textbf{FPGA} \= \textbf{F}ield-\textbf{P}rogrammable \textbf{G}ate \textbf{A}rray\\
\textbf{DSP} \= \textbf{D}igital \textbf{S}ignal \textbf{P}rocessor\\
\textbf{ASIC} \= \textbf{A}pplication-\textbf{S}pecific \textbf{I}ntegrated \textbf{C}ircuit\\
\textbf{MIC} \= \textbf{M}any \textbf{I}ntegrated \textbf{C}ore\\
\textbf{KNL} \= \textbf{K}nights \textbf{L}anding\\
\textbf{SMaC} \= \textbf{S}calable \textbf{M}any \textbf{C}ore\\
\textbf{VPU} \= \textbf{V}ector \textbf{P}rocessing \textbf{U}nit\\
\textbf{OpenCL} \= \textbf{O}pen \textbf{C}omputing \textbf{L}anguage\\
\textbf{SoC} \= \textbf{S}ystem-\textbf{o}n-a-\textbf{C}hip\\
\textbf{ISA} \= \textbf{I}nstruction \textbf{S}et \textbf{A}rchitecture\\
\textbf{PCA} \= \textbf{P}rincipal \textbf{C}omponent \textbf{A}nalysis\\
\textbf{AIWC} \= \textbf{A}rchitecture \textbf{I}ndependent \textbf{W}orkload \textbf{C}haracterization\\
\textbf{EOD} \= \textbf{E}xtended \textbf{O}pen \textbf{D}warfs Benchmark Suite\\
\textbf{PAPI} \= \textbf{P}erformance \textbf{A}pplication \textbf{P}rogramming \textbf{I}nterface\\
\textbf{ILP} \= \textbf{I}nstruction \textbf{L}evel \textbf{P}arallelism\\
\textbf{TLP} \= \textbf{T}hread \textbf{L}evel \textbf{P}arallelism\\
\textbf{SIMD} \= \textbf{S}ingle \textbf{Instruction} \textbf{M}ultiple \textbf{D}ata\\
\textbf{CLgen} \= Open\textbf{CL} kernel \textbf{gen}eration framework\\
\textbf{PCA} \= \textbf{P}rincipal \textbf{C}omponent \textbf{A}nalysis\\
\textbf{RAM} \= \textbf{R}andom \textbf{A}ccess \textbf{M}emory\\
\textbf{t-SNE} \= \textbf{t}-Distributed \textbf{S}tochastic \textbf{N}eighbor \textbf{E}mbedding\\
\textbf{RAPL} \= \textbf{R}unning \textbf{A}verage \textbf{P}ower \textbf{L}imit\\
\textbf{NVML} \= \textbf{Nv}idia \textbf{M}anagement \textbf{L}ibrary \\
\textbf{AVX} \= \textbf{A}dvanced \textbf{V}ector \textbf{E}xtensions\\
\textbf{IPC} \= \textbf{I}nstructions \textbf{P}er \textbf{C}ycle\\
\textbf{TLB} \= \textbf{T}ranslation \textbf{L}ook-aside \textbf{B}uffer\\
\textbf{PDB} \= \textbf{P}rotein \textbf{D}ata \textbf{B}ank format\\
\textbf{MPE} \= Management Processing Elements\\

CPE \= low-powered Computer Processing Elements\\
RISC \= Reduced Instruction-Set Computers\\
SIMT \= Single Instruction Multiple Thread\\
TPU \= Tensor Processing Units\\
HCC \= Heterogeneous Compute Compiler\\
PARSEC \= Princeton Application Repository for Shared-Memory Computers\\
SHOC \= Scalable Heterogeneous Computing benchmark suite\\
OpenDwarfs \= OpenCL and the 13 Dwarfs
SPIR \= Standard Portable Intermediate Representation\\
MICA \= microarchitecture-independent workload characteristics
ITB \= Instructions To Barrier
HASS \= Heterogeneity-Aware Signature-Supported scheduler
SPIR \= Standard Portable Intermediate Representation
LSB \= Least Significant Bits
LMAE \= Local Memory Address Access Entropy
\end{tabbing}

\setcounter{page}{1}
\renewcommand{\thepage}{\arabic{page}}
