// Seed: 3638991869
program module_0 (
    input wor id_0,
    output uwire id_1
    , id_15,
    input wire id_2,
    output uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    output supply1 id_8,
    input wand id_9,
    output wor id_10,
    input supply0 id_11,
    output uwire id_12,
    inout supply0 id_13
);
  assign id_12 = 1;
  wire id_16;
  assign id_13 = id_13;
  wire id_17;
endprogram
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output uwire id_2,
    inout tri1 id_3,
    inout tri id_4,
    input tri0 id_5,
    output supply0 id_6,
    output wand id_7,
    input tri1 id_8,
    input wor id_9,
    input wire id_10,
    output wand id_11,
    input uwire id_12,
    output wire id_13,
    input logic id_14,
    output supply0 id_15,
    input supply1 id_16,
    output logic id_17,
    input uwire id_18,
    output tri1 id_19
);
  always id_17 <= id_14;
  module_0(
      id_5, id_11, id_5, id_4, id_4, id_6, id_18, id_9, id_2, id_9, id_6, id_5, id_3, id_4
  );
endmodule
