{"vcs1":{"timestamp_begin":1726721447.794618174, "rt":1.73, "ut":0.33, "st":0.26}}
{"vcselab":{"timestamp_begin":1726721449.626482025, "rt":0.91, "ut":0.27, "st":0.19}}
{"link":{"timestamp_begin":1726721450.625511392, "rt":0.42, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726721446.896100660}
{"VCS_COMP_START_TIME": 1726721446.896100660}
{"VCS_COMP_END_TIME": 1726721452.289297212}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329744}}
{"stitch_vcselab": {"peak_mem": 215156}}
