read_verilog ../../common/memory.v
proc
write_table result.out
