# do MIPS_QuartusPrimeProject_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/parallels/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/parallels/Documents/MIPS/registrador32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:13 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/registrador32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador
# -- Compiling architecture comportamento of registrador
# End time: 17:15:13 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/mux32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:13 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/mux32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32
# -- Compiling architecture Behavioral of mux32
# End time: 17:15:13 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/mux5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:13 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/mux5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux5
# -- Compiling architecture Behavioral of mux5
# End time: 17:15:13 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/add32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:13 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/add32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity add32
# -- Compiling architecture Behavioral of add32
# End time: 17:15:13 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/ext16to32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:13 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/ext16to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ext16to32
# -- Compiling architecture Behavioral of ext16to32
# End time: 17:15:13 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/shifter2_32to32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:13 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/shifter2_32to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter2_32to32
# -- Compiling architecture bhv of shifter2_32to32
# End time: 17:15:13 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/shifter2_26to32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:13 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/shifter2_26to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter2_26to32
# -- Compiling architecture bhv of shifter2_26to32
# End time: 17:15:13 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/registerBank32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:13 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/registerBank32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registerBank32
# -- Compiling architecture behavioral of registerBank32
# End time: 17:15:13 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/nor32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/nor32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor32
# -- Compiling architecture behavior of nor32
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/and32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/and32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity and32
# -- Compiling architecture Behavioral of and32
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/or32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/or32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity or32
# -- Compiling architecture Behavioral of or32
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/mux32_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/mux32_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32_4
# -- Compiling architecture Behavioral of mux32_4
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/andoverf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/andoverf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andoverf
# -- Compiling architecture Behavioral of andoverf
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/ALUControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/ALUControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALUControl
# -- Compiling architecture bhv of ALUControl
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/instructionMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/instructionMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity InstructionMemory
# -- Compiling architecture Behavioral of InstructionMemory
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/dataMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/dataMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity memory
# -- Compiling architecture behavioral of memory
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/inversor32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/inversor32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity inversor32
# -- Compiling architecture Behavioral of inversor32
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/UnidadeDeControle.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/UnidadeDeControle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UnidadeDeControle
# -- Compiling architecture bhv of UnidadeDeControle
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/xor32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/xor32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor32
# -- Compiling architecture Behavioral of xor32
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/debounce.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:14 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/debounce.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity debounce
# -- Compiling architecture Behavioral of debounce
# End time: 17:15:14 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/conversorHex7Seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:15 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/conversorHex7Seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity conversorHex7Seg
# -- Compiling architecture comportamento of conversorHex7Seg
# End time: 17:15:15 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/parallels/Documents/MIPS/overflow.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:15 on Nov 24,2017
# vcom -reportprogress 300 -93 -work work /home/parallels/Documents/MIPS/overflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity overflow
# -- Compiling architecture Behavioral of overflow
# -- Loading entity andoverf
# ** Error: /home/parallels/Documents/MIPS/overflow.vhd(18): (vcom-1436) Actual expression (prefix expression) of formal "A" is not globally static.
# ** Error: /home/parallels/Documents/MIPS/overflow.vhd(18): (vcom-1436) Actual expression (prefix expression) of formal "B" is not globally static.
# ** Error: /home/parallels/Documents/MIPS/overflow.vhd(21): (vcom-1436) Actual expression (prefix expression) of formal "C" is not globally static.
# ** Error: /home/parallels/Documents/MIPS/overflow.vhd(24): VHDL Compiler exiting
# End time: 17:15:15 on Nov 24,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/parallels/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./MIPS_QuartusPrimeProject_run_msim_rtl_vhdl.do line 29
# /home/parallels/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/parallels/Documents/MIPS/overflow.vhd}"
# 
# stdin: <EOF>
