%!TEX TS-program = xelatex
%!TEX encoding = UTF-8 Unicode
% Awesome CV LaTeX Template
%
% This template has been downloaded from:
% https://github.com/posquit0/Awesome-CV
%
% Author:
% Claud D. Park <posquit0.bj@gmail.com>
% http://www.posquit0.com
%
% Template license:
% CC BY-SA 4.0 (https://creativecommons.org/licenses/by-sa/4.0/)
%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%     Configuration
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%% Themes: Awesome-CV
\documentclass[]{awesome-cv}
\usepackage{textcomp}
\usepackage{hyperref}
\hypersetup{
	pdfauthor={Derek Welty},
	pdftitle={Derek Welty Resume},
	pdfsubject={Derek Welty Resume},
}
%%% Override a directory location for fonts(default: 'fonts/')
\fontdir[fonts/]

%%% Configure a directory location for sections
\newcommand*{\sectiondir}{resume/}

%%% Override color
% Awesome Colors: awesome-emerald, awesome-skyblue, awesome-red, awesome-pink, awesome-orange
%                 awesome-nephritis, awesome-concrete, awesome-darknight
%% Color for highlight
% Define your custom color if you don't like awesome colors
\colorlet{awesome}{awesome-red}
%\definecolor{awesome}{HTML}{CA63A8}
%% Colors for text
%\definecolor{darktext}{HTML}{414141}
%\definecolor{text}{HTML}{414141}
%\definecolor{graytext}{HTML}{414141}
%\definecolor{lighttext}{HTML}{414141}


%%% Override a separator for social informations in header(default: ' | ')
%\headersocialsep[\quad\textbar\quad]
\begin{document}
    
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%     Profile
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\begin{center}
	\headerfirstnamestyle{Derek C.} \headerlastnamestyle{Welty} \\
	\vspace{2mm}
	{\faEnvelope\ \href{mailto:weltyderek@gmail.com}{weltyderek@gmail.com}} | 
	{\faMobile\ \href{tel:12062099934}{206-209-9934}} |
	{\faMapMarker\ San Francisco, CA} | 
	{\faGlobe\ \href{https://www.derekwelty.com}{derekwelty.com}} |
	{\faLinkedin\ \href{https://www.linkedin.com/in/derekwelty/}{linkedin.com/in/derekwelty}}
\end{center}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%     Summary
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\cvsection{Summary}
\vspace{-2mm}
\summarystyle{Senior Hardware Engineer with over 12 years of experience in the electronics industry working in all phases of the product development life cycle. 
Possesses a Master's degree in Electrical Engineering and a broad set of skills and experiences ranging from early prototyping to PCB design to system validation and mass production.
Highly self-motivated and solution-oriented team player with a growth mindset and passion for technical problem solving ans procress improvements.}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%     Experience
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\cvsection{Experience}
\begin{cventries}
	\cventry
	{Senior Display Electrical Engineer}
	{Apple Inc.}
	{Cupertino, CA}
	{Nov 2023 – Present}
	{\begin{cvitems}
  \item {Implemented electrical designs for displays through BOM component selection, schematic creation, directing layout, \\
     simulation, and bringing-up/debugging circuits in the lab}
  \item {Collaborated with a large number of cross-functional groups including PD, DFM, RF, SW, HW Test, System, and EPM \\
     to bring a product from concept to mass production}
  \item {Defined test criteria and executed test plans on functional prototypes to demonstrate design robustness}
  \item {Lead external vendors through NPI including build readiness, quality improvements, and root cause FACA analysis}
	\end{cvitems}}
	\cventry
	{Senior Electrical Engineer}
	{Microsoft Corporation}
	{Redmond, WA}
	{Jan 2022 – Oct 2023}
	{\begin{cvitems}
 	\item {Led and managed high volume product design decisions, team members, vendors, and partners}
		\item {Motherboard PCBA lead driving sound techinical solutions through large cross-disciplinary teams including \\ 
  			Power/Thermal, Power Delivery, Silicon, HSIO, LSIO, RF, Wireless, Desense, AV, ME, SW/FW, DFM, Memory, Storage, and HW test}
		\item {Led the successful integration of a critical piece of custom silicon from tapeout to full system validation}
		\item {Responsible for XBOX console schematic integration, board layout design, and BOM management}
		\item {Drove system definition, validation, and bug triage to ensure quality, cost, schedule targets are all met}
	\end{cvitems}}
	\cventry
	{Senior Design Verification Engineer}
	{Microsoft Corporation}
	{Redmond, WA}
	{Sept 2019 – Jan 2022}
	{\begin{cvitems}
		\item {Owned targeted verification of XBOX systems and subsystems including SoC power management firmware}
		\item {Designed, integrated, and maintained automated test systems (Python, PowerShell, C++)}
		\item {Performed hardware prototype bring-up, debugging, failure analysis, and telemetry forensics}
		\item {Formulated statistical techniques to analyze large data sets and design experiments}
		\item {Triaged and diagnosed countless high priority issues leading to increased customer experience and factory yield}
	\end{cvitems}}
	\cventry
	{Senior Design Engineer}
	{Garmin International}
	{Olathe, KS}
	{Mar 2017 – Sept 2019}
	{\begin{cvitems}
		\item {Conceptualized and materialized automotive mass production consumer infotainment electronics}
		\item {Designed schematics and developed complex rigid/flex printed circuit boards with analog, digital, high-speed, audio,\hfill \break  display, camera, wireless, DC-DC power, capacitive multi-touch and RF circuitry}
		\item {Project Engineer leading system design and coordinating interdisciplinary collaboration across teams}
		\item {Researched components for ideal part selection and BOM management while balancing performance and cost}
		\item {Directed and collaborated with factory team in Taiwan to design for testing and manufacturability}
		\item {Tested and debugged field hardware/software issues for technical root cause and corrective actions}
		\end{cvitems}}
	\cventry
	{Electrical Engineer I/II/III}
	{DOE National Security Campus, Managed by Honeywell}
	{Kansas City, MO}
	{Jan 2013 – Mar 2017}
	{\begin{cvitems}
		\item {Lead test engineer architecting/implementing hardware/software solutions for scalable test infrastructure}
		\item {Defined test plans and electrical verification methodologies for board level and top level systems}
		\item {Integrated FPGA and CPLD designs into motherboard designs for embedded control and testing}
		\item {Interfaced with government customers and supported earned value management project planning}
		\end{cvitems}}
	\cventry
	{Network Engineer Intern}
	{Sprint Nextel Corporation}
	{Overland Park, KS}
	{May 2012 – Aug 2012}
	{\begin{cvitems}
		\item {Designed and implemented a VoIP Android IMS client using Java}
		\item {Debugged client/server communications by analyzing network packets and protocols}
		\item {Utilized network and streaming protocols such as UDP, SIP, and RTP}
		\end{cvitems}}
	\cventry
	{Production Management Engineer Co-op}
	{Cargill Corn Milling Inc}
	{Eddyville, IA}
	{May 2011 – Dec 2011}
	{\begin{cvitems}
		\item {Served as a project engineer/manager for various factory installations}
		\item {Focused on power, automation, and maintenance projects}
		\item {Hired and led a team of contractors to carry out construction projects}
		\end{cvitems}}
\end{cventries}

\newpage 
\vspace*{0mm}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%     Education
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\cvsection{Education}
\begin{cventries}
	\cventry
	{MS in Electrical Engineering}
	{Missouri University of Science \& Technology}
	{\bfseries GPA: 4.00/4.00}
	{Aug 2013 – May 2018}
	{Digital Network Design, Wireless Networks, Resilient Networks, Network Performance Analysis and Modeling, \newline Stochastic Signal Analysis, Power Electronics, Advanced Electromagnetics, Microwave Engineering, Analog CMOS Design}
	\cventry
	{BS in Electrical Engineering, Minor in Mathematics}
	{Missouri University of Science \& Technology}
	{\bfseries GPA: 3.93/4.00}
	{Aug 2008 – Dec 2012}
	{IEEE, Eta Kappa Nu, Missouri Miner Photo Editor, Student Union Board Promotions Director} % no description needed
\end{cventries}

\vspace*{0mm}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%     Skills
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\cvsection{Skills}
\begin{cventries}
	\cventry
	{\def\arraystretch{1.5}{\begin{tabular}{ l l}
		Protocols  & {\skill{ Ethernet, USB, WiFi, BT, I2C, SPI, HDMI, MIPI, GPS, UART, PCIe, CAN, LCD/XGA}} \\
		Programming  & {\skill{ Python, PowerShell, VB.NET, Java, MATLAB, Arduino, Git, Subversion, TestStand, ADB, VISA}} \\
		Lab Equipment  & {\skill{ Oscilloscopes, multimeters, spectrum/network/logic analyzers, power supplies, Raspberry Pi, Arduino, PXI, DAQ}} \\
		Software Tools  & {\skill{ Schematic capture, PCB layout, Mentor Graphics, CADSTAR, OrCad, Cadence, Allegro, SPICE, Solidworks}} \\
		Extra Training  & {\skill{ Advanced GNSS/GPS, Radar Systems Certificate, MIL-STD 1553, Six Sigma Green Belt}} \\
		Graphic Design  & {\skill{ Adobe Photoshop, Adobe Illustrator, \LaTeX, HTML, CSS, Bootstrap}} \\
		Miscellaneous  & {\skill{ MS Office, Android, Linux, Windows, Atlassian suite, Azure DevOps}} \\
		\end{tabular}}}
	{}
	{}
	{}
	{}
\end{cventries}
\vspace{-6mm}

\cvsection{Awards \& Patents}
\begin{cvhonors}
	\cvhonor
	{Outstanding Engineer Award}
	{Honeywell Aerospace }
	{}
	{2016}
	\cvhonor
	{US10447297B1}
	{Electronic Device and Method for Compressing Sampled Data }
	{}
	{2019}
\end{cvhonors}

\end{document}
