{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645250121582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645250121587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 02:55:21 2022 " "Processing started: Sat Feb 19 02:55:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645250121587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250121587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniNeander -c MiniNeander " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniNeander -c MiniNeander" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250121587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645250121831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645250121831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_tb-ULA_Behave_tb " "Found design unit 1: ULA_tb-ULA_Behave_tb" {  } { { "ULA_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/ULA_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131302 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_tb " "Found entity 1: ULA_tb" {  } { { "ULA_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/ULA_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_Behave " "Found design unit 1: ULA-ULA_Behave" {  } { { "ULA.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131303 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_tb-REG_Behave_tb " "Found design unit 1: REG_tb-REG_Behave_tb" {  } { { "REG_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/REG_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131304 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_tb " "Found entity 1: REG_tb" {  } { { "REG_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/REG_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-REG_Behave " "Found design unit 1: REG-REG_Behave" {  } { { "REG.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/REG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131306 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_tb-PC_Behave_tb " "Found design unit 1: PC_tb-PC_Behave_tb" {  } { { "PC_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/PC_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131307 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_tb " "Found entity 1: PC_tb" {  } { { "PC_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/PC_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_Behave " "Found design unit 1: PC-PC_Behave" {  } { { "PC.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131308 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minineander_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minineander_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiniNeander_tb-behave " "Found design unit 1: MiniNeander_tb-behave" {  } { { "MiniNeander_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131310 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiniNeander_tb " "Found entity 1: MiniNeander_tb" {  } { { "MiniNeander_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minineander.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minineander.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiniNeander-behave " "Found design unit 1: MiniNeander-behave" {  } { { "MiniNeander.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131311 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiniNeander " "Found entity 1: MiniNeander" {  } { { "MiniNeander.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_tb-Memory_Behave_tb " "Found design unit 1: Memory_tb-Memory_Behave_tb" {  } { { "Memory_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131313 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_tb " "Found entity 1: Memory_tb" {  } { { "Memory_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Memory_Behave " "Found design unit 1: Memory-Memory_Behave" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131314 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_tb-CU_Behave_tb " "Found design unit 1: CU_tb-CU_Behave_tb" {  } { { "CU_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/CU_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131316 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_tb " "Found entity 1: CU_tb" {  } { { "CU_tb.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/CU_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-CU_Behave " "Found design unit 1: CU-CU_Behave" {  } { { "CU.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/CU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131317 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645250131317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250131317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniNeander " "Elaborating entity \"MiniNeander\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645250131353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateOut MiniNeander.vhd(16) " "Verilog HDL or VHDL warning at MiniNeander.vhd(16): object \"stateOut\" assigned a value but never read" {  } { { "MiniNeander.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645250131354 "|MiniNeander"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UPCODECuOut MiniNeander.vhd(17) " "Verilog HDL or VHDL warning at MiniNeander.vhd(17): object \"UPCODECuOut\" assigned a value but never read" {  } { { "MiniNeander.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645250131354 "|MiniNeander"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:u1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:u1\"" {  } { { "MiniNeander.vhd" "u1" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645250131721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:u2 " "Elaborating entity \"REG\" for hierarchy \"REG:u2\"" {  } { { "MiniNeander.vhd" "u2" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645250131757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:u3 " "Elaborating entity \"PC\" for hierarchy \"PC:u3\"" {  } { { "MiniNeander.vhd" "u3" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645250131770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:u4 " "Elaborating entity \"Memory\" for hierarchy \"Memory:u4\"" {  } { { "MiniNeander.vhd" "u4" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645250131784 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank0 Memory.vhd(16) " "VHDL Signal Declaration warning at Memory.vhd(16): used explicit default value for signal \"bank0\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131826 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank1 Memory.vhd(17) " "VHDL Signal Declaration warning at Memory.vhd(17): used explicit default value for signal \"bank1\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131826 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank2 Memory.vhd(18) " "VHDL Signal Declaration warning at Memory.vhd(18): used explicit default value for signal \"bank2\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131826 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank3 Memory.vhd(19) " "VHDL Signal Declaration warning at Memory.vhd(19): used explicit default value for signal \"bank3\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131826 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank4 Memory.vhd(20) " "VHDL Signal Declaration warning at Memory.vhd(20): used explicit default value for signal \"bank4\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131826 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank5 Memory.vhd(21) " "VHDL Signal Declaration warning at Memory.vhd(21): used explicit default value for signal \"bank5\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131826 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank6 Memory.vhd(22) " "VHDL Signal Declaration warning at Memory.vhd(22): used explicit default value for signal \"bank6\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank7 Memory.vhd(23) " "VHDL Signal Declaration warning at Memory.vhd(23): used explicit default value for signal \"bank7\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank8 Memory.vhd(24) " "VHDL Signal Declaration warning at Memory.vhd(24): used explicit default value for signal \"bank8\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank9 Memory.vhd(25) " "VHDL Signal Declaration warning at Memory.vhd(25): used explicit default value for signal \"bank9\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank10 Memory.vhd(26) " "VHDL Signal Declaration warning at Memory.vhd(26): used explicit default value for signal \"bank10\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank11 Memory.vhd(27) " "VHDL Signal Declaration warning at Memory.vhd(27): used explicit default value for signal \"bank11\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank12 Memory.vhd(28) " "VHDL Signal Declaration warning at Memory.vhd(28): used explicit default value for signal \"bank12\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank13 Memory.vhd(29) " "VHDL Signal Declaration warning at Memory.vhd(29): used explicit default value for signal \"bank13\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank14 Memory.vhd(30) " "VHDL Signal Declaration warning at Memory.vhd(30): used explicit default value for signal \"bank14\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bank15 Memory.vhd(31) " "VHDL Signal Declaration warning at Memory.vhd(31): used explicit default value for signal \"bank15\" because signal was never assigned a value" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank0 Memory.vhd(39) " "VHDL Process Statement warning at Memory.vhd(39): signal \"bank0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank1 Memory.vhd(41) " "VHDL Process Statement warning at Memory.vhd(41): signal \"bank1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131827 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank2 Memory.vhd(43) " "VHDL Process Statement warning at Memory.vhd(43): signal \"bank2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank3 Memory.vhd(45) " "VHDL Process Statement warning at Memory.vhd(45): signal \"bank3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank4 Memory.vhd(47) " "VHDL Process Statement warning at Memory.vhd(47): signal \"bank4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank5 Memory.vhd(49) " "VHDL Process Statement warning at Memory.vhd(49): signal \"bank5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank6 Memory.vhd(51) " "VHDL Process Statement warning at Memory.vhd(51): signal \"bank6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank7 Memory.vhd(53) " "VHDL Process Statement warning at Memory.vhd(53): signal \"bank7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank8 Memory.vhd(55) " "VHDL Process Statement warning at Memory.vhd(55): signal \"bank8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank9 Memory.vhd(57) " "VHDL Process Statement warning at Memory.vhd(57): signal \"bank9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank10 Memory.vhd(59) " "VHDL Process Statement warning at Memory.vhd(59): signal \"bank10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank11 Memory.vhd(61) " "VHDL Process Statement warning at Memory.vhd(61): signal \"bank11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank12 Memory.vhd(63) " "VHDL Process Statement warning at Memory.vhd(63): signal \"bank12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank13 Memory.vhd(65) " "VHDL Process Statement warning at Memory.vhd(65): signal \"bank13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank14 Memory.vhd(67) " "VHDL Process Statement warning at Memory.vhd(67): signal \"bank14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank15 Memory.vhd(69) " "VHDL Process Statement warning at Memory.vhd(69): signal \"bank15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/Memory.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645250131828 "|MiniNeander|Memory:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:u5 " "Elaborating entity \"CU\" for hierarchy \"CU:u5\"" {  } { { "MiniNeander.vhd" "u5" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/MiniNeander.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645250131834 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CU.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/CU.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645250133378 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645250133378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645250133606 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CU:u5\|SIGin\[5\] High " "Register CU:u5\|SIGin\[5\] will power up to High" {  } { { "CU.vhd" "" { Text "C:/Users/Wilgnne/Desktop/MiniNeander/CU.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1645250133785 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1645250133785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645250134940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645250134940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645250135781 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645250135781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645250135781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645250135781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645250135795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 02:55:35 2022 " "Processing ended: Sat Feb 19 02:55:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645250135795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645250135795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645250135795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645250135795 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645250144675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645250144680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 02:55:44 2022 " "Processing started: Sat Feb 19 02:55:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645250144680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1645250144680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp MiniNeander -c MiniNeander --netlist_type=sgate " "Command: quartus_npp MiniNeander -c MiniNeander --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1645250144680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1645250144813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645250144823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 02:55:44 2022 " "Processing ended: Sat Feb 19 02:55:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645250144823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645250144823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645250144823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1645250144823 ""}
