Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed May  8 04:04:57 2024
| Host              : KratX running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (367)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (367)
---------------------------------
 There are 367 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.181        0.000                      0               115772        0.019        0.000                      0               115772        0.966        0.000                       0                 58355  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.667}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.181        0.000                      0               115772        0.019        0.000                      0               115772        0.966        0.000                       0                 58355  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.222ns (7.087%)  route 2.910ns (92.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.354 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y120       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/Q
                         net (fo=229, routed)         2.838     2.945    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156/Q[1]
    SLICE_X81Y182        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.090 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.072     3.162    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_n_93
    SLICE_X81Y182        FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.021     3.354    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X81Y182        FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_reg/C
                         clock pessimism              0.000     3.354    
                         clock uncertainty           -0.035     3.319    
    SLICE_X81Y182        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.344    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                          3.344    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 2.127ns (69.114%)  route 0.951ns (30.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.354 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[62])
                                                      2.018     2.101 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[62]
                         net (fo=6, routed)           0.751     2.852    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[62]
    SLICE_X59Y142        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     2.961 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[62]_i_1/O
                         net (fo=2, routed)           0.200     3.161    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[62]
    SLICE_X60Y142        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.021     3.354    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X60Y142        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[62]/C
                         clock pessimism              0.000     3.354    
                         clock uncertainty           -0.035     3.319    
    SLICE_X60Y142        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.344    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[62]
  -------------------------------------------------------------------
                         required time                          3.344    
                         arrival time                          -3.161    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 2.019ns (66.215%)  route 1.030ns (33.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[10])
                                                      1.969     2.052 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[10]
                         net (fo=6, routed)           0.673     2.725    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[10]
    SLICE_X59Y142        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.775 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[10]_i_1/O
                         net (fo=2, routed)           0.358     3.132    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[10]
    SLICE_X59Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X59Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[10]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X59Y143        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.343    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[10]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 2.006ns (65.850%)  route 1.040ns (34.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.354 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[30])
                                                      1.955     2.038 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[30]
                         net (fo=6, routed)           0.797     2.835    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[30]
    SLICE_X60Y140        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     2.886 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[30]_i_1/O
                         net (fo=2, routed)           0.243     3.129    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[30]
    SLICE_X60Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.021     3.354    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X60Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[30]/C
                         clock pessimism              0.000     3.354    
                         clock uncertainty           -0.035     3.319    
    SLICE_X60Y140        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.344    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[30]
  -------------------------------------------------------------------
                         required time                          3.344    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 2.109ns (69.285%)  route 0.935ns (30.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[51])
                                                      2.007     2.090 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[51]
                         net (fo=6, routed)           0.727     2.817    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[51]
    SLICE_X60Y145        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     2.919 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[51]_i_1/O
                         net (fo=2, routed)           0.208     3.127    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[51]
    SLICE_X59Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X59Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[51]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X59Y145        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     3.343    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[51]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 2.114ns (69.721%)  route 0.918ns (30.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[7])
                                                      1.990     2.073 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[7]
                         net (fo=6, routed)           0.673     2.746    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[7]
    SLICE_X58Y140        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.870 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[7]_i_1/O
                         net (fo=2, routed)           0.245     3.115    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[7]
    SLICE_X58Y139        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X58Y139        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[7]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X58Y139        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.343    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[7]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m11_reg_680_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.994ns (65.778%)  route 1.037ns (34.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.354 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[43])
                                                      1.994     2.077 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[43]
                         net (fo=6, routed)           1.037     3.114    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m01_reg_659_reg[63]_0[43]
    SLICE_X76Y141        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m11_reg_680_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.021     3.354    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/ap_clk
    SLICE_X76Y141        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m11_reg_680_reg[43]/C
                         clock pessimism              0.000     3.354    
                         clock uncertainty           -0.035     3.319    
    SLICE_X76Y141        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.344    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m11_reg_680_reg[43]
  -------------------------------------------------------------------
                         required time                          3.344    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 2.036ns (67.236%)  route 0.992ns (32.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[47])
                                                      1.985     2.068 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[47]
                         net (fo=6, routed)           0.837     2.905    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[47]
    SLICE_X59Y145        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     2.956 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[47]_i_1/O
                         net (fo=2, routed)           0.155     3.111    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[47]
    SLICE_X59Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X59Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[47]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X59Y145        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     3.343    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[47]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.077ns (2.573%)  route 2.915ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y120       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/Q
                         net (fo=229, routed)         2.915     3.022    bd_0_i/hls_inst/inst/ap_CS_fsm_state41
    SLICE_X80Y183        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y183        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[1]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X80Y183        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     3.258    bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[1]
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.077ns (2.573%)  route 2.915ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y120       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/Q
                         net (fo=229, routed)         2.915     3.022    bd_0_i/hls_inst/inst/ap_CS_fsm_state41
    SLICE_X80Y183        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y183        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[2]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X80Y183        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     3.258    bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[2]
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                  0.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/values2Strm_1_read_6_reg_541_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/values2Strm_1_read_6_reg_541_pp0_iter1_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/ap_clk
    SLICE_X136Y19        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/values2Strm_1_read_6_reg_541_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y19        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/values2Strm_1_read_6_reg_541_reg[46]/Q
                         net (fo=1, routed)           0.033     0.084    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/values2Strm_1_read_6_reg_541[46]
    SLICE_X136Y19        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/values2Strm_1_read_6_reg_541_pp0_iter1_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/ap_clk
    SLICE_X136Y19        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/values2Strm_1_read_6_reg_541_pp0_iter1_reg_reg[46]/C
                         clock pessimism              0.000     0.018    
    SLICE_X136Y19        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/values2Strm_1_read_6_reg_541_pp0_iter1_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_2_U/q0_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/cl_reg_629_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_2_U/ap_clk
    SLICE_X92Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_2_U/q0_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y165        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_2_U/q0_reg[63]/Q
                         net (fo=1, routed)           0.033     0.084    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/cl_reg_629_reg[63]_0[63]
    SLICE_X92Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/cl_reg_629_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/ap_clk
    SLICE_X92Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/cl_reg_629_reg[63]/C
                         clock pessimism              0.000     0.018    
    SLICE_X92Y165        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/cl_reg_629_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m00_reg_653_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m1_neg_reg_685_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/ap_clk
    SLICE_X70Y139        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m00_reg_653_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y139        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m00_reg_653_reg[10]/Q
                         net (fo=2, routed)           0.033     0.084    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m00_reg_653[10]
    SLICE_X70Y139        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m1_neg_reg_685_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/ap_clk
    SLICE_X70Y139        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m1_neg_reg_685_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X70Y139        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m1_neg_reg_685_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_reg_257_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y170       FDRE                                         r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_reg_257_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y170       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_reg_257_reg[0]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/Q[0]
    SLICE_X103Y170       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/ap_clk
    SLICE_X103Y170       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/din1_buf1_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y170       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_reg_257_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/din1_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y173       FDRE                                         r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_reg_257_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y173       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_reg_257_reg[27]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/Q[27]
    SLICE_X105Y173       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/din1_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/ap_clk
    SLICE_X105Y173       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/din1_buf1_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X105Y173       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U328/din1_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y176       FDRE                                         r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y176       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[0]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/Q[0]
    SLICE_X105Y176       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/ap_clk
    SLICE_X105Y176       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X105Y176       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y175       FDRE                                         r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y175       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[10]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/Q[10]
    SLICE_X103Y175       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/ap_clk
    SLICE_X103Y175       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y175       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y178       FDRE                                         r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y178       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[18]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/Q[18]
    SLICE_X103Y178       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/ap_clk
    SLICE_X103Y178       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[18]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y178       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X101Y177       FDRE                                         r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y177       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[42]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/Q[42]
    SLICE_X101Y177       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/ap_clk
    SLICE_X101Y177       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[42]/C
                         clock pessimism              0.000     0.019    
    SLICE_X101Y177       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y174       FDRE                                         r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y174       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/pca_m_pcVals_1_load_1_reg_272_reg[46]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/Q[46]
    SLICE_X103Y174       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/ap_clk
    SLICE_X103Y174       FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[46]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y174       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U329/din1_buf1_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK         n/a            2.000         3.333       1.333      URAM288_X0Y36  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK         n/a            2.000         3.333       1.333      URAM288_X0Y37  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/ram_reg_uram_0/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X6Y31   bd_0_i/hls_inst/inst/grp_implement_fu_147/dSortedBuf_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB36_X6Y31   bd_0_i/hls_inst/inst/grp_implement_fu_147/dSortedBuf_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X6Y32   bd_0_i/hls_inst/inst/grp_implement_fu_147/dSortedBuf_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB36_X6Y32   bd_0_i/hls_inst/inst/grp_implement_fu_147/dSortedBuf_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X4Y29   bd_0_i/hls_inst/inst/grp_implement_fu_147/eigVecs_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB36_X4Y29   bd_0_i/hls_inst/inst/grp_implement_fu_147/eigVecs_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         1.666       0.966      URAM288_X0Y36  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         1.666       0.966      URAM288_X0Y36  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         1.666       0.966      URAM288_X0Y37  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         1.666       0.966      URAM288_X0Y37  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y31   bd_0_i/hls_inst/inst/grp_implement_fu_147/dSortedBuf_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y31   bd_0_i/hls_inst/inst/grp_implement_fu_147/dSortedBuf_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         1.667       0.967      URAM288_X0Y36  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         1.667       0.967      URAM288_X0Y36  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         1.667       0.967      URAM288_X0Y37  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         1.667       0.967      URAM288_X0Y37  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X7Y20   bd_0_i/hls_inst/inst/covMatrix_U/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y31   bd_0_i/hls_inst/inst/grp_implement_fu_147/dSortedBuf_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y31   bd_0_i/hls_inst/inst/grp_implement_fu_147/dSortedBuf_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.036ns  (logic 0.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X117Y132       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.036    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.015ns  (logic 0.015ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X117Y132       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.015 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.015    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           367 Endpoints
Min Delay           367 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.790ns  (logic 0.490ns (17.560%)  route 2.300ns (82.440%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_clk
    SLICE_X94Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg_reg/Q
                         net (fo=98, routed)          0.332     0.440    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/flow_control_loop_pipe_sequential_init_U/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg
    SLICE_X95Y61         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     0.598 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/flow_control_loop_pipe_sequential_init_U/empty_reg_324_pp0_iter6_reg_reg[2]_srl7_i_1/O
                         net (fo=2, routed)           0.616     1.214    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10]_0[0]
    SLICE_X98Y61         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     1.311 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[2]_INST_0_i_2/O
                         net (fo=2, routed)           1.331     2.642    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][2]
    SLICE_X117Y62        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.799 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[2]_INST_0/O
                         net (fo=0)                   0.021     2.820    input_r_address1[2]
                                                                      r  input_r_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.769ns  (logic 0.318ns (11.484%)  route 2.451ns (88.516%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_clk
    SLICE_X95Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/Q
                         net (fo=154, routed)         1.318     1.427    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][6]
    SLICE_X100Y60        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     1.577 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address1[10]_INST_0_i_1/O
                         net (fo=1, routed)           1.133     2.710    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[10][6]
    SLICE_X117Y64        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     2.799 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[10]_INST_0/O
                         net (fo=0)                   0.000     2.799    input_r_address1[10]
                                                                      r  input_r_address1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/k_fu_88_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.362ns (13.184%)  route 2.384ns (86.816%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.029     0.029    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/ap_clk
    SLICE_X119Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/k_fu_88_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y61        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/k_fu_88_reg[8]/Q
                         net (fo=9, routed)           1.310     1.419    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/Q[8]
    SLICE_X117Y65        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.542 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/add_ln206_1_fu_300_p2_carry_i_3/O
                         net (fo=1, routed)           0.007     1.549    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U_n_103
    SLICE_X117Y65        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[5])
                                                      0.091     1.640 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/add_ln206_1_fu_300_p2_carry/O[5]
                         net (fo=1, routed)           1.044     2.684    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/O[5]
    SLICE_X117Y63        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     2.752 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[9]_INST_0/O
                         net (fo=0)                   0.023     2.775    input_r_address1[9]
                                                                      r  input_r_address1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.705ns  (logic 0.354ns (13.087%)  route 2.351ns (86.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_clk
    SLICE_X95Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/Q
                         net (fo=154, routed)         1.274     1.383    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][6]
    SLICE_X99Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     1.535 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.077     2.612    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][7]
    SLICE_X117Y59        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.735 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address0[7]_INST_0/O
                         net (fo=0)                   0.000     2.735    input_r_address0[7]
                                                                      r  input_r_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.698ns  (logic 0.268ns (9.933%)  route 2.430ns (90.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_clk
    SLICE_X95Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/Q
                         net (fo=154, routed)         1.293     1.402    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][6]
    SLICE_X99Y59         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     1.492 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.137     2.629    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][9]
    SLICE_X117Y59        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     2.728 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address0[9]_INST_0/O
                         net (fo=0)                   0.000     2.728    input_r_address0[9]
                                                                      r  input_r_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.652ns  (logic 0.337ns (12.708%)  route 2.315ns (87.292%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_clk
    SLICE_X95Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/Q
                         net (fo=154, routed)         1.213     1.322    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][6]
    SLICE_X100Y59        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     1.470 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address1[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.081     2.551    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[10][3]
    SLICE_X117Y59        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.661 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[7]_INST_0/O
                         net (fo=0)                   0.021     2.682    input_r_address1[7]
                                                                      r  input_r_address1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.582ns  (logic 0.647ns (25.057%)  route 1.935ns (74.943%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_clk
    SLICE_X94Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg_reg/Q
                         net (fo=98, routed)          0.336     0.444    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/flow_control_loop_pipe_sequential_init_U/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg
    SLICE_X95Y61         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     0.607 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/flow_control_loop_pipe_sequential_init_U/input_r_address0[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.252     0.859    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/flow_control_loop_pipe_sequential_init_U/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_address1[4]
    SLICE_X98Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.226     1.085 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/flow_control_loop_pipe_sequential_init_U/input_r_address0[10]_INST_0_i_2/O[5]
                         net (fo=1, routed)           0.269     1.354    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10]_0[7]
    SLICE_X100Y60        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.444 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10]_INST_0_i_1/O
                         net (fo=1, routed)           1.078     2.522    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][10]
    SLICE_X117Y60        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.612 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address0[10]_INST_0/O
                         net (fo=0)                   0.000     2.612    input_r_address0[10]
                                                                      r  input_r_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.559ns  (logic 0.326ns (12.740%)  route 2.233ns (87.260%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_clk
    SLICE_X95Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/Q
                         net (fo=154, routed)         1.245     1.354    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][6]
    SLICE_X100Y62        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     1.455 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address1[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.988     2.443    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[10][4]
    SLICE_X117Y63        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.589 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[8]_INST_0/O
                         net (fo=0)                   0.000     2.589    input_r_address1[8]
                                                                      r  input_r_address1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.512ns  (logic 0.214ns (8.520%)  route 2.298ns (91.480%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_clk
    SLICE_X95Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/Q
                         net (fo=154, routed)         1.201     1.310    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][6]
    SLICE_X100Y59        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     1.349 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address1[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.076     2.425    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[10][1]
    SLICE_X117Y63        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     2.521 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address1[5]_INST_0/O
                         net (fo=0)                   0.021     2.542    input_r_address1[5]
                                                                      r  input_r_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.460ns  (logic 0.322ns (13.088%)  route 2.138ns (86.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_clk
    SLICE_X95Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/ap_CS_fsm_reg[81]/Q
                         net (fo=154, routed)         1.156     1.265    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][6]
    SLICE_X100Y60        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.410 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U/input_r_address0[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.982     2.392    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address0[10][8]
    SLICE_X117Y59        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     2.490 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U/input_r_address0[8]_INST_0/O
                         net (fo=0)                   0.000     2.490    input_r_address0[8]
                                                                      r  input_r_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d0[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X81Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[29]/Q
                         net (fo=0)                   0.000     0.050    input_r_d0[29]
                                                                      r  input_r_d0[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub_reg_245_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d1[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X77Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub_reg_245_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub_reg_245_reg[26]/Q
                         net (fo=0)                   0.000     0.050    input_r_d1[26]
                                                                      r  input_r_d1[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub_reg_245_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d1[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X85Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub_reg_245_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub_reg_245_reg[61]/Q
                         net (fo=0)                   0.000     0.050    input_r_d1[61]
                                                                      r  input_r_d1[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub_reg_245_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X81Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub_reg_245_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub_reg_245_reg[6]/Q
                         net (fo=0)                   0.000     0.050    input_r_d1[6]
                                                                      r  input_r_d1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X72Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[17]/Q
                         net (fo=0)                   0.000     0.051    input_r_d0[17]
                                                                      r  input_r_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d0[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X77Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[25]/Q
                         net (fo=0)                   0.000     0.051    input_r_d0[25]
                                                                      r  input_r_d0[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X72Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y54         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[2]/Q
                         net (fo=0)                   0.000     0.051    input_r_d0[2]
                                                                      r  input_r_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d0[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X81Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[30]/Q
                         net (fo=0)                   0.000     0.051    input_r_d0[30]
                                                                      r  input_r_d0[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d0[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X88Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y47         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[38]/Q
                         net (fo=0)                   0.000     0.051    input_r_d0[38]
                                                                      r  input_r_d0[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            input_r_d0[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/ap_clk
    SLICE_X88Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y47         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/sub151_1_reg_250_reg[40]/Q
                         net (fo=0)                   0.000     0.051    input_r_d0[40]
                                                                      r  input_r_d0[40] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          2563 Endpoints
Min Delay          2563 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rows[26]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.137ns  (logic 1.559ns (72.953%)  route 0.578ns (27.047%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rows[26] (IN)
                         net (fo=31, unset)           0.000     0.000    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/B[9]
    DSP48E2_X16Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     0.151 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.151    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X16Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     0.224 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.224    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X16Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[8])
                                                      0.609     0.833 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_MULTIPLIER.V<8>
    DSP48E2_X16Y46       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     0.879 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     0.879    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_M_DATA.V_DATA<8>
    DSP48E2_X16Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     1.450 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.450    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X16Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     1.559 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.578     2.137    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product_n_109
    SLICE_X120Y114       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/ap_clk
    SLICE_X120Y114       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[8]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A_ALU[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.119ns  (logic 0.770ns (36.337%)  route 1.349ns (63.663%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A_ALU[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A_ALU<29>
    DSP48E2_X16Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[29]_ALU_OUT[47])
                                                      0.538     0.538 f  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.538    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.647 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=17, routed)          1.299     1.946    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X117Y15        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.069 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=1, routed)           0.050     2.119    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]_0
    SLICE_X117Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X117Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C

Slack:                    inf
  Source:                 rows[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 1.559ns (73.746%)  route 0.555ns (26.254%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rows[1] (IN)
                         net (fo=35, unset)           0.000     0.000    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/B[1]
    DSP48E2_X16Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     0.151 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.151    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X16Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.224 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.224    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X16Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.833 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_MULTIPLIER.V<0>
    DSP48E2_X16Y44       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     0.879 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.879    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_M_DATA.V_DATA<0>
    DSP48E2_X16Y44       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[3])
                                                      0.571     1.450 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.450    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X16Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     1.559 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.555     2.114    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0_n_114
    SLICE_X120Y110       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/ap_clk
    SLICE_X120Y110       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[3]__0/C

Slack:                    inf
  Source:                 rows[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.113ns  (logic 1.559ns (73.781%)  route 0.554ns (26.219%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rows[18] (IN)
                         net (fo=31, unset)           0.000     0.000    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/B[1]
    DSP48E2_X16Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     0.151 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.151    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X16Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.224 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.224    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X16Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.833 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X16Y46       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     0.879 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.879    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X16Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.450 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.450    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X16Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.559 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.554     2.113    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product_n_116
    SLICE_X120Y110       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/ap_clk
    SLICE_X120Y110       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[1]/C

Slack:                    inf
  Source:                 rows[24]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.109ns  (logic 1.559ns (73.921%)  route 0.550ns (26.079%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rows[24] (IN)
                         net (fo=31, unset)           0.000     0.000    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/B[7]
    DSP48E2_X16Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     0.151 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.151    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X16Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     0.224 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.224    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X16Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[7])
                                                      0.609     0.833 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_MULTIPLIER.V<7>
    DSP48E2_X16Y46       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.046     0.879 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     0.879    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_M_DATA.V_DATA<7>
    DSP48E2_X16Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.571     1.450 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.450    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X16Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     1.559 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.550     2.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product_n_110
    SLICE_X120Y111       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/ap_clk
    SLICE_X120Y111       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[7]/C

Slack:                    inf
  Source:                 rows[30]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 1.559ns (74.203%)  route 0.542ns (25.797%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rows[30] (IN)
                         net (fo=29, unset)           0.000     0.000    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/B[13]
    DSP48E2_X16Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     0.151 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.151    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X16Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.224 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.224    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X16Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[13])
                                                      0.609     0.833 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_MULTIPLIER_INST/V[13]
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_MULTIPLIER.V<13>
    DSP48E2_X16Y46       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[13]_V_DATA[13])
                                                      0.046     0.879 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_M_DATA_INST/V_DATA[13]
                         net (fo=1, routed)           0.000     0.879    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_M_DATA.V_DATA<13>
    DSP48E2_X16Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[13]_ALU_OUT[13])
                                                      0.571     1.450 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.450    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X16Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     1.559 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.542     2.101    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product_n_104
    SLICE_X120Y114       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/ap_clk
    SLICE_X120Y114       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[13]/C

Slack:                    inf
  Source:                 rows[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.073ns  (logic 1.559ns (75.205%)  route 0.514ns (24.795%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rows[7] (IN)
                         net (fo=77, unset)           0.000     0.000    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/B[7]
    DSP48E2_X16Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     0.151 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.151    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X16Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     0.224 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.224    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X16Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[7])
                                                      0.609     0.833 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_MULTIPLIER.V<7>
    DSP48E2_X16Y44       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.046     0.879 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     0.879    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_M_DATA.V_DATA<7>
    DSP48E2_X16Y44       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.571     1.450 f  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.450    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X16Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     1.559 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.514     2.073    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/tmp_product__0_n_110
    SLICE_X119Y109       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/ap_clk
    SLICE_X119Y109       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_2_1_U331/buff0_reg[7]__0/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A_ALU[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.064ns  (logic 0.736ns (35.662%)  route 1.328ns (64.338%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A_ALU[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A_ALU<29>
    DSP48E2_X16Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[29]_ALU_OUT[47])
                                                      0.538     0.538 f  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.538    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.647 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=17, routed)          1.279     1.926    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X117Y15        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     2.015 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=1, routed)           0.049     2.064    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]_0
    SLICE_X117Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X117Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A_ALU[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.736ns (35.679%)  route 1.327ns (64.321%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A_ALU[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A_ALU<29>
    DSP48E2_X16Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[29]_ALU_OUT[47])
                                                      0.538     0.538 f  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.538    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.647 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=17, routed)          1.279     1.926    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X117Y15        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     2.015 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/RESULT_REG.NORMAL.exp_op[8]_i_1/O
                         net (fo=1, routed)           0.048     2.063    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[8]_0
    SLICE_X117Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X117Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[8]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A_ALU[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.735ns (35.786%)  route 1.319ns (64.214%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y3        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A_ALU[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A_ALU<29>
    DSP48E2_X16Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[29]_ALU_OUT[47])
                                                      0.538     0.538 f  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.538    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.647 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=17, routed)          1.269     1.916    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X117Y14        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.004 r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/RESULT_REG.NORMAL.exp_op[2]_i_1/O
                         net (fo=1, routed)           0.050     2.054    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]_0
    SLICE_X117Y14        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X117Y14        FDRE                                         r  bd_0_i/hls_inst/inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_q0[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[16] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[16]
    SLICE_X68Y134        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X68Y134        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[16]/C

Slack:                    inf
  Source:                 input_r_q0[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[17] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[17]
    SLICE_X68Y134        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X68Y134        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[17]/C

Slack:                    inf
  Source:                 input_r_q0[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[20] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[20]
    SLICE_X71Y133        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X71Y133        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[20]/C

Slack:                    inf
  Source:                 input_r_q0[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[22] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[22]
    SLICE_X71Y135        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X71Y135        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[22]/C

Slack:                    inf
  Source:                 input_r_q0[26]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[26] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[26]
    SLICE_X84Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X84Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[26]/C

Slack:                    inf
  Source:                 input_r_q0[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[27] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[27]
    SLICE_X84Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X84Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[27]/C

Slack:                    inf
  Source:                 input_r_q0[30]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[30] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[30]
    SLICE_X94Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X94Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[30]/C

Slack:                    inf
  Source:                 input_r_q0[40]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[40] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[40]
    SLICE_X83Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X83Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[40]/C

Slack:                    inf
  Source:                 input_r_q0[41]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[41] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[41]
    SLICE_X83Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X83Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[41]/C

Slack:                    inf
  Source:                 input_r_q0[44]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_q0[44] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_q0[44]
    SLICE_X85Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/ap_clk
    SLICE_X85Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_aveImpl_double_15_80_1_2_16_s_fu_119/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/input_r_load_3_reg_334_reg[44]/C





