-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2008 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008)
-- Created on Sat Feb 04 20:28:34 2012

FUNCTION Tx_Eth100_Sync (System_Clock, reset, Transmit_of_Data_RQ, Data_to_Transmit[7..0], MII_Tx_CLK)
	RETURNS (Byte_Readed_Strob, Eth_Tx_In_Progress, TxClk_Edge_at_System_Clock, MII_Tx_En, MII_Tx_Data[3..0], EtxRdy, crc_out, Frame_Started_Strobe, TX_PHASE_VP[3..0], Data_is_available, Load_Data_to_Shift_Reg, CRC_check_out[31..0]);
