{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708359656654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708359656654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 13:20:56 2024 " "Processing started: Mon Feb 19 13:20:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708359656654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359656654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359656654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708359657053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708359657053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pc_plus.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pc_plus.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus " "Found entity 1: pc_plus" {  } { { "modulos/pc_plus.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc_plus.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/proxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/proxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proxPC " "Found entity 1: proxPC" {  } { { "modulos/proxPC.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/proxPC.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "modulos/ula.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/ula.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "modulos/regfile.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/regfile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "d_mem.v(29) " "Verilog HDL warning at d_mem.v(29): extended using \"x\" or \"z\"" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708359664717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "modulos/sign_extend.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/sign_extend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "modulos/control/ula_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/ula_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "modulos/control/control.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "modulos/components/mux_32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_5 " "Found entity 1: mux_32_5" {  } { { "modulos/components/mux_32_5.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_src.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "modulos/components/mux_src.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_src.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_5_regdst.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_5_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_regdst " "Found entity 1: mux_5_regdst" {  } { { "modulos/components/mux_5_regdst.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_5_regdst.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/somador32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/somador32.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador32 " "Found entity 1: somador32" {  } { { "modulos/components/somador32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/somador32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mips_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mips_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_top_level " "Found entity 1: mips_top_level" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359664733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc mips_top_level.v(41) " "Verilog HDL Implicit Net warning at mips_top_level.v(41): created implicit net for \"pc\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359664733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_to_ula_2 mips_top_level.v(84) " "Verilog HDL Implicit Net warning at mips_top_level.v(84): created implicit net for \"output_to_ula_2\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359664733 ""}
{ "Error" "EVRFX_SV_ILLEGAL_CONTEXT_FOR_OPERATOR" "= mips_top_level.v(55) " "SystemVerilog Operator error at mips_top_level.v(55): can't use operator \"=\" outside a procedural statement" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 55 0 0 } }  } 0 10194 "SystemVerilog Operator error at %2!s!: can't use operator \"%1!s!\" outside a procedural statement" 0 0 "Analysis & Synthesis" 0 -1 1708359664745 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MemtoReg mips_top_level.v(55) " "Verilog HDL Procedural Assignment error at mips_top_level.v(55): object \"MemtoReg\" on left-hand side of assignment must have a variable data type" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1708359664745 ""}
{ "Error" "EVRFX_SV_ILLEGAL_CONTEXT_FOR_OPERATOR" "= mips_top_level.v(56) " "SystemVerilog Operator error at mips_top_level.v(56): can't use operator \"=\" outside a procedural statement" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 56 0 0 } }  } 0 10194 "SystemVerilog Operator error at %2!s!: can't use operator \"%1!s!\" outside a procedural statement" 0 0 "Analysis & Synthesis" 0 -1 1708359664745 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MemtoReg mips_top_level.v(56) " "Verilog HDL Procedural Assignment error at mips_top_level.v(56): object \"MemtoReg\" on left-hand side of assignment must have a variable data type" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 56 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1708359664745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg " "Generated suppressed messages file C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664764 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708359664816 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 19 13:21:04 2024 " "Processing ended: Mon Feb 19 13:21:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708359664816 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708359664816 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708359664816 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359664816 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359665411 ""}
