// Seed: 2140166817
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_4;
  tri1 id_5;
  wire id_6;
  for (id_7 = id_4; 1; id_4 = id_5) begin : LABEL_0
    assign id_3 = 1;
  end
endmodule
module module_1 (
    input  wand  id_0,
    output tri1  id_1,
    inout  tri1  id_2,
    input  wor   id_3,
    input  wor   id_4,
    output tri   id_5,
    output uwire id_6
);
  tri1 id_8;
  assign id_2 = id_8;
  assign id_2 = 1'b0;
  if (id_0 && 1 && 1'd0) begin : LABEL_0
    wire id_9;
  end else begin : LABEL_0
    assign {1'b0, id_3, 1} = id_3;
  end
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.type_4 = 0;
  assign id_6 = (1);
endmodule
