0.6
2019.1
May 24 2019
15:06:07
C:/SSTU Dosyalar/project_experiment_3/project_experiment_3.sim/sim_1/synth/timing/xsim/experiment3_tb_time_synth.v,1667469659,verilog,,C:/SSTU Dosyalar/project_experiment_3/project_experiment_3.srcs/sim_1/imports/Kodlar/sstu 3 testbench.v,,DECODER;glbl;with_decoder,,,,,,,,
C:/SSTU Dosyalar/project_experiment_3/project_experiment_3.srcs/sim_1/imports/Kodlar/sstu 3 testbench.v,1667469288,verilog,,,,experiment3_tb,,,,,,,,
