set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_captured]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[5]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[7]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[6]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[1]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[3]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[0]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[2]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[4]}]
set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/frequency_analyzer_manager_0/inst/min_point0_data]
set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel0_sample_data]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list image_processing_2d_design_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[0]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[1]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[2]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[3]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[4]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[5]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[6]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/avg_point0_data[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[0]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[1]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[2]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[3]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[4]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[5]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[6]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_captured]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list image_processing_2d_design_i/frequency_analyzer_manager_0/inst/min_point0_data]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel0_sample_data]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
