/*
 * Copyright 2012-2015 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	hannstar_cabc {
		compatible = "hannstar,cabc";
		lvds0 {
			gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
		};
		lvds1 {
			gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>;
		};
	};

	chosen {
		stdout-path = &uart1;
	};

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	wlan_en_reg: fixedregulator@2 {
		compatible = "regulator-fixed";
		regulator-name = "wlan-en-regulator";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		/* WLAN_EN GPIO for this board Ã¢an5, pin20 */
		gpio = <&gpio5 20 0>;
		startup-delay-us = <70000>;
		enable-active-high;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p8v: 1p8v {		
				compatible = "regulator-fixed";		
				regulator-name = "1P8V";		
				regulator-min-microvolt = <1800000>;		
				regulator-max-microvolt = <1800000>;		
				regulator-always-on;		
		};		
			
		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			/*gpio = <&gpio3 22 0>;  */
			enable-active-low;
			vin-supply = <&swbst_reg>;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			/*gpio = <&gpio1 29 0>;*/
			enable-active-high;
			vin-supply = <&swbst_reg>;
		};

		/* Magik2 - Added Regulator configuration for Audio */
                reg_2p5v: 2p5v {
                        compatible = "regulator-fixed";
                        regulator-name = "2P5V";
                        regulator-min-microvolt = <2500000>;
                        regulator-max-microvolt = <2500000>;
                        regulator-always-on;
                };

		/* Magik2 - Added for Audio */
                reg_3p3v: 3p3v {
                        compatible = "regulator-fixed";
                        regulator-name = "3P3V";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        regulator-always-on;
                };

		reg_audio: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "wm8962-supply";
			gpio = <&gpio4 10 0>;
			enable-active-high;
		};
		/*
		reg_pcie: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_pcie_reg>;
			regulator-name = "MPCIE_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 6 0>;
			regulator-always-on;
			enable-active-high;
		};
		*/
		reg_sensor: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "sensor-supply";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 31 0>;
			startup-delay-us = <500>;
			enable-active-high;
		};

		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
			compatible = "regulator-fixed";
			regulator-name = "mipi_dsi_pwr_on";
			gpio = <&gpio6 14 0>;
			enable-active-high;
		};
		wlreg_on: fixedregulator@100 {		
				compatible = "regulator-fixed";		
				regulator-min-microvolt = <5000000>;		
				regulator-max-microvolt = <5000000>;		
				regulator-name = "wlreg_on";		
				gpio = <&gpio4 7 0>;		
				startup-delay-us = <100>;		
				enable-active-high;		
			};		
			
			bcmdhd_wlan_1: bcmdhd_wlan@0 {		
				compatible = "android,bcmdhd_wlan";		
				wlreg_on-supply = <&wlreg_on>;		
			};
	};

	sound {
                compatible = "fsl,imx6q-magik2-sgtl5000",
                                "fsl,imx-audio-sgtl5000","fsl,sgtl5000";
                model = "imx6q-magik2-sgtl5000-audio";
		cpu-dai = <&ssi2>;
                ssi-controller = <&ssi2>;	/*It is confirmed that ssi2 is the audio ssi on magik2 - q7, this line is important for alsa listing of cards while booting*/
                audio-codec = <&codec>;
                audio-routing =
                "MIC_IN", "Mic Jack",
                "Mic Jack", "Mic Bias",
                "Headphone Jack", "HP_OUT",
		"Ext Spk", "LINE_OUT";
                mux-int-port = <2>;
                mux-ext-port = <4>; // if this is 3 the file opens but doesn't start playing. 
 
        };

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		mode_str ="TIANMA-MIN-WXGA";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		mode_str ="TIANMA-MIN-WXGA";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};
	
/*
	 usbh1: usb@02184200 {
                compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
                reg = <0x02184200 0x200>;
                interrupts = <0 40 0x04>;
                clocks = <&clks 162>;
                fsl,usbphy = <&usbphy2>;
                fsl,usbmisc = <&usbmisc 1>;
                status = "disabled";
         };	
*/
	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1>;
		status = "okay";
	};

	pwm-backlight {
		compatible = "pwm-backlight";				
		pwms = <&pwm1 0 50000>;				
		brightness-levels = <				
		0  1  2  3  4  5  6  7  8  9	
		10 11 12 13 14 15 16 17 18 19		
		20 21 22 23 24 25 26 27 28 29		
		30 31 32 33 34 35 36 37 38 39		
		40 41 42 43 44 45 46 47 48 49		
		50 51 52 53 54 55 56 57 58 59		
		60 61 62 63 64 65 66 67 68 69		
		70 71 72 73 74 75 76 77 78 79		
		80 81 82 83 84 85 86 87 88 89		
		90 91 92 93 94 95 96 97 98 99		
		100		
		>;		
		default-brightness-level = <100>;			
		status = "okay";
	};

/*	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};
*/

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
	};
	
	/*
	minipcie_ctrl {		
		power-on-gpio = <&gpio3 19 0>;		
	};		
	*/

	ramoops_device {		
		compatible = "fsl,mxc_ramoops";		
		record_size = <524288>; /*512K*/		
		console_size = <262144>; /*256K*/		
		ftrace_size = <262144>;  /*256K*/		
		dump_oops = <1>;		
		status = "okay";		
	};		

	bt_rfkill {		
		compatible = "fsl,mxc_bt_rfkill";		
		bt-power-gpios = <&gpio1 2 0>;		
		status ="okay";		
	};		

	caam_keyblob {		
		compatible = "fsl,sec-v4.0-keyblob";		
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_1>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
};

&clks {
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&ecspi1 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio5 25 0>, <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_2 &pinctrl_ecspi1_1>;
	status = "okay";

	spidev@0{
		compatible = "atmel,at25";
		spi-max-frequency = <5000000>;  // spi-max-frequency IS COMPULSORY. DRIVER REQUIRES IT. 
		size = <2048>;
		pagesize = <16>;
		address-width = <24>;
		reg = <0>; // This is chip select
	};

	flash: m25p80@1 {
		compatible = "macronix,spi-nor"; // If device is unknown make it SPI-NOR. It is written in the driver.
		spi-max-frequency = <20000000>;
		reg = <1>;
	};
	  
};


&ecspi4 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio5 2 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4>;
	status = "okay";

	flash1: m25p80@0 {
		compatible = "sst,sst25vf016b";
		spi-max-frequency = <30000000>;
		reg = <0>;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 30 0>;
	fsl,magic-packet;
	status = "okay";
};

&gpc {
	fsl,ldo-bypass = <1>; 
	fsl,wdog-reset = <1>; 
	status = "okay";
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c0 {
	  pinctrl-names = "default";
          compatible = "i2c-gpio";
          gpios = <&gpio1  5  0  /* sda */ &gpio1  4  0  /* scl */ >;
          i2c-gpio,delay-us = <5>;
          i2c-gpio,timeout-ms = <100>;
          #address-cells = <1>;
          #size-cells  = <0>;


        ov564x_mipi: ov564x_mipi@3c {
                 compatible = "ovti,ov564x_mipi";
                 reg = <0x3c>;
                 clocks = <&clks 201>;
                 clock-names = "csi_mclk";
                 DOVDD-supply = <&vgen4_reg>; /* 1.8v */
                 AVDD-supply = <&vgen3_reg>;  /* 2.8v, on rev C board is VGEN3, on rev B board is VGEN5 */
                 DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
                 csi_id = <1>;
                 mclk = <24000000>;
                 mclk_source = <0>;
         };
};


&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	rtc@68 {
                compatible = "ti,bq32000";
		reg = <0x68>;
        }; 	

	eeprom@57 {
		compatible = "at,24c64";
		reg = <0x57>;
	};

	
	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			
			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};
			
			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
			
			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
	
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	/*It is confirmed that i2c2 is the magik2 bus for audio*/
	codec: sgtl5000@0a {		
		compatible = "fsl,sgtl5000";		
		reg = <0x0a>;		
		clocks = <&clks 201>;
		/*ssi-controller = <&ssi2>;Not required*/
		VDDA-supply = <&reg_2p5v>;		
		VDDIO-supply = <&reg_3p3v>;		
	};
	
	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	ssd254x@48 {
		compatible = "ssd254x,ssd254x-ts";
		reg = <0x48>;
		interrupt-parent = <&gpio7>;
		interrupts = <12 IRQ_TYPE_EDGE_FALLING>;
		gpio_ts_rst = <&gpio6 10 0>;
		gpio_ts_intr = <&gpio7 12 0>;
		status = "okay";
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-magik2 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_4__GPIO1_IO04   0x80000000
				MX6QDL_PAD_GPIO_5__GPIO1_IO05   0x80000000
				MX6QDL_PAD_GPIO_3__CCM_CLKO2	0x130b0	/* Added for Q7*/
				MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x80000000
				MX6QDL_PAD_EIM_D30__GPIO3_IO30 0x80000000
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 0x80000000 
				MX6QDL_PAD_SD2_CLK__GPIO1_IO10	0x80000000
				MX6QDL_PAD_SD2_CMD__GPIO1_IO11	0x80000000
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x80000000
				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x80000000
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
				MX6QDL_PAD_KEY_COL0__GPIO4_IO06 0x80000000	//watchdog Enable
				MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 0x80000000
				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09 0x80000000
				MX6QDL_PAD_GPIO_0__GPIO1_IO00	0x80000000
			/*	MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x030b0		/*clock for sgtl5000 reference sabrelite changed from 130b0 to 030b0*/
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30    0x80000000	
				MX6QDL_PAD_GPIO_6__GPIO1_IO06	0x80000000
				MX6QDL_PAD_GPIO_7__GPIO1_IO07	0x80000000
				MX6QDL_PAD_GPIO_17__GPIO7_IO12	0x80000000	/*Bat low / Touch interrupt*/
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09 0x80000000
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10 0x80000000	/*Sleep Button/ Touch reset*/
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00	0x80000000
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05	0x80000000			
				MX6QDL_PAD_NANDF_D4__GPIO2_IO04 0x80000000	/*HDA RESET*/
			>;
		};

		pinctrl_audmux_1: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT0__AUD4_RXD	0x130b0
				MX6QDL_PAD_SD2_DAT3__AUD4_TXC	0x130b0
				MX6QDL_PAD_SD2_DAT2__AUD4_TXD	0x110b0
				MX6QDL_PAD_SD2_DAT1__AUD4_TXFS	0x130b0		
			>;
		};

		pinctrl_ecspi1_1: ecspi1_1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT6__ECSPI1_MISO	0x100b1		/*Modified for ECSPI1 spi_nor magik2_q7*/
				MX6QDL_PAD_CSI0_DAT5__ECSPI1_MOSI	0x100b1
				MX6QDL_PAD_CSI0_DAT4__ECSPI1_SCLK	0x100b1
				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x80000000
			>;
		};

		pinctrl_ecspi1_2: ecspi1_2grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT6__ECSPI1_MISO	0x100b1		/*Modified for ECSPI1 eeprom magik2_q7*/
				MX6QDL_PAD_CSI0_DAT5__ECSPI1_MOSI	0x100b1
				MX6QDL_PAD_CSI0_DAT4__ECSPI1_SCLK	0x100b1
				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25	0x80000000
			>;
		};

		pinctrl_ecspi4: ecspi4grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D22__ECSPI4_MISO		0x100b1		/*Modified for ECSPI4 magik2_q7*/
				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI		0x100b1
				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK		0x100b1
				MX6QDL_PAD_EIM_A25__GPIO5_IO02 		0x80000000
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
			
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 	0x108b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL 	0x4001b8b1
				MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA 	0x4001b8b1
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D18__I2C3_SDA		0x4001b8b1
				MX6QDL_PAD_EIM_D17__I2C3_SCL		0x4001b8b1	
			>;
		};

		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17            0x80000000
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16            0x80000000 	
				MX6QDL_PAD_GPIO_3__CCM_CLKO2		   0x80000000	/* Added for Q7*/
				MX6QDL_PAD_GPIO_4__GPIO1_IO04		   0x80000000	/* Added for Q7*/
				MX6QDL_PAD_GPIO_5__GPIO1_IO05		   0x80000000	/* Added for Q7*/
				MX6QDL_PAD_GPIO_19__CCM_CLKO1		   0x80000000	/* Added for Q7*/
			>;
		};

		/*
		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x1b0b0		/*Modified for Magik2_q7
			>;
		};

		pinctrl_pcie_reg: pciereggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0		/*Modified for Magik2_q7
			>;
		};
		*/
		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT		0x1b0b1
				MX6QDL_PAD_DISP0_DAT9__PWM2_OUT		0x1b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};
		
		pinctrl_uart2: uart2dtegrp-1 {		
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1	
			>;		
		};		
			
		pinctrl_uart3: uart3grp {		
			fsl,pins = <		
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1		
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1		
			>;		
		};

		pinctrl_usb: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
			>;
		};
		
		pinctrl_usb_h1: usbh1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25      0x80000000
			>;
		};
			
		pinctrl_usdhc1: usdhc1grp {
                        fsl,pins = <
	                        MX6QDL_PAD_SD1_CMD__SD1_CMD             0x17059
				MX6QDL_PAD_SD1_CLK__SD1_CLK             0x10059
                                MX6QDL_PAD_SD1_DAT0__SD1_DATA0          0x17059
                                MX6QDL_PAD_SD1_DAT1__SD1_DATA1          0x17059
                                MX6QDL_PAD_SD1_DAT2__SD1_DATA2          0x17059
                                MX6QDL_PAD_SD1_DAT3__SD1_DATA3          0x17059
				MX6QDL_PAD_GPIO_1__GPIO1_IO01		0x17049 
				/*MX6QDL_PAD_GPIO_1__GPIO1_IO01		0x17059*/
                        >;
                };


		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059
				MX6QDL_PAD_SD3_RST__SD3_RESET		0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02    	0x17059	
	       			MX6QDL_PAD_NANDF_D3__GPIO2_IO03    	0x17059
	/*		        MX6QDL_PAD_NANDF_D7__GPIO2_IO07    	0x17059 */ /* write protect */
			>;
		};
		
		pinctrl_flexcan1: flexcan1grp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_8__FLEXCAN1_RX   	0x80000000
                                MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 	0x80000000
                        >;
		};
        
	
		pinctrl_flexcan2: flexcan2grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 	0x80000000
                                MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 	0x80000000
                        >;
	        };
	};
};


&ldb {
	ipu_id = <0>;		
		disp_id = <0>;		
		ext_ref = <1>;		
		mode = "sep0";		
		sec_ipu_id = <1>;		
		sec_disp_id = <1>;
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
		/*	timing0: TIANMA-TYP-WXGA {
				clock-frequency = <60000000>;
				hactive = <1280>;
				vactive = <800>;
				hback-porch = <5>;
				hfront-porch = <64>;
				vback-porch = <2>;
				vfront-porch = <40>;
				hsync-len = <69>;
				vsync-len = <42>;
				hsync-active = <0>;
				vsync-active = <0>;
			};*/
			timing0: TIANMA-MIN-WXGA {
				clock-frequency = <60000000>; /*For GE AUO 15.6" display, clock frequency can be modified as, min:50MHZ typical:70.93MHZ max: 75MHZ*/
				hactive = <1280>; /*For GE AUO 15.6" display, modify hactive to 1920 full HD*/
				vactive = <800>; /*For GE AUO 15.6" dispaly, modify vactive to 1080 full HD*/
				hback-porch = <5>;
				hfront-porch = <23>;
				vback-porch = <2>;
				vfront-porch = <5>;
				hsync-len = <1>;
				vsync-len = <1>;
				hsync-active = <0>;
				vsync-active = <0>;
		};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "disabled";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
};

&mipi_dsi {
	dev_id = <0>;
	disp_id = <1>;
	lcd_panel = "TRULY-WVGA";
	disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
	resets = <&mipi_dsi_reset>;
	status = "okay";
};

/*
&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio1 28 0>;
	status = "okay";
};
*/
&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&snvs_poweroff {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usb_h1>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <4>;
	/*cd-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;*/
	/*wp-gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;*/
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	vmmc-supply = <&wlan_en_reg>;
	no-1-8-v;
	keep-power-in-suspend;
	cap-power-off-card;
	enable-sdio-wakeup;
	non-removable;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
	wlcore: wlcore@0 {
		compatible = "ti,wl1835";
		reg = <2>;
		interrupt-parent = <&gpio6>; /*<&gpio4>;*/
		interrupts = <0 IRQ_TYPE_EDGE_RISING>;
		platform-quirks = <1>;
	};
};

&wdog1 {
	status = "okay";
};

&can1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&can2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan2>;
        status = "okay";
};

&ssi2 {
        fsl,mode = "i2s-slave";
        status = "okay";
};

&ssi1 {
        fsl,mode = "i2s-slave";
        status = "okay";
};

&uart2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        status = "okay";
};

&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        status = "okay";
};

&wdog2 {
	status = "disabled";
};
