{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704849581634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704849581635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 04:49:41 2024 " "Processing started: Wed Jan 10 04:49:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704849581635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704849581635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704849581636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704849582565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704849582565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704849611052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704849611052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704849611250 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_x state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"sel_x\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704849611258 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_t state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"sel_t\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704849611258 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_1 state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"sel_1\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704849611258 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_2 state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"sel_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704849611259 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done state_machine.sv(6) " "Verilog HDL Always Construct warning at state_machine.sv(6): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704849611259 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done state_machine.sv(6) " "Inferred latch for \"done\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704849611263 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_2 state_machine.sv(6) " "Inferred latch for \"sel_2\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704849611263 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_1 state_machine.sv(6) " "Inferred latch for \"sel_1\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704849611263 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_t state_machine.sv(6) " "Inferred latch for \"sel_t\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704849611264 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x state_machine.sv(6) " "Inferred latch for \"sel_x\" at state_machine.sv(6)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704849611264 "|controller"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sel_t\$latch sel_1\$latch " "Duplicate LATCH primitive \"sel_t\$latch\" merged with LATCH primitive \"sel_1\$latch\"" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1704849613400 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1704849613400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_1\$latch " "Latch sel_1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps~4 " "Ports D and ENA on the latch are fed by the same signal ps~4" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704849613400 ""}  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704849613400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_2\$latch " "Latch sel_2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps~4 " "Ports D and ENA on the latch are fed by the same signal ps~4" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704849613401 ""}  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704849613401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_x\$latch " "Latch sel_x\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps~4 " "Ports D and ENA on the latch are fed by the same signal ps~4" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704849613401 ""}  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704849613401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "done\$latch " "Latch done\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps~4 " "Ports D and ENA on the latch are fed by the same signal ps~4" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704849613401 ""}  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/state_machine.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704849613401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704849613906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704849616316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704849616316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704849616437 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704849616437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704849616437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704849616437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704849616464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 04:50:16 2024 " "Processing ended: Wed Jan 10 04:50:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704849616464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704849616464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704849616464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704849616464 ""}
