library verilog;
use verilog.vl_types.all;
entity MUL_ARRAY is
    generic(
        m               : integer := 16
    );
    port(
        clk             : in     vl_logic;
        multiplicand01  : in     vl_logic_vector;
        multiplier01    : in     vl_logic_vector;
        multiplicand02  : in     vl_logic_vector;
        multiplier02    : in     vl_logic_vector;
        multiplicand03  : in     vl_logic_vector;
        multiplier03    : in     vl_logic_vector;
        multiplicand04  : in     vl_logic_vector;
        multiplier04    : in     vl_logic_vector;
        multiplicand05  : in     vl_logic_vector;
        multiplier05    : in     vl_logic_vector;
        multiplicand06  : in     vl_logic_vector;
        multiplier06    : in     vl_logic_vector;
        multiplicand07  : in     vl_logic_vector;
        multiplier07    : in     vl_logic_vector;
        multiplicand08  : in     vl_logic_vector;
        multiplier08    : in     vl_logic_vector;
        multiplicand09  : in     vl_logic_vector;
        multiplier09    : in     vl_logic_vector;
        result01        : out    vl_logic_vector;
        result02        : out    vl_logic_vector;
        result03        : out    vl_logic_vector;
        result04        : out    vl_logic_vector;
        result05        : out    vl_logic_vector;
        result06        : out    vl_logic_vector;
        result07        : out    vl_logic_vector;
        result08        : out    vl_logic_vector;
        result09        : out    vl_logic_vector
    );
end MUL_ARRAY;
