============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Mar 12 2023  08:07:46 am
  Module:                 scr1_pipe_top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances       15  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances          15  100.00                     82.71  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops               204   97.14                     83.25  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops            204   97.14                         -  
 Total Ungated Flip-flops            6    2.86                         -  
 Register bank width too small       6  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  210  100.00                         -  
--------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     210        210      204 (97.14%) 6 (2.86%)   
-------------------------------------------------------


