Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 808c3a0fc40f425ba700d2cf41827e11 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_sw_cl_behav xil_defaultlib.tb_uart_sw_cl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.baud_tick_gen_default
Compiling module xil_defaultlib.top_uart
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fifo_control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.TOP_uart_fifo
Compiling module xil_defaultlib.rx_done_data
Compiling module xil_defaultlib.uart_CU
Compiling module xil_defaultlib.tb_uart_sw_cl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_sw_cl_behav
