#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c1bf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c2aed0 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0x1c23e40 .functor NOT 1, L_0x1c5bf30, C4<0>, C4<0>, C4<0>;
L_0x1c5bd50 .functor XOR 1, L_0x1c5baa0, L_0x1c5bbf0, C4<0>, C4<0>;
L_0x1c5bec0 .functor XOR 1, L_0x1c5bd50, L_0x1c5bdf0, C4<0>, C4<0>;
v0x1c5a3c0_0 .net *"_ivl_10", 0 0, L_0x1c5bdf0;  1 drivers
v0x1c5a4c0_0 .net *"_ivl_12", 0 0, L_0x1c5bec0;  1 drivers
v0x1c5a5a0_0 .net *"_ivl_2", 0 0, L_0x1c5b9e0;  1 drivers
v0x1c5a660_0 .net *"_ivl_4", 0 0, L_0x1c5baa0;  1 drivers
v0x1c5a740_0 .net *"_ivl_6", 0 0, L_0x1c5bbf0;  1 drivers
v0x1c5a820_0 .net *"_ivl_8", 0 0, L_0x1c5bd50;  1 drivers
v0x1c5a900_0 .var "clk", 0 0;
v0x1c5a9a0_0 .var/2u "stats1", 159 0;
v0x1c5aa60_0 .var/2u "strobe", 0 0;
v0x1c5abb0_0 .net "tb_match", 0 0, L_0x1c5bf30;  1 drivers
v0x1c5ac70_0 .net "tb_mismatch", 0 0, L_0x1c23e40;  1 drivers
v0x1c5ad30_0 .net "wavedrom_enable", 0 0, v0x1c57fd0_0;  1 drivers
v0x1c5ae00_0 .net "wavedrom_title", 511 0, v0x1c58090_0;  1 drivers
v0x1c5aed0_0 .net "x", 0 0, v0x1c58150_0;  1 drivers
v0x1c5af70_0 .net "y", 0 0, v0x1c581f0_0;  1 drivers
v0x1c5b010_0 .net "z_dut", 0 0, L_0x1c5b930;  1 drivers
v0x1c5b0b0_0 .net "z_ref", 0 0, L_0x1c5b250;  1 drivers
L_0x1c5b9e0 .concat [ 1 0 0 0], L_0x1c5b250;
L_0x1c5baa0 .concat [ 1 0 0 0], L_0x1c5b250;
L_0x1c5bbf0 .concat [ 1 0 0 0], L_0x1c5b930;
L_0x1c5bdf0 .concat [ 1 0 0 0], L_0x1c5b250;
L_0x1c5bf30 .cmp/eeq 1, L_0x1c5b9e0, L_0x1c5bec0;
S_0x1c2b060 .scope module, "good1" "reference_module" 3 92, 3 4 0, S_0x1c2aed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c5b1b0 .functor XOR 1, v0x1c58150_0, v0x1c581f0_0, C4<0>, C4<0>;
L_0x1c5b250 .functor NOT 1, L_0x1c5b1b0, C4<0>, C4<0>, C4<0>;
v0x1c24040_0 .net *"_ivl_0", 0 0, L_0x1c5b1b0;  1 drivers
v0x1c240e0_0 .net "x", 0 0, v0x1c58150_0;  alias, 1 drivers
v0x1c1cb40_0 .net "y", 0 0, v0x1c581f0_0;  alias, 1 drivers
v0x1c1ce70_0 .net "z", 0 0, L_0x1c5b250;  alias, 1 drivers
S_0x1c57860 .scope module, "stim1" "stimulus_gen" 3 87, 3 14 0, S_0x1c2aed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1c1d4f0_0 .net "clk", 0 0, v0x1c5a900_0;  1 drivers
v0x1c57fd0_0 .var "wavedrom_enable", 0 0;
v0x1c58090_0 .var "wavedrom_title", 511 0;
v0x1c58150_0 .var "x", 0 0;
v0x1c581f0_0 .var "y", 0 0;
E_0x1c2a6c0/0 .event negedge, v0x1c1d4f0_0;
E_0x1c2a6c0/1 .event posedge, v0x1c1d4f0_0;
E_0x1c2a6c0 .event/or E_0x1c2a6c0/0, E_0x1c2a6c0/1;
E_0x1c2a930 .event negedge, v0x1c1d4f0_0;
E_0x1c2ab80 .event posedge, v0x1c1d4f0_0;
S_0x1c57b50 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0x1c57860;
 .timescale -12 -12;
v0x1c1d190_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c57db0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0x1c57860;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c58340 .scope module, "top_module1" "top_module" 3 97, 4 1 0, S_0x1c2aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1c59ec0_0 .net "x", 0 0, v0x1c58150_0;  alias, 1 drivers
v0x1c59f60_0 .net "xor_result", 0 0, L_0x1c5b880;  1 drivers
v0x1c5a020_0 .net "y", 0 0, v0x1c581f0_0;  alias, 1 drivers
v0x1c5a150_0 .net "z", 0 0, L_0x1c5b930;  alias, 1 drivers
S_0x1c58520 .scope module, "not1" "not_gate" 4 17, 4 53 0, S_0x1c58340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_0x1c5b930 .functor NOT 1, L_0x1c5b880, C4<0>, C4<0>, C4<0>;
v0x1c58790_0 .net "x", 0 0, L_0x1c5b880;  alias, 1 drivers
v0x1c58870_0 .net "z", 0 0, L_0x1c5b930;  alias, 1 drivers
S_0x1c58990 .scope module, "xor1" "xor_gate" 4 10, 4 23 0, S_0x1c58340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c5b3f0 .functor NOT 1, v0x1c581f0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b690 .functor NOT 1, v0x1c58150_0, C4<0>, C4<0>, C4<0>;
v0x1c59a00_0 .net "wire1", 0 0, L_0x1c5b360;  1 drivers
v0x1c59af0_0 .net "wire2", 0 0, L_0x1c5b4f0;  1 drivers
v0x1c59c00_0 .net "x", 0 0, v0x1c58150_0;  alias, 1 drivers
v0x1c59ca0_0 .net "y", 0 0, v0x1c581f0_0;  alias, 1 drivers
v0x1c59d40_0 .net "z", 0 0, L_0x1c5b880;  alias, 1 drivers
S_0x1c58b70 .scope module, "and1" "and_gate" 4 32, 4 61 0, S_0x1c58990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c5b360 .functor AND 1, v0x1c58150_0, L_0x1c5b3f0, C4<1>, C4<1>;
v0x1c58d90_0 .net "x", 0 0, v0x1c58150_0;  alias, 1 drivers
v0x1c58ea0_0 .net "y", 0 0, L_0x1c5b3f0;  1 drivers
v0x1c58f60_0 .net "z", 0 0, L_0x1c5b360;  alias, 1 drivers
S_0x1c59080 .scope module, "and2" "and_gate" 4 39, 4 61 0, S_0x1c58990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c5b4f0 .functor AND 1, L_0x1c5b690, v0x1c581f0_0, C4<1>, C4<1>;
v0x1c59260_0 .net "x", 0 0, L_0x1c5b690;  1 drivers
v0x1c59340_0 .net "y", 0 0, v0x1c581f0_0;  alias, 1 drivers
v0x1c59450_0 .net "z", 0 0, L_0x1c5b4f0;  alias, 1 drivers
S_0x1c59550 .scope module, "or1" "or_gate" 4 46, 4 70 0, S_0x1c58990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c5b880 .functor OR 1, L_0x1c5b360, L_0x1c5b4f0, C4<0>, C4<0>;
v0x1c59760_0 .net "x", 0 0, L_0x1c5b360;  alias, 1 drivers
v0x1c59830_0 .net "y", 0 0, L_0x1c5b4f0;  alias, 1 drivers
v0x1c59900_0 .net "z", 0 0, L_0x1c5b880;  alias, 1 drivers
S_0x1c5a210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_0x1c2aed0;
 .timescale -12 -12;
E_0x1c139f0 .event anyedge, v0x1c5aa60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c5aa60_0;
    %nor/r;
    %assign/vec4 v0x1c5aa60_0, 0;
    %wait E_0x1c139f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c57860;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c581f0_0, 0;
    %assign/vec4 v0x1c58150_0, 0;
    %wait E_0x1c2a930;
    %wait E_0x1c2ab80;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c58150_0, 0;
    %assign/vec4 v0x1c581f0_0, 0;
    %wait E_0x1c2ab80;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c58150_0, 0;
    %assign/vec4 v0x1c581f0_0, 0;
    %wait E_0x1c2ab80;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c58150_0, 0;
    %assign/vec4 v0x1c581f0_0, 0;
    %wait E_0x1c2ab80;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c58150_0, 0;
    %assign/vec4 v0x1c581f0_0, 0;
    %wait E_0x1c2a930;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c57db0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c2a6c0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1c581f0_0, 0;
    %assign/vec4 v0x1c58150_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c2aed0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5aa60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c2aed0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c5a900_0;
    %inv;
    %store/vec4 v0x1c5a900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c2aed0;
T_6 ;
    %vpi_call/w 3 79 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c1d4f0_0, v0x1c5ac70_0, v0x1c5aed0_0, v0x1c5af70_0, v0x1c5b0b0_0, v0x1c5b010_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c2aed0;
T_7 ;
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c2aed0;
T_8 ;
    %wait E_0x1c2a6c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5a9a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9a0_0, 4, 32;
    %load/vec4 v0x1c5abb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5a9a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c5b0b0_0;
    %load/vec4 v0x1c5b0b0_0;
    %load/vec4 v0x1c5b010_0;
    %xor;
    %load/vec4 v0x1c5b0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c5a9a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mt2015_q4b/mt2015_q4b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/mt2015_q4b/iter0/response0/top_module.sv";
