Analysis & Synthesis report for custom_OCRAM
Fri Nov  3 12:17:25 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |custom_OCRAM|avs_to_blockram_converter:avs_to_blockram_converter_inst|avs_to_blockram_converter_CU:CU|present_state
 11. General Register Statistics
 12. Source assignments for blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component|altsyncram_qtp3:auto_generated
 13. Parameter Settings for User Entity Instance: avs_to_blockram_converter:avs_to_blockram_converter_inst
 14. Parameter Settings for User Entity Instance: avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:address_reg
 15. Parameter Settings for User Entity Instance: avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:readdata_reg
 16. Parameter Settings for User Entity Instance: avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg
 17. Parameter Settings for User Entity Instance: blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg"
 20. Port Connectivity Checks: "avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:readdata_reg"
 21. Port Connectivity Checks: "avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:address_reg"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov  3 12:17:25 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; custom_OCRAM                                   ;
; Top-level Entity Name              ; custom_OCRAM                                   ;
; Family                             ; Cyclone 10 LP                                  ;
; Total logic elements               ; 82                                             ;
;     Total combinational functions  ; 6                                              ;
;     Dedicated logic registers      ; 79                                             ;
; Total registers                    ; 79                                             ;
; Total pins                         ; 1                                              ;
; Total virtual pins                 ; 77                                             ;
; Total memory bits                  ; 8,192                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YE144C8G    ;                    ;
; Top-level entity name                                            ; custom_OCRAM       ; custom_OCRAM       ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; hdl/reg.vhd                          ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/reg.vhd                          ;         ;
; hdl/custom_OCRAM.vhd                 ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd                 ;         ;
; hdl/avs_to_blockram_converter_CU.vhd ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/avs_to_blockram_converter_CU.vhd ;         ;
; hdl/avs_to_blockram_converter.vhd    ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/avs_to_blockram_converter.vhd    ;         ;
; hdl/blockram/blockram_1port.vhd      ; yes             ; User Wizard-Generated File   ; /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/blockram/blockram_1port.vhd      ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; aglobal221.inc                       ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_qtp3.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/db/altsyncram_qtp3.tdf               ;         ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 82        ;
;                                             ;           ;
; Total combinational functions               ; 6         ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2         ;
;     -- 3 input functions                    ; 3         ;
;     -- <=2 input functions                  ; 1         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 6         ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 79        ;
;     -- Dedicated logic registers            ; 79        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; Virtual pins                                ; 77        ;
; I/O pins                                    ; 1         ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 111       ;
; Total fan-out                               ; 674       ;
; Average fan-out                             ; 3.44      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name                  ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |custom_OCRAM                                                 ; 6 (0)               ; 79 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 1    ; 77           ; |custom_OCRAM                                                                                                   ; custom_OCRAM                 ; work         ;
;    |avs_to_blockram_converter:avs_to_blockram_converter_inst| ; 6 (0)               ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |custom_OCRAM|avs_to_blockram_converter:avs_to_blockram_converter_inst                                          ; avs_to_blockram_converter    ; work         ;
;       |avs_to_blockram_converter_CU:CU|                       ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |custom_OCRAM|avs_to_blockram_converter:avs_to_blockram_converter_inst|avs_to_blockram_converter_CU:CU          ; avs_to_blockram_converter_CU ; work         ;
;       |reg:address_reg|                                       ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |custom_OCRAM|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:address_reg                          ; reg                          ; work         ;
;       |reg:readdata_reg|                                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |custom_OCRAM|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:readdata_reg                         ; reg                          ; work         ;
;       |reg:writedata_reg|                                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |custom_OCRAM|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg                        ; reg                          ; work         ;
;    |blockram_1port:blockram_1port_inst|                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |custom_OCRAM|blockram_1port:blockram_1port_inst                                                                ; blockram_1port               ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |custom_OCRAM|blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;          |altsyncram_qtp3:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |custom_OCRAM|blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component|altsyncram_qtp3:auto_generated ; altsyncram_qtp3              ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component|altsyncram_qtp3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+---------------------------------+
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |custom_OCRAM|blockram_1port:blockram_1port_inst ; hdl/blockram/blockram_1port.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |custom_OCRAM|avs_to_blockram_converter:avs_to_blockram_converter_inst|avs_to_blockram_converter_CU:CU|present_state                                                                     ;
+---------------------------+--------------------------+---------------------------+-------------------------+------------------------+-------------------------+--------------------+---------------------+
; Name                      ; present_state.read_valid ; present_state.read_wait_2 ; present_state.read_wait ; present_state.read_cmd ; present_state.write_cmd ; present_state.idle ; present_state.reset ;
+---------------------------+--------------------------+---------------------------+-------------------------+------------------------+-------------------------+--------------------+---------------------+
; present_state.reset       ; 0                        ; 0                         ; 0                       ; 0                      ; 0                       ; 0                  ; 0                   ;
; present_state.idle        ; 0                        ; 0                         ; 0                       ; 0                      ; 0                       ; 1                  ; 1                   ;
; present_state.write_cmd   ; 0                        ; 0                         ; 0                       ; 0                      ; 1                       ; 0                  ; 1                   ;
; present_state.read_cmd    ; 0                        ; 0                         ; 0                       ; 1                      ; 0                       ; 0                  ; 1                   ;
; present_state.read_wait   ; 0                        ; 0                         ; 1                       ; 0                      ; 0                       ; 0                  ; 1                   ;
; present_state.read_wait_2 ; 0                        ; 1                         ; 0                       ; 0                      ; 0                       ; 0                  ; 1                   ;
; present_state.read_valid  ; 1                        ; 0                         ; 0                       ; 0                      ; 0                       ; 0                  ; 1                   ;
+---------------------------+--------------------------+---------------------------+-------------------------+------------------------+-------------------------+--------------------+---------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 79    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 72    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component|altsyncram_qtp3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_blockram_converter:avs_to_blockram_converter_inst ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n_address      ; 8     ; Signed Integer                                                               ;
; n_data         ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:address_reg ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:readdata_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_qtp3      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                  ;
; Entity Instance                           ; blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:readdata_reg" ;
+---------+-------+----------+--------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:address_reg" ;
+---------+-------+----------+-------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 78                          ;
; cycloneiii_ff         ; 79                          ;
;     CLR               ; 7                           ;
;     ENA               ; 72                          ;
; cycloneiii_lcell_comb ; 7                           ;
;     normal            ; 7                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 2                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 0.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Fri Nov  3 12:17:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off custom_OCRAM -c custom_OCRAM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file hdl/reg.vhd
    Info (12022): Found design unit 1: reg-behavior File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/reg.vhd Line: 22
    Info (12023): Found entity 1: reg File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/reg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/custom_OCRAM.vhd
    Info (12022): Found design unit 1: custom_OCRAM-rtl File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 25
    Info (12023): Found entity 1: custom_OCRAM File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file hdl/avs_to_blockram_converter_CU.vhd
    Info (12022): Found design unit 1: avs_to_blockram_converter_CU-fsm File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/avs_to_blockram_converter_CU.vhd Line: 27
    Info (12023): Found entity 1: avs_to_blockram_converter_CU File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/avs_to_blockram_converter_CU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/avs_to_blockram_converter.vhd
    Info (12022): Found design unit 1: avs_to_blockram_converter-rtl File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/avs_to_blockram_converter.vhd Line: 35
    Info (12023): Found entity 1: avs_to_blockram_converter File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/avs_to_blockram_converter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/blockram/blockram_1port.vhd
    Info (12022): Found design unit 1: blockram_1port-SYN File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/blockram/blockram_1port.vhd Line: 56
    Info (12023): Found entity 1: blockram_1port File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/blockram/blockram_1port.vhd Line: 43
Info (12127): Elaborating entity "custom_OCRAM" for the top level hierarchy
Info (12128): Elaborating entity "avs_to_blockram_converter" for hierarchy "avs_to_blockram_converter:avs_to_blockram_converter_inst" File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 80
Info (12128): Elaborating entity "avs_to_blockram_converter_CU" for hierarchy "avs_to_blockram_converter:avs_to_blockram_converter_inst|avs_to_blockram_converter_CU:CU" File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/avs_to_blockram_converter.vhd Line: 83
Info (12128): Elaborating entity "reg" for hierarchy "avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:address_reg" File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/avs_to_blockram_converter.vhd Line: 100
Info (12128): Elaborating entity "reg" for hierarchy "avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:readdata_reg" File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/avs_to_blockram_converter.vhd Line: 115
Info (12128): Elaborating entity "blockram_1port" for hierarchy "blockram_1port:blockram_1port_inst" File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 105
Info (12128): Elaborating entity "altsyncram" for hierarchy "blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component" File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/blockram/blockram_1port.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component" File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/blockram/blockram_1port.vhd Line: 63
Info (12133): Instantiated megafunction "blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/blockram/blockram_1port.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qtp3.tdf
    Info (12023): Found entity 1: altsyncram_qtp3 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/db/altsyncram_qtp3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qtp3" for hierarchy "blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component|altsyncram_qtp3:auto_generated" File: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 77 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "avs_readdata[0]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[1]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[2]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[3]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[4]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[5]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[6]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[7]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[8]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[9]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[10]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[11]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[12]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[13]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[14]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[15]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[16]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[17]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[18]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[19]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[20]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[21]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[22]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[23]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[24]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[25]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[26]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[27]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[28]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[29]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[30]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_readdata[31]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 17
    Info (15719): Pin "avs_waitrequest" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 20
    Info (15719): Pin "avs_readdatavalid" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 21
    Info (15718): Pin "avs_write" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 18
    Info (15718): Pin "avs_read" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 16
    Info (15718): Pin "reset_n" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 14
    Info (15718): Pin "avs_writedata[0]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_address[0]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 15
    Info (15718): Pin "avs_address[1]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 15
    Info (15718): Pin "avs_address[2]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 15
    Info (15718): Pin "avs_address[3]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 15
    Info (15718): Pin "avs_address[4]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 15
    Info (15718): Pin "avs_address[5]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 15
    Info (15718): Pin "avs_address[6]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 15
    Info (15718): Pin "avs_address[7]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 15
    Info (15718): Pin "avs_writedata[1]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[2]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[3]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[4]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[5]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[6]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[7]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[8]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[9]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[10]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[11]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[12]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[13]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[14]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[15]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[16]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[17]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[18]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[19]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[20]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[21]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[22]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[23]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[24]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[25]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[26]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[27]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[28]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[29]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[30]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
    Info (15718): Pin "avs_writedata[31]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/custom_OCRAM/hdl/custom_OCRAM.vhd Line: 19
Info (21057): Implemented 152 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 119 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 434 megabytes
    Info: Processing ended: Fri Nov  3 12:17:25 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28


