Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.9.1.119
Mon Aug 21 18:35:58 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.9_x64\ispfpga\bin\nt64\scuba.exe -w -n OSDBootstrap -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ramdq -device LFE5U-25F -addr_width 11 -data_width 16 -num_words 2048 -byte 8 -cascade -1 -memfile c:/lscc/diamond/3.3_x64/examples/flea_ohm_amiga/bootrom1/osdload.txt -memformat hex -writemode NORMAL 
    Circuit name     : OSDBootstrap
    Module type      : RAM_DQ
    Module Version   : 7.5
    Ports            : 
	Inputs       : Clock, ClockEn, Reset, ByteEn[1:0], WE, Address[10:0], Data[15:0]
	Outputs      : Q[15:0]
    I/O buffer       : not inserted
    Memory file      : c:/lscc/diamond/3.3_x64/examples/flea_ohm_amiga/bootrom1/osdload.txt
    EDIF output      : OSDBootstrap.edn
    VHDL output      : OSDBootstrap.vhd
    VHDL template    : OSDBootstrap_tmpl.vhd
    VHDL testbench   : tb_OSDBootstrap_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : OSDBootstrap.srp
    Estimated Resource Usage:
            LUT : 17
            EBR : 2
            Reg : 1

END   SCUBA Module Synthesis

File: OSDBootstrap.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


