
*** Running vivado
    with args -log vga_char.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_char.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vga_char.tcl -notrace
Command: synth_design -top vga_char -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 976.809 ; gain = 235.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_char' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_char.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_clk_gen' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/FPGA_Learning_Journey/Pro/VGA/project_1.runs/synth_1/.Xil/Vivado-21892-DESKTOP-I8GGJRG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/FPGA_Learning_Journey/Pro/VGA/project_1.runs/synth_1/.Xil/Vivado-21892-DESKTOP-I8GGJRG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_clk_gen' (2#1) [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_timing_ctrl' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_timing_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing_ctrl' (3#1) [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_timing_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_image_gen' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:1]
	Parameter CHAR_B_H bound to: 10'b0000111111 
	Parameter CHAR_B_V bound to: 10'b0011010000 
	Parameter CHAR_W bound to: 10'b1000000000 
	Parameter CHAR_H bound to: 10'b0001000000 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter GOLDEN bound to: 16'b1111111011000000 
INFO: [Synth 8-4471] merging register 'char_reg[62][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[61][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[60][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[59][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[58][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[57][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[56][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[55][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[54][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[53][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[52][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[51][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[4][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[3][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[2][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[1][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-4471] merging register 'char_reg[0][0:511]' into 'char_reg[63][0:511]' [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[62] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[61] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[60] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[59] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[58] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[57] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[56] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[55] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[54] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[53] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[52] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[51] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[4] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[3] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[2] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[1] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
WARNING: [Synth 8-6014] Unused sequential element char_reg[0] was removed.  [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:49]
INFO: [Synth 8-6155] done synthesizing module 'vga_image_gen' (4#1) [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_image_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_char' (5#1) [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga_char.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1050.961 ; gain = 309.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1050.961 ; gain = 309.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1050.961 ; gain = 309.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1050.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/VGA/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga_clk_gen_inst/clk_wiz_0_inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/VGA/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga_clk_gen_inst/clk_wiz_0_inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Learning_Journey/Pro/VGAÏÔÊ¾Æ÷×Ö·ûÏÔÊ¾/src/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_char_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_char_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1233.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1233.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1233.406 ; gain = 492.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1233.406 ; gain = 492.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/FPGA_Learning_Journey/Pro/VGA/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/FPGA_Learning_Journey/Pro/VGA/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for vga_clk_gen_inst/clk_wiz_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1233.406 ; gain = 492.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1233.406 ; gain = 492.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |vga_image_gen__GB0 |           1|     32004|
|2     |vga_image_gen__GB1 |           1|      8192|
|3     |vga_image_gen__GB2 |           1|     10143|
|4     |vga_char__GC0      |           1|       395|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	              512 Bit    Registers := 47    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_image_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 47    
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module vga_timing_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[36][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[35][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[34][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[33][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[32][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[31][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[30][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[29][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[8][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[7][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[6][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[5][255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[36][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[35][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[34][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[33][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[32][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[31][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[30][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[29][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[8][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[7][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[6][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[5][254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[36][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[35][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[34][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[33][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[32][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[31][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[30][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[29][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[8][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[7][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[6][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[5][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[36][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[35][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[34][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[33][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[32][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[31][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[30][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[29][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[8][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[7][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[6][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[5][252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[36][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[35][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[34][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[33][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[32][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[31][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[30][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[29][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[8][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[7][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[6][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[5][251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[36][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[35][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[34][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[33][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[32][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[31][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[30][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[29][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[8][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[7][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[6][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[5][250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[36][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[35][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[34][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[33][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[32][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[31][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[30][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[29][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[8][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[7][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[6][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[5][249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[36][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[35][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[34][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[33][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[32][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[31][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[30][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[29][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[8][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[7][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[6][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[5][248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[36][247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[35][247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[34][247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_image_gen_insti_1/\char_reg[33][247] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[0]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[1]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[2]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[3]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[4]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[5]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[6]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[7]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[9]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[10]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[11]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[12]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[13]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'vga_image_gen_insti_3/pix_data_reg[14]' (FDC) to 'vga_image_gen_insti_3/pix_data_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1233.406 ; gain = 492.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |vga_image_gen__GB0 |           1|      1328|
|2     |vga_image_gen__GB2 |           1|       678|
|3     |vga_char__GC0      |           1|       213|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1233.406 ; gain = 492.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1408.109 ; gain = 666.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |vga_char_GT0  |           1|      1791|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1408.109 ; gain = 666.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1408.109 ; gain = 666.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1408.109 ; gain = 666.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1408.109 ; gain = 666.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1408.109 ; gain = 666.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1408.109 ; gain = 666.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1408.109 ; gain = 666.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |LUT2      |    15|
|3     |LUT3      |    37|
|4     |LUT4      |    74|
|5     |LUT5      |   134|
|6     |LUT6      |   461|
|7     |MUXF7     |    89|
|8     |MUXF8     |    15|
|9     |FDCE      |     1|
|10    |FDRE      |    26|
|11    |FDSE      |    10|
|12    |IBUF      |     1|
|13    |OBUF      |    18|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   883|
|2     |  vga_clk_gen_inst     |vga_clk_gen     |     3|
|3     |  vga_image_gen_inst   |vga_image_gen   |     1|
|4     |  vga_timing_ctrl_inst |vga_timing_ctrl |   860|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1408.109 ; gain = 666.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1408.109 ; gain = 484.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1408.109 ; gain = 666.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1408.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1408.109 ; gain = 936.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.109 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/VGA/project_1.runs/synth_1/vga_char.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_char_utilization_synth.rpt -pb vga_char_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 19:19:18 2025...
