{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674660389850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674660389850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 16:26:29 2023 " "Processing started: Wed Jan 25 16:26:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674660389850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1674660389850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab5 -c Ver2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab5 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1674660389850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_85c_slow.vho C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/ simulation " "Generated file Ver2_7_1200mv_85c_slow.vho in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674660391532 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_0c_slow.vho C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/ simulation " "Generated file Ver2_7_1200mv_0c_slow.vho in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674660391868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_min_1200mv_0c_fast.vho C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/ simulation " "Generated file Ver2_min_1200mv_0c_fast.vho in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674660392208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2.vho C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/ simulation " "Generated file Ver2.vho in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674660392552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_85c_vhd_slow.sdo C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/ simulation " "Generated file Ver2_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674660392915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_0c_vhd_slow.sdo C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/ simulation " "Generated file Ver2_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674660393294 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_min_1200mv_0c_vhd_fast.sdo C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/ simulation " "Generated file Ver2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674660393663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_vhd.sdo C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/ simulation " "Generated file Ver2_vhd.sdo in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab5Old/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674660394027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674660394802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 16:26:34 2023 " "Processing ended: Wed Jan 25 16:26:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674660394802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674660394802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674660394802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1674660394802 ""}
