Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Wed Mar 26 13:45:46 2014
| Host         : CRS running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    62 |
| Minimum Number of register sites lost to control set restrictions |   117 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             331 |          115 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             239 |           77 |
| Yes          | No                    | No                     |             442 |          115 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             183 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                       Enable Signal                                                      |                                                    Set/Reset Signal                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push     |                                                                                                                        |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/bus2ip_wrce_int[7]                                                                            | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/reset2ip_reset_int                                 |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I/p_0_out | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/reset2ip_reset_int                                 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                 |                                                                                                                        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                 |                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_quad_spi_0/U0/n_0_SS_O[3]_i_1                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                    |                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/n_0_OTHER_RATIO_GENERATE.Count[4]_i_2                                                         | system_i/axi_quad_spi_0/U0/n_0_OTHER_RATIO_GENERATE.Count[4]_i_1                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                               |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_quad_spi_0/U0/n_0_OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1                                                 |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d11                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/reset2ip_reset_int                                 |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/sr_5_Tx_Empty_i1       | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/tx_Reg_Soft_Reset_op |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r   | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/SPIXfer_done_int_pulse_d1                                                                     |                                                                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_20_out             | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                    |                                                                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/n_0_OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1                                         | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_leds/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                    | system_i/axi_gpio_leds/U0/bus2ip_reset                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_leds/U0/n_0_s_axi_rdata_i[7]_i_1                                                                       | system_i/axi_gpio_leds/U0/bus2ip_reset                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_leds/U0/n_0_Not_Dual.gpio_Data_Out[0]_i_1                                                              | system_i/axi_gpio_leds/U0/bus2ip_reset                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_switches/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                | system_i/axi_gpio_switches/U0/bus2ip_reset                                                                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_switches/U0/n_0_s_axi_rdata_i[7]_i_1                                                                   | system_i/axi_gpio_switches/U0/bus2ip_reset                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/n_0_OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1                                                     | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out           |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg0                    | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/reset2ip_reset_int                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_gpio_leds/U0/gpio_core_1/Read_Reg_Rst                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_gpio_switches/U0/gpio_core_1/Read_Reg_Rst                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/SPIXfer_done_delay                                                                            | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/reset2ip_reset_int                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                   |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/n_0_s_axi_rdata_i[31]_i_1                                                                     | system_i/axi_quad_spi_0/U0/bus2ip_reset_ipif_inverted                                                                  |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                               |                                                                                                                        |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                  |                                                                                                                        |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                              |                                                                                                                        |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                   |                                                                                                                        |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                      |                                                                                                                        |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                 |                                                                                                                        |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r       |                                                                                                                        |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                  |                                                                                                                        |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                        |                                                                                                                        |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                 |                                                                                                                        |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_gpio_switches/U0/bus2ip_reset                                                                             |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_gpio_leds/U0/bus2ip_reset                                                                                 |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in          |                                                                                                                        |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out           |                9 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                        |                                                                                                                        |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_quad_spi_0/U0/bus2ip_reset_ipif_inverted                                                                  |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                              | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                   |               10 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                   |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0         |                                                                                                                        |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/reset2ip_reset_int                                 |               14 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                  |                                                                                                                        |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in          |                                                                                                                        |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/s_axi_awready                                                           |                                                                                                                        |               12 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/s_axi_arready                                                           |                                                                                                                        |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in         |                                                                                                                        |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in         |                                                                                                                        |               11 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                   |               20 |             71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                          |                                                                                                                        |              116 |            332 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


