// Seed: 2149431052
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    output wire id_9,
    output tri1 id_10,
    output uwire id_11,
    input supply1 id_12,
    output wor id_13,
    output tri id_14,
    input tri0 id_15,
    input uwire id_16
);
  wor  id_18 = 1;
  wire id_19;
  assign id_10 = id_5 - 1;
endmodule
module module_1 (
    inout tri1 id_0,
    input wor  id_1
);
  assign id_0 = 1'b0;
  module_0(
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire id_3;
endmodule
