Reading OpenROAD database at '/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-04_12-45-17/40-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/lanh/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/7pjp85bb8s6pxm1bjmnsfwh9ga9bar5b-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 0.78
[INFO] Setting input delay to: 0.78
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 48375 59095 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     131
Number of terminals:      23
Number of snets:          2
Number of nets:           102

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 66.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2656.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 402.
[INFO DRT-0033] via shape region query size = 70.
[INFO DRT-0033] met2 shape region query size = 48.
[INFO DRT-0033] via2 shape region query size = 56.
[INFO DRT-0033] met3 shape region query size = 57.
[INFO DRT-0033] via3 shape region query size = 56.
[INFO DRT-0033] met4 shape region query size = 18.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 192 pins.
[INFO DRT-0081]   Complete 60 unique inst patterns.
[INFO DRT-0084]   Complete 48 groups.
#scanned instances     = 131
#unique  instances     = 66
#stdCellGenAp          = 1496
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 1141
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 286
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 117.76 (MB), peak = 117.76 (MB)

Number of guides:     622

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 217.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 163.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 90.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 16.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 307 vertical wires in 1 frboxes and 179 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 26 vertical wires in 1 frboxes and 48 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.86 (MB), peak = 119.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 120.68 (MB), peak = 120.68 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 128.65 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 128.65 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met3
Metal Spacing        1      2
Short                7      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 490.85 (MB), peak = 490.85 (MB)
Total wire length = 1399 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 691 um.
Total wire length on LAYER met2 = 621 um.
Total wire length on LAYER met3 = 86 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 550.
Up-via summary (total 550):

----------------------
 FR_MASTERSLICE      0
            li1    278
           met1    254
           met2     18
           met3      0
           met4      0
----------------------
                   550


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 503.60 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 505.60 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 509.20 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 510.29 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 511.33 (MB), peak = 511.33 (MB)
Total wire length = 1403 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 694 um.
Total wire length on LAYER met2 = 628 um.
Total wire length on LAYER met3 = 80 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 543.
Up-via summary (total 543):

----------------------
 FR_MASTERSLICE      0
            li1    278
           met1    248
           met2     17
           met3      0
           met4      0
----------------------
                   543


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 511.33 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 511.33 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 511.33 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 511.33 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short                8      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 514.36 (MB), peak = 514.36 (MB)
Total wire length = 1386 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 682 um.
Total wire length on LAYER met2 = 627 um.
Total wire length on LAYER met3 = 77 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 550.
Up-via summary (total 550):

----------------------
 FR_MASTERSLICE      0
            li1    278
           met1    257
           met2     15
           met3      0
           met4      0
----------------------
                   550


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 518.65 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 518.65 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 518.65 (MB), peak = 529.34 (MB)
Total wire length = 1383 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 646 um.
Total wire length on LAYER met2 = 615 um.
Total wire length on LAYER met3 = 122 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 553.
Up-via summary (total 553):

----------------------
 FR_MASTERSLICE      0
            li1    278
           met1    253
           met2     22
           met3      0
           met4      0
----------------------
                   553


[INFO DRT-0198] Complete detail routing.
Total wire length = 1383 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 646 um.
Total wire length on LAYER met2 = 615 um.
Total wire length on LAYER met3 = 122 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 553.
Up-via summary (total 553):

----------------------
 FR_MASTERSLICE      0
            li1    278
           met1    253
           met2     22
           met3      0
           met4      0
----------------------
                   553


[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:02, memory = 518.65 (MB), peak = 529.34 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-04_12-45-17/42-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-04_12-45-17/42-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-04_12-45-17/42-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-04_12-45-17/42-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-04_12-45-17/42-openroad-detailedrouting/counter.sdc'…
