#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561783e10650 .scope module, "tb_gpio_example_system" "tb_gpio_example_system" 2 11;
 .timescale -9 -12;
v0x561783ead3d0_0 .net "axi_debug_data", 31 0, v0x561783e73910_0;  1 drivers
v0x561783ead500_0 .net "axi_debug_valid", 0 0, v0x561783e745d0_0;  1 drivers
v0x561783ead610_0 .var "buttons", 3 0;
v0x561783ead6b0_0 .net "leds", 7 0, L_0x561783e6be40;  1 drivers
v0x561783ead750_0 .var "sys_clk", 0 0;
v0x561783ead840_0 .var "sys_resetn", 0 0;
S_0x561783e4ab60 .scope module, "dut" "gpio_example_system" 2 30, 3 13 0, S_0x561783e10650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_resetn";
    .port_info 2 /OUTPUT 8 "leds";
    .port_info 3 /INPUT 4 "buttons";
    .port_info 4 /OUTPUT 32 "axi_debug_data";
    .port_info 5 /OUTPUT 1 "axi_debug_valid";
P_0x561783e4ad40 .param/l "ADDR_WIDTH" 1 3 33, +C4<00000000000000000000000000000100>;
P_0x561783e4ad80 .param/l "GPIO_WIDTH_CH0" 1 3 30, +C4<00000000000000000000000000001000>;
P_0x561783e4adc0 .param/l "GPIO_WIDTH_CH1" 1 3 31, +C4<00000000000000000000000000000100>;
P_0x561783e4ae00 .param/l "NUM_CHANNELS" 1 3 32, +C4<00000000000000000000000000000010>;
P_0x561783e4ae40 .param/l "SYS_CLK_FREQ" 0 3 14, +C4<00000101111101011110000100000000>;
L_0x561783e6be40 .functor BUFZ 8, L_0x561783eadca0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561783e71b20 .functor BUFZ 4, v0x561783ead610_0, C4<0000>, C4<0000>, C4<0000>;
v0x561783eab670_0 .net "axi_debug_data", 31 0, v0x561783e73910_0;  alias, 1 drivers
v0x561783eab780_0 .net "axi_debug_valid", 0 0, v0x561783e745d0_0;  alias, 1 drivers
v0x561783eab850_0 .net "buttons", 3 0, v0x561783ead610_0;  1 drivers
v0x561783eab920_0 .net "gpio2_io_i", 3 0, L_0x561783e71b20;  1 drivers
v0x561783eab9f0_0 .net "gpio2_io_o", 3 0, L_0x561783eada70;  1 drivers
v0x561783eaba90_0 .net "gpio2_io_t", 3 0, L_0x561783e72780;  1 drivers
L_0x7f06629b7018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561783eabb60_0 .net "gpio_io_i", 7 0, L_0x7f06629b7018;  1 drivers
v0x561783eabc30_0 .net "gpio_io_o", 7 0, L_0x561783eadca0;  1 drivers
v0x561783eabd00_0 .net "gpio_io_t", 7 0, L_0x561783e737b0;  1 drivers
v0x561783eabdd0_0 .net "leds", 7 0, L_0x561783e6be40;  alias, 1 drivers
v0x561783eabe90_0 .net "s_axi_araddr", 3 0, v0x561783ea7110_0;  1 drivers
v0x561783eabf50_0 .net "s_axi_arprot", 2 0, v0x561783ea71f0_0;  1 drivers
v0x561783eac060_0 .net "s_axi_arready", 0 0, L_0x561783eadef0;  1 drivers
v0x561783eac150_0 .net "s_axi_arvalid", 0 0, v0x561783ea7390_0;  1 drivers
v0x561783eac240_0 .net "s_axi_awaddr", 3 0, v0x561783ea7450_0;  1 drivers
v0x561783eac350_0 .net "s_axi_awprot", 2 0, v0x561783ea7530_0;  1 drivers
v0x561783eac460_0 .net "s_axi_awready", 0 0, L_0x561783e74470;  1 drivers
v0x561783eac550_0 .net "s_axi_awvalid", 0 0, v0x561783ea76d0_0;  1 drivers
v0x561783eac640_0 .net "s_axi_bready", 0 0, v0x561783ea7790_0;  1 drivers
v0x561783eac730_0 .net "s_axi_bresp", 1 0, L_0x561783e8a940;  1 drivers
v0x561783eac840_0 .net "s_axi_bvalid", 0 0, L_0x561783eade80;  1 drivers
v0x561783eac930_0 .net "s_axi_rdata", 31 0, L_0x561783eadfa0;  1 drivers
v0x561783eaca40_0 .net "s_axi_rready", 0 0, v0x561783ea7ad0_0;  1 drivers
v0x561783eacb30_0 .net "s_axi_rresp", 1 0, L_0x561783eae010;  1 drivers
v0x561783eacc40_0 .net "s_axi_rvalid", 0 0, L_0x561783eae0d0;  1 drivers
v0x561783eacd30_0 .net "s_axi_wdata", 31 0, v0x561783ea7d30_0;  1 drivers
v0x561783eace40_0 .net "s_axi_wready", 0 0, L_0x561783e77940;  1 drivers
v0x561783eacf30_0 .net "s_axi_wstrb", 3 0, v0x561783ea7ed0_0;  1 drivers
v0x561783ead040_0 .net "s_axi_wvalid", 0 0, v0x561783ea7fb0_0;  1 drivers
v0x561783ead130_0 .net "sys_clk", 0 0, v0x561783ead750_0;  1 drivers
v0x561783ead220_0 .net "sys_resetn", 0 0, v0x561783ead840_0;  1 drivers
S_0x561783e60940 .scope module, "axi_master" "simple_axi_master" 3 118, 3 158 0, S_0x561783e4ab60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /OUTPUT 4 "m_axi_awaddr";
    .port_info 3 /OUTPUT 3 "m_axi_awprot";
    .port_info 4 /OUTPUT 1 "m_axi_awvalid";
    .port_info 5 /INPUT 1 "m_axi_awready";
    .port_info 6 /OUTPUT 32 "m_axi_wdata";
    .port_info 7 /OUTPUT 4 "m_axi_wstrb";
    .port_info 8 /OUTPUT 1 "m_axi_wvalid";
    .port_info 9 /INPUT 1 "m_axi_wready";
    .port_info 10 /INPUT 2 "m_axi_bresp";
    .port_info 11 /INPUT 1 "m_axi_bvalid";
    .port_info 12 /OUTPUT 1 "m_axi_bready";
    .port_info 13 /OUTPUT 4 "m_axi_araddr";
    .port_info 14 /OUTPUT 3 "m_axi_arprot";
    .port_info 15 /OUTPUT 1 "m_axi_arvalid";
    .port_info 16 /INPUT 1 "m_axi_arready";
    .port_info 17 /INPUT 32 "m_axi_rdata";
    .port_info 18 /INPUT 2 "m_axi_rresp";
    .port_info 19 /INPUT 1 "m_axi_rvalid";
    .port_info 20 /OUTPUT 1 "m_axi_rready";
    .port_info 21 /OUTPUT 32 "debug_data";
    .port_info 22 /OUTPUT 1 "debug_valid";
P_0x561783e406f0 .param/l "ADDR_WIDTH" 0 3 159, +C4<00000000000000000000000000000100>;
P_0x561783e40730 .param/l "CH0_DATA_REG" 1 3 191, C4<0000>;
P_0x561783e40770 .param/l "CH0_DIR_REG" 1 3 192, C4<0100>;
P_0x561783e407b0 .param/l "CH1_DATA_REG" 1 3 193, C4<1000>;
P_0x561783e407f0 .param/l "CH1_DIR_REG" 1 3 194, C4<1100>;
P_0x561783e40830 .param/l "STATE_INIT_BTN_DIR" 1 3 199, +C4<00000000000000000000000000000010>;
P_0x561783e40870 .param/l "STATE_INIT_LED_DIR" 1 3 198, +C4<00000000000000000000000000000001>;
P_0x561783e408b0 .param/l "STATE_READ_BUTTONS" 1 3 200, +C4<00000000000000000000000000000011>;
P_0x561783e408f0 .param/l "STATE_RESET" 1 3 197, +C4<00000000000000000000000000000000>;
P_0x561783e40930 .param/l "STATE_UPDATE_LEDS" 1 3 201, +C4<00000000000000000000000000000100>;
P_0x561783e40970 .param/l "STATE_WAIT" 1 3 202, +C4<00000000000000000000000000000101>;
v0x561783e6bfa0_0 .net "aclk", 0 0, v0x561783ead750_0;  alias, 1 drivers
v0x561783e71c40_0 .net "aresetn", 0 0, v0x561783ead840_0;  alias, 1 drivers
v0x561783e728e0_0 .var "button_data", 31 0;
v0x561783e73910_0 .var "debug_data", 31 0;
v0x561783e745d0_0 .var "debug_valid", 0 0;
v0x561783e77a60_0 .var "led_pattern", 7 0;
v0x561783ea7110_0 .var "m_axi_araddr", 3 0;
v0x561783ea71f0_0 .var "m_axi_arprot", 2 0;
v0x561783ea72d0_0 .net "m_axi_arready", 0 0, L_0x561783eadef0;  alias, 1 drivers
v0x561783ea7390_0 .var "m_axi_arvalid", 0 0;
v0x561783ea7450_0 .var "m_axi_awaddr", 3 0;
v0x561783ea7530_0 .var "m_axi_awprot", 2 0;
v0x561783ea7610_0 .net "m_axi_awready", 0 0, L_0x561783e74470;  alias, 1 drivers
v0x561783ea76d0_0 .var "m_axi_awvalid", 0 0;
v0x561783ea7790_0 .var "m_axi_bready", 0 0;
v0x561783ea7850_0 .net "m_axi_bresp", 1 0, L_0x561783e8a940;  alias, 1 drivers
v0x561783ea7930_0 .net "m_axi_bvalid", 0 0, L_0x561783eade80;  alias, 1 drivers
v0x561783ea79f0_0 .net "m_axi_rdata", 31 0, L_0x561783eadfa0;  alias, 1 drivers
v0x561783ea7ad0_0 .var "m_axi_rready", 0 0;
v0x561783ea7b90_0 .net "m_axi_rresp", 1 0, L_0x561783eae010;  alias, 1 drivers
v0x561783ea7c70_0 .net "m_axi_rvalid", 0 0, L_0x561783eae0d0;  alias, 1 drivers
v0x561783ea7d30_0 .var "m_axi_wdata", 31 0;
v0x561783ea7e10_0 .net "m_axi_wready", 0 0, L_0x561783e77940;  alias, 1 drivers
v0x561783ea7ed0_0 .var "m_axi_wstrb", 3 0;
v0x561783ea7fb0_0 .var "m_axi_wvalid", 0 0;
v0x561783ea8070_0 .var "state", 2 0;
v0x561783ea8150_0 .var "wait_counter", 23 0;
E_0x561783e15930 .event posedge, v0x561783e6bfa0_0;
E_0x561783e15be0 .event anyedge, v0x561783e728e0_0;
S_0x561783ea8510 .scope module, "gpio_ip" "axi_lite_gpio" 3 77, 4 18 0, S_0x561783e4ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 4 "s_axi_awaddr";
    .port_info 3 /INPUT 3 "s_axi_awprot";
    .port_info 4 /INPUT 1 "s_axi_awvalid";
    .port_info 5 /OUTPUT 1 "s_axi_awready";
    .port_info 6 /INPUT 32 "s_axi_wdata";
    .port_info 7 /INPUT 4 "s_axi_wstrb";
    .port_info 8 /INPUT 1 "s_axi_wvalid";
    .port_info 9 /OUTPUT 1 "s_axi_wready";
    .port_info 10 /OUTPUT 2 "s_axi_bresp";
    .port_info 11 /OUTPUT 1 "s_axi_bvalid";
    .port_info 12 /INPUT 1 "s_axi_bready";
    .port_info 13 /INPUT 4 "s_axi_araddr";
    .port_info 14 /INPUT 3 "s_axi_arprot";
    .port_info 15 /INPUT 1 "s_axi_arvalid";
    .port_info 16 /OUTPUT 1 "s_axi_arready";
    .port_info 17 /OUTPUT 32 "s_axi_rdata";
    .port_info 18 /OUTPUT 2 "s_axi_rresp";
    .port_info 19 /OUTPUT 1 "s_axi_rvalid";
    .port_info 20 /INPUT 1 "s_axi_rready";
    .port_info 21 /INPUT 8 "gpio_io_i";
    .port_info 22 /OUTPUT 8 "gpio_io_o";
    .port_info 23 /OUTPUT 8 "gpio_io_t";
    .port_info 24 /INPUT 4 "gpio2_io_i";
    .port_info 25 /OUTPUT 4 "gpio2_io_o";
    .port_info 26 /OUTPUT 4 "gpio2_io_t";
P_0x561783e80090 .param/l "ADDR_WIDTH" 0 4 22, +C4<00000000000000000000000000000100>;
P_0x561783e800d0 .param/l "GPIO_WIDTH_CH0" 0 4 19, +C4<00000000000000000000000000001000>;
P_0x561783e80110 .param/l "GPIO_WIDTH_CH1" 0 4 20, +C4<00000000000000000000000000000100>;
P_0x561783e80150 .param/l "NUM_CHANNELS" 0 4 21, +C4<00000000000000000000000000000010>;
L_0x561783e737b0 .functor NOT 8, L_0x561783eadd40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561783e74470 .functor BUFZ 1, v0x561783ea94c0_0, C4<0>, C4<0>, C4<0>;
L_0x561783e77940 .functor BUFZ 1, v0x561783ea99a0_0, C4<0>, C4<0>, C4<0>;
L_0x561783e8a940 .functor BUFZ 2, v0x561783ea9580_0, C4<00>, C4<00>, C4<00>;
L_0x561783eade80 .functor BUFZ 1, v0x561783ea9660_0, C4<0>, C4<0>, C4<0>;
L_0x561783eadef0 .functor BUFZ 1, v0x561783ea9320_0, C4<0>, C4<0>, C4<0>;
L_0x561783eadfa0 .functor BUFZ 32, v0x561783ea9720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561783eae010 .functor BUFZ 2, v0x561783ea9800_0, C4<00>, C4<00>, C4<00>;
L_0x561783eae0d0 .functor BUFZ 1, v0x561783ea98e0_0, C4<0>, C4<0>, C4<0>;
v0x561783ea8e00_0 .net *"_ivl_5", 7 0, L_0x561783eadd40;  1 drivers
v0x561783ea8f00_0 .net "aclk", 0 0, v0x561783ead750_0;  alias, 1 drivers
v0x561783ea8ff0_0 .var "ar_addr_valid", 0 0;
v0x561783ea90c0_0 .net "aresetn", 0 0, v0x561783ead840_0;  alias, 1 drivers
v0x561783ea9190_0 .var "aw_data_valid", 0 0;
v0x561783ea9280_0 .var "axi_araddr", 3 0;
v0x561783ea9320_0 .var "axi_arready", 0 0;
v0x561783ea93e0_0 .var "axi_awaddr", 3 0;
v0x561783ea94c0_0 .var "axi_awready", 0 0;
v0x561783ea9580_0 .var "axi_bresp", 1 0;
v0x561783ea9660_0 .var "axi_bvalid", 0 0;
v0x561783ea9720_0 .var "axi_rdata", 31 0;
v0x561783ea9800_0 .var "axi_rresp", 1 0;
v0x561783ea98e0_0 .var "axi_rvalid", 0 0;
v0x561783ea99a0_0 .var "axi_wready", 0 0;
v0x561783ea9a60_0 .net "gpio2_io_i", 3 0, L_0x561783e71b20;  alias, 1 drivers
v0x561783ea9b40_0 .net "gpio2_io_o", 3 0, L_0x561783eada70;  alias, 1 drivers
v0x561783ea9d30_0 .net "gpio2_io_t", 3 0, L_0x561783e72780;  alias, 1 drivers
v0x561783ea9e10_0 .var "gpio_data_ch0_reg", 31 0;
v0x561783ea9ef0_0 .var "gpio_data_ch1_reg", 31 0;
v0x561783ea9fd0_0 .var "gpio_dir_ch0_reg", 31 0;
v0x561783eaa0b0_0 .var "gpio_dir_ch1_reg", 31 0;
v0x561783eaa190_0 .net "gpio_io_i", 7 0, L_0x7f06629b7018;  alias, 1 drivers
v0x561783eaa270_0 .net "gpio_io_o", 7 0, L_0x561783eadca0;  alias, 1 drivers
v0x561783eaa350_0 .net "gpio_io_t", 7 0, L_0x561783e737b0;  alias, 1 drivers
v0x561783eaa430_0 .var/i "i", 31 0;
v0x561783eaa510_0 .net "s_axi_araddr", 3 0, v0x561783ea7110_0;  alias, 1 drivers
v0x561783eaa5d0_0 .net "s_axi_arprot", 2 0, v0x561783ea71f0_0;  alias, 1 drivers
v0x561783eaa6a0_0 .net "s_axi_arready", 0 0, L_0x561783eadef0;  alias, 1 drivers
v0x561783eaa770_0 .net "s_axi_arvalid", 0 0, v0x561783ea7390_0;  alias, 1 drivers
v0x561783eaa840_0 .net "s_axi_awaddr", 3 0, v0x561783ea7450_0;  alias, 1 drivers
v0x561783eaa910_0 .net "s_axi_awprot", 2 0, v0x561783ea7530_0;  alias, 1 drivers
v0x561783eaa9e0_0 .net "s_axi_awready", 0 0, L_0x561783e74470;  alias, 1 drivers
v0x561783eaaab0_0 .net "s_axi_awvalid", 0 0, v0x561783ea76d0_0;  alias, 1 drivers
v0x561783eaab80_0 .net "s_axi_bready", 0 0, v0x561783ea7790_0;  alias, 1 drivers
v0x561783eaac50_0 .net "s_axi_bresp", 1 0, L_0x561783e8a940;  alias, 1 drivers
v0x561783eaad20_0 .net "s_axi_bvalid", 0 0, L_0x561783eade80;  alias, 1 drivers
v0x561783eaadf0_0 .net "s_axi_rdata", 31 0, L_0x561783eadfa0;  alias, 1 drivers
v0x561783eaaec0_0 .net "s_axi_rready", 0 0, v0x561783ea7ad0_0;  alias, 1 drivers
v0x561783eaaf90_0 .net "s_axi_rresp", 1 0, L_0x561783eae010;  alias, 1 drivers
v0x561783eab060_0 .net "s_axi_rvalid", 0 0, L_0x561783eae0d0;  alias, 1 drivers
v0x561783eab130_0 .net "s_axi_wdata", 31 0, v0x561783ea7d30_0;  alias, 1 drivers
v0x561783eab200_0 .net "s_axi_wready", 0 0, L_0x561783e77940;  alias, 1 drivers
v0x561783eab2d0_0 .net "s_axi_wstrb", 3 0, v0x561783ea7ed0_0;  alias, 1 drivers
v0x561783eab3a0_0 .net "s_axi_wvalid", 0 0, v0x561783ea7fb0_0;  alias, 1 drivers
L_0x561783eada70 .part v0x561783ea9ef0_0, 0, 4;
L_0x561783eadb60 .part v0x561783eaa0b0_0, 0, 4;
L_0x561783eadca0 .part v0x561783ea9e10_0, 0, 8;
L_0x561783eadd40 .part v0x561783ea9fd0_0, 0, 8;
S_0x561783ea8b20 .scope generate, "gen_gpio2_channel" "gen_gpio2_channel" 4 309, 4 309 0, S_0x561783ea8510;
 .timescale 0 0;
L_0x561783e72780 .functor NOT 4, L_0x561783eadb60, C4<0000>, C4<0000>, C4<0000>;
v0x561783ea8d00_0 .net *"_ivl_1", 3 0, L_0x561783eadb60;  1 drivers
    .scope S_0x561783ea8510;
T_0 ;
    %end;
    .thread T_0;
    .scope S_0x561783ea8510;
T_1 ;
    %wait E_0x561783e15930;
    %load/vec4 v0x561783ea90c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea94c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561783ea93e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea9190_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561783ea94c0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v0x561783eaaab0_0;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x561783eab3a0_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea94c0_0, 0;
    %load/vec4 v0x561783eaa840_0;
    %assign/vec4 v0x561783ea93e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea9190_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea94c0_0, 0;
    %load/vec4 v0x561783ea9660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v0x561783eaab80_0;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea9190_0, 0;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561783ea8510;
T_2 ;
    %wait E_0x561783e15930;
    %load/vec4 v0x561783ea90c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea99a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561783ea99a0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.5, 10;
    %load/vec4 v0x561783eab3a0_0;
    %and;
T_2.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x561783eaaab0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea99a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea99a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561783ea8510;
T_3 ;
    %wait E_0x561783e15930;
    %load/vec4 v0x561783ea90c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea9e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea9fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea9ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783eaa0b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561783ea9190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x561783ea9660_0;
    %inv;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561783ea93e0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9e10_0, 4, 5;
T_3.10 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9e10_0, 4, 5;
T_3.12 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.17, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9e10_0, 4, 5;
T_3.15 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.20, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9e10_0, 4, 5;
T_3.18 ;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.21, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9fd0_0, 4, 5;
T_3.21 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.25, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9fd0_0, 4, 5;
T_3.23 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.28, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9fd0_0, 4, 5;
T_3.26 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.31, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.29, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9fd0_0, 4, 5;
T_3.29 ;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9ef0_0, 4, 5;
T_3.32 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.36, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9ef0_0, 4, 5;
T_3.34 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.39, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.37, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9ef0_0, 4, 5;
T_3.37 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.42, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.40, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9ef0_0, 4, 5;
T_3.40 ;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.43, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783eaa0b0_0, 4, 5;
T_3.43 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.47, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.47;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.45, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783eaa0b0_0, 4, 5;
T_3.45 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.50, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783eaa0b0_0, 4, 5;
T_3.48 ;
    %load/vec4 v0x561783eab2d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.53, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.51, 8;
    %load/vec4 v0x561783eab130_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783eaa0b0_0, 4, 5;
T_3.51 ;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561783ea8510;
T_4 ;
    %wait E_0x561783e15930;
    %load/vec4 v0x561783ea90c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea9660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561783ea9580_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561783ea9190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x561783ea9660_0;
    %inv;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea9660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561783ea9580_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x561783eaab80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v0x561783ea9660_0;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea9660_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561783ea8510;
T_5 ;
    %wait E_0x561783e15930;
    %load/vec4 v0x561783ea90c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea9320_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561783ea9280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea8ff0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561783ea9320_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x561783eaa770_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea9320_0, 0;
    %load/vec4 v0x561783eaa510_0;
    %assign/vec4 v0x561783ea9280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea8ff0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea9320_0, 0;
    %load/vec4 v0x561783ea98e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x561783eaaec0_0;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea8ff0_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561783ea8510;
T_6 ;
    %wait E_0x561783e15930;
    %load/vec4 v0x561783ea90c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea98e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561783ea9800_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x561783ea8ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x561783ea98e0_0;
    %inv;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea98e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561783ea9800_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x561783ea98e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0x561783eaaec0_0;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea98e0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561783ea8510;
T_7 ;
    %wait E_0x561783e15930;
    %load/vec4 v0x561783ea90c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea9720_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561783ea8ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x561783ea98e0_0;
    %inv;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x561783ea9280_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea9720_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561783eaa430_0, 0, 32;
T_7.10 ;
    %load/vec4 v0x561783eaa430_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.11, 5;
    %load/vec4 v0x561783eaa430_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v0x561783ea9fd0_0;
    %load/vec4 v0x561783eaa430_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_7.14, 8;
    %load/vec4 v0x561783ea9e10_0;
    %load/vec4 v0x561783eaa430_0;
    %part/s 1;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %load/vec4 v0x561783eaa190_0;
    %load/vec4 v0x561783eaa430_0;
    %part/s 1;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x561783eaa430_0;
    %assign/vec4/off/d v0x561783ea9720_0, 4, 5;
T_7.12 ;
    %load/vec4 v0x561783eaa430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561783eaa430_0, 0, 32;
    %jmp T_7.10;
T_7.11 ;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea9720_0, 0;
    %load/vec4 v0x561783ea9fd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9720_0, 4, 5;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea9720_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561783eaa430_0, 0, 32;
T_7.16 ;
    %load/vec4 v0x561783eaa430_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x561783eaa430_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz  T_7.18, 5;
    %load/vec4 v0x561783eaa0b0_0;
    %load/vec4 v0x561783eaa430_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_7.20, 8;
    %load/vec4 v0x561783ea9ef0_0;
    %load/vec4 v0x561783eaa430_0;
    %part/s 1;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %load/vec4 v0x561783ea9a60_0;
    %load/vec4 v0x561783eaa430_0;
    %part/s 1;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x561783eaa430_0;
    %assign/vec4/off/d v0x561783ea9720_0, 4, 5;
T_7.18 ;
    %load/vec4 v0x561783eaa430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561783eaa430_0, 0, 32;
    %jmp T_7.16;
T_7.17 ;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea9720_0, 0;
    %load/vec4 v0x561783eaa0b0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561783ea9720_0, 4, 5;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561783e60940;
T_8 ;
    %wait E_0x561783e15be0;
    %load/vec4 v0x561783e728e0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561783e77a60_0, 0, 8;
    %jmp T_8.7;
T_8.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x561783e77a60_0, 0, 8;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x561783e77a60_0, 0, 8;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x561783e77a60_0, 0, 8;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x561783e77a60_0, 0, 8;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x561783e77a60_0, 0, 8;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x561783e77a60_0, 0, 8;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561783e60940;
T_9 ;
    %wait E_0x561783e15930;
    %load/vec4 v0x561783e71c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561783ea8070_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561783ea8150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783e728e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783e73910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783e745d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561783ea7450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561783ea7530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea76d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea7d30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561783ea7ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7790_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561783ea7110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561783ea71f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7ad0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783e745d0_0, 0;
    %load/vec4 v0x561783ea8070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x561783ea8150_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %jmp/0xz  T_9.9, 5;
    %load/vec4 v0x561783ea8150_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x561783ea8150_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561783ea8150_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561783ea8070_0, 0;
T_9.10 ;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x561783ea76d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.13, 9;
    %load/vec4 v0x561783ea7fb0_0;
    %nor/r;
    %and;
T_9.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561783ea7450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561783ea7530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea76d0_0, 0;
    %pushi/vec4 255, 0, 32;
    %assign/vec4 v0x561783ea7d30_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561783ea7ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea7fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea7790_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0x561783ea7930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.16, 9;
    %load/vec4 v0x561783ea7790_0;
    %and;
T_9.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea76d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7790_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561783ea8070_0, 0;
T_9.14 ;
T_9.12 ;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x561783ea76d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.19, 9;
    %load/vec4 v0x561783ea7fb0_0;
    %nor/r;
    %and;
T_9.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x561783ea7450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561783ea7530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea76d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561783ea7d30_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561783ea7ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea7fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea7790_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v0x561783ea7930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.22, 9;
    %load/vec4 v0x561783ea7790_0;
    %and;
T_9.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea76d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7790_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561783ea8070_0, 0;
T_9.20 ;
T_9.18 ;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x561783ea7390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.23, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561783ea7110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561783ea71f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea7390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea7ad0_0, 0;
    %jmp T_9.24;
T_9.23 ;
    %load/vec4 v0x561783ea7c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.27, 9;
    %load/vec4 v0x561783ea7ad0_0;
    %and;
T_9.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %load/vec4 v0x561783ea79f0_0;
    %assign/vec4 v0x561783e728e0_0, 0;
    %load/vec4 v0x561783ea79f0_0;
    %assign/vec4 v0x561783e73910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783e745d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7ad0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561783ea8070_0, 0;
T_9.25 ;
T_9.24 ;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x561783ea76d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.30, 9;
    %load/vec4 v0x561783ea7fb0_0;
    %nor/r;
    %and;
T_9.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561783ea7450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561783ea7530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea76d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x561783e77a60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561783ea7d30_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561783ea7ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea7fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561783ea7790_0, 0;
    %jmp T_9.29;
T_9.28 ;
    %load/vec4 v0x561783ea7930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.33, 9;
    %load/vec4 v0x561783ea7790_0;
    %and;
T_9.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea76d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561783ea7790_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561783ea8070_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561783ea8150_0, 0;
T_9.31 ;
T_9.29 ;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x561783ea8150_0;
    %pad/u 32;
    %cmpi/u 1000000, 0, 32;
    %jmp/0xz  T_9.34, 5;
    %load/vec4 v0x561783ea8150_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x561783ea8150_0, 0;
    %jmp T_9.35;
T_9.34 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561783ea8150_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561783ea8070_0, 0;
T_9.35 ;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561783e10650;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561783ead750_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x561783ead750_0;
    %inv;
    %store/vec4 v0x561783ead750_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x561783e10650;
T_11 ;
    %vpi_call 2 41 "$display", "========================================" {0 0 0};
    %vpi_call 2 42 "$display", "Starting GPIO Example System Testbench" {0 0 0};
    %vpi_call 2 43 "$display", "========================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561783ead840_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561783ead610_0, 0, 4;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561783ead840_0, 0, 1;
    %vpi_call 2 52 "$display", "System reset released" {0 0 0};
    %delay 50000000, 0;
    %vpi_call 2 56 "$display", "System initialization complete" {0 0 0};
    %vpi_call 2 59 "$display", "\012--- Testing Button Combinations ---" {0 0 0};
    %vpi_call 2 62 "$display", "Testing single button presses..." {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561783ead610_0, 0, 4;
    %delay 100000000, 0;
    %vpi_call 2 65 "$display", "Button[0] pressed - LEDs: %b (expected: 00000001)", v0x561783ead6b0_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561783ead610_0, 0, 4;
    %delay 100000000, 0;
    %vpi_call 2 69 "$display", "Button[1] pressed - LEDs: %b (expected: 00000011)", v0x561783ead6b0_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561783ead610_0, 0, 4;
    %delay 100000000, 0;
    %vpi_call 2 73 "$display", "Button[2] pressed - LEDs: %b (expected: 00001111)", v0x561783ead6b0_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561783ead610_0, 0, 4;
    %delay 100000000, 0;
    %vpi_call 2 77 "$display", "Button[3] pressed - LEDs: %b (expected: 11111111)", v0x561783ead6b0_0 {0 0 0};
    %vpi_call 2 80 "$display", "Testing button combinations..." {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561783ead610_0, 0, 4;
    %delay 100000000, 0;
    %vpi_call 2 83 "$display", "Buttons[0,1] pressed - LEDs: %b (expected: 10101010)", v0x561783ead6b0_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x561783ead610_0, 0, 4;
    %delay 100000000, 0;
    %vpi_call 2 87 "$display", "Buttons[2,3] pressed - LEDs: %b (expected: 11110000)", v0x561783ead6b0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561783ead610_0, 0, 4;
    %delay 100000000, 0;
    %vpi_call 2 92 "$display", "No buttons pressed - LEDs: %b (expected: 00000000)", v0x561783ead6b0_0 {0 0 0};
    %vpi_call 2 95 "$display", "\012Testing rapid button changes..." {0 0 0};
    %pushi/vec4 10, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 97 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pad/u 4;
    %store/vec4 v0x561783ead610_0, 0, 4;
    %delay 50000000, 0;
    %vpi_call 2 99 "$display", "Random buttons: %b - LEDs: %b", v0x561783ead610_0, v0x561783ead6b0_0 {0 0 0};
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %vpi_call 2 102 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 103 "$display", "Example System Test Complete" {0 0 0};
    %vpi_call 2 104 "$display", "========================================" {0 0 0};
    %delay 100000000, 0;
    %vpi_call 2 107 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x561783e10650;
T_12 ;
    %wait E_0x561783e15930;
    %load/vec4 v0x561783ead500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 113 "$display", "AXI Debug: Button data read = 0x%h", v0x561783ead3d0_0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561783e10650;
T_13 ;
    %delay 705032704, 1;
    %vpi_call 2 120 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x561783e10650;
T_14 ;
    %vpi_call 2 126 "$dumpfile", "tb_gpio_example_system.vcd" {0 0 0};
    %vpi_call 2 127 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561783e10650 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "../examples/tb_gpio_example_system.v";
    "../examples/gpio_example_system.v";
    "../rtl/axi_lite_gpio.v";
