

================================================================
== Vitis HLS Report for 'implement'
================================================================
* Date:           Tue Apr 30 21:47:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.541 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NSort_main_Loop  |        ?|        ?|   10 ~ 28|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 13 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 12 
12 --> 7 
13 --> 14 
14 --> 15 19 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%id = alloca i32 1" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 22 'alloca' 'id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%noVars_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %noVars"   --->   Operation 23 'read' 'noVars_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln125_loc = alloca i64 1"   --->   Operation 24 'alloca' 'zext_ln125_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_2_loc = alloca i64 1"   --->   Operation 25 'alloca' 'j_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i32 %noVars_read"   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_85 = trunc i32 %noVars_read"   --->   Operation 27 'trunc' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dSortedBuf = alloca i64 1" [./pca.hpp:114->./pca.hpp:189]   --->   Operation 28 'alloca' 'dSortedBuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%iSortedBuf = alloca i64 1" [./pca.hpp:115->./pca.hpp:189]   --->   Operation 29 'alloca' 'iSortedBuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dataA_2D = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:78->./pca.hpp:174]   --->   Operation 30 'alloca' 'dataA_2D' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dataU_2D = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:79->./pca.hpp:174]   --->   Operation 31 'alloca' 'dataU_2D' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%eigVals = alloca i64 1" [./pca.hpp:172]   --->   Operation 32 'alloca' 'eigVals' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%eigVecs = alloca i64 1" [./pca.hpp:173]   --->   Operation 33 'alloca' 'eigVecs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pcVecs = alloca i64 1" [./pca.hpp:200]   --->   Operation 34 'alloca' 'pcVecs' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pcVecs_1 = alloca i64 1" [./pca.hpp:200]   --->   Operation 35 'alloca' 'pcVecs_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pcVecs_2 = alloca i64 1" [./pca.hpp:200]   --->   Operation 36 'alloca' 'pcVecs_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pcVecsNorm = alloca i64 1" [./pca.hpp:209]   --->   Operation 37 'alloca' 'pcVecsNorm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pcVecsNorm_1 = alloca i64 1" [./pca.hpp:209]   --->   Operation 38 'alloca' 'pcVecsNorm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%pcVecsNorm_2 = alloca i64 1" [./pca.hpp:209]   --->   Operation 39 'alloca' 'pcVecsNorm_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1, i64 %standarisedData, i64 %dataA_2D, i32 %noVars_read, i8 %empty, i64 %eigVals"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln124 = store i32 0, i32 %id" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 41 'store' 'store_ln124' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1, i64 %standarisedData, i64 %dataA_2D, i32 %noVars_read, i8 %empty, i64 %eigVals"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.10>
ST_3 : Operation 43 [1/1] (0.88ns)   --->   "%add_ln57 = add i32 %noVars_read, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:57->./pca.hpp:174]   --->   Operation 43 'add' 'add_ln57' <Predicate = (empty_85)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.22ns)   --->   "%select_ln57 = select i1 %empty_85, i32 %add_ln57, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:57->./pca.hpp:174]   --->   Operation 44 'select' 'select_ln57' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln108 = call void @gesvdj_2D<double, 16, 1, 16>, i64 %dataA_2D, i64 %dataU_2D, i32 %select_ln57" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:108->./pca.hpp:174]   --->   Operation 45 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln108 = call void @gesvdj_2D<double, 16, 1, 16>, i64 %dataA_2D, i64 %dataU_2D, i32 %select_ln57" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:108->./pca.hpp:174]   --->   Operation 46 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 47 [2/2] (1.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2, i64 %dataA_2D, i64 %eigVals, i32 %noVars_read, i64 %dataU_2D, i8 %empty, i64 %eigVecs"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%dSortedBuf_addr = getelementptr i64 %dSortedBuf, i64 0, i64 0" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 48 'getelementptr' 'dSortedBuf_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.71ns)   --->   "%store_ln119 = store i64 -1.79769e+308, i2 %dSortedBuf_addr" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 49 'store' 'store_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%iSortedBuf_addr = getelementptr i8 %iSortedBuf, i64 0, i64 0" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 50 'getelementptr' 'iSortedBuf_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.66ns)   --->   "%store_ln120 = store i8 255, i2 %iSortedBuf_addr" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 51 'store' 'store_ln120' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 6 <SV = 5> <Delay = 0.88>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA_2D, i64 666, i64 31, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:80->./pca.hpp:174]   --->   Operation 52 'specmemcore' 'specmemcore_ln80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln81 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_2D, i64 666, i64 31, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:81->./pca.hpp:174]   --->   Operation 53 'specmemcore' 'specmemcore_ln81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2, i64 %dataA_2D, i64 %eigVals, i32 %noVars_read, i64 %dataU_2D, i8 %empty, i64 %eigVecs"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%dSortedBuf_addr_1 = getelementptr i64 %dSortedBuf, i64 0, i64 1" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 55 'getelementptr' 'dSortedBuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.71ns)   --->   "%store_ln119 = store i64 -1.79769e+308, i2 %dSortedBuf_addr_1" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 56 'store' 'store_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%iSortedBuf_addr_1 = getelementptr i8 %iSortedBuf, i64 0, i64 1" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 57 'getelementptr' 'iSortedBuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.66ns)   --->   "%store_ln120 = store i8 255, i2 %iSortedBuf_addr_1" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 58 'store' 'store_ln120' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%dSortedBuf_addr_2 = getelementptr i64 %dSortedBuf, i64 0, i64 2" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 59 'getelementptr' 'dSortedBuf_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.71ns)   --->   "%store_ln119 = store i64 -1.79769e+308, i2 %dSortedBuf_addr_2" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 60 'store' 'store_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%iSortedBuf_addr_2 = getelementptr i8 %iSortedBuf, i64 0, i64 2" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 61 'getelementptr' 'iSortedBuf_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.66ns)   --->   "%store_ln120 = store i8 255, i2 %iSortedBuf_addr_2" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 62 'store' 'store_ln120' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 63 [1/1] (0.88ns)   --->   "%icmp_ln124 = icmp_eq  i32 %noVars_read, i32 0" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 63 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_125_1.i" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 64 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.88>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%id_1 = load i32 %id" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 65 'load' 'id_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.88ns)   --->   "%icmp_ln124_1 = icmp_eq  i32 %id_1, i32 %noVars_read" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 66 'icmp' 'icmp_ln124_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.88ns)   --->   "%add_ln124 = add i32 %id_1, i32 1" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 67 'add' 'add_ln124' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124_1, void %VITIS_LOOP_125_1.i.split, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 68 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %id_1" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 69 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124_1)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i32 %id_1" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 70 'zext' 'zext_ln124' <Predicate = (!icmp_ln124_1)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%eigVals_addr = getelementptr i64 %eigVals, i64 0, i64 %zext_ln124" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 71 'getelementptr' 'eigVals_addr' <Predicate = (!icmp_ln124_1)> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (0.71ns)   --->   "%eigVals_load = load i4 %eigVals_addr" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 72 'load' 'eigVals_load' <Predicate = (!icmp_ln124_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_7 : Operation 73 [2/2] (0.71ns)   --->   "%pcVals = load i2 %dSortedBuf_addr" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 73 'load' 'pcVals' <Predicate = (icmp_ln124_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 74 [2/2] (0.66ns)   --->   "%eigIndexes = load i2 %iSortedBuf_addr" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 74 'load' 'eigIndexes' <Predicate = (icmp_ln124_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 8 <SV = 7> <Delay = 0.71>
ST_8 : Operation 75 [1/2] (0.71ns)   --->   "%eigVals_load = load i4 %eigVals_addr" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 75 'load' 'eigVals_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i64 %eigVals_load" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 76 'bitcast' 'bitcast_ln126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i64 %bitcast_ln126" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 77 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = trunc i64 %bitcast_ln126" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 78 'trunc' 'trunc_ln126_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @implement_Pipeline_VITIS_LOOP_125_1, i64 %dSortedBuf, i63 %trunc_ln126, i52 %trunc_ln126_1, i64 %eigVals_load, i2 %j_2_loc, i2 %zext_ln125_loc" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 79 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.38>
ST_9 : Operation 80 [1/2] (0.38ns)   --->   "%targetBlock = call i1 @implement_Pipeline_VITIS_LOOP_125_1, i64 %dSortedBuf, i63 %trunc_ln126, i52 %trunc_ln126_1, i64 %eigVals_load, i2 %j_2_loc, i2 %zext_ln125_loc" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 80 'call' 'targetBlock' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.82>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 81 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%j_2_loc_load = load i2 %j_2_loc"   --->   Operation 82 'load' 'j_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_86 = trunc i2 %j_2_loc_load"   --->   Operation 83 'trunc' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln125_loc_load = load i2 %zext_ln125_loc"   --->   Operation 84 'load' 'zext_ln125_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln125_reload_cast = zext i2 %zext_ln125_loc_load"   --->   Operation 85 'zext' 'zext_ln125_reload_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %targetBlock, void %if.then.i18, void %for.inc27.i" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 86 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %j_2_loc_load, i32 1" [./pca.hpp:96->./pca.hpp:127->./pca.hpp:189]   --->   Operation 87 'bitselect' 'tmp' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %tmp, void %for.body.i.i.preheader, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i" [./pca.hpp:96->./pca.hpp:127->./pca.hpp:189]   --->   Operation 88 'br' 'br_ln96' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_10 : Operation 89 [2/2] (0.82ns)   --->   "%call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop, i1 %empty_86, i64 %dSortedBuf"   --->   Operation 89 'call' 'call_ln0' <Predicate = (!targetBlock & !tmp)> <Delay = 0.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 90 [2/2] (0.82ns)   --->   "%call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop12, i1 %empty_86, i8 %iSortedBuf"   --->   Operation 90 'call' 'call_ln0' <Predicate = (!targetBlock & !tmp)> <Delay = 0.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop, i1 %empty_86, i64 %dSortedBuf"   --->   Operation 91 'call' 'call_ln0' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop12, i1 %empty_86, i8 %iSortedBuf"   --->   Operation 92 'call' 'call_ln0' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.71>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%dSortedBuf_addr_3 = getelementptr i64 %dSortedBuf, i64 0, i64 %zext_ln125_reload_cast" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 94 'getelementptr' 'dSortedBuf_addr_3' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i2 %j_2_loc_load" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 95 'zext' 'zext_ln125' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.71ns)   --->   "%store_ln129 = store i64 %eigVals_load, i2 %dSortedBuf_addr_3" [./pca.hpp:129->./pca.hpp:189]   --->   Operation 96 'store' 'store_ln129' <Predicate = (!targetBlock)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%iSortedBuf_addr_3 = getelementptr i8 %iSortedBuf, i64 0, i64 %zext_ln125" [./pca.hpp:130->./pca.hpp:189]   --->   Operation 97 'getelementptr' 'iSortedBuf_addr_3' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.66ns)   --->   "%store_ln130 = store i8 %trunc_ln124, i2 %iSortedBuf_addr_3" [./pca.hpp:130->./pca.hpp:189]   --->   Operation 98 'store' 'store_ln130' <Predicate = (!targetBlock)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc27.i" [./pca.hpp:131->./pca.hpp:189]   --->   Operation 99 'br' 'br_ln131' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln124 = store i32 %add_ln124, i32 %id" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 100 'store' 'store_ln124' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_125_1.i" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 101 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.71>
ST_13 : Operation 102 [1/2] (0.71ns)   --->   "%pcVals = load i2 %dSortedBuf_addr" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 102 'load' 'pcVals' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_13 : Operation 103 [1/2] (0.66ns)   --->   "%eigIndexes = load i2 %iSortedBuf_addr" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 103 'load' 'eigIndexes' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_13 : Operation 104 [2/2] (0.71ns)   --->   "%pcVals_1 = load i2 %dSortedBuf_addr_1" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 104 'load' 'pcVals_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_13 : Operation 105 [2/2] (0.66ns)   --->   "%eigIndexes_1 = load i2 %iSortedBuf_addr_1" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 105 'load' 'eigIndexes_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_13 : Operation 106 [2/2] (0.71ns)   --->   "%pcVals_2 = load i2 %dSortedBuf_addr_2" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 106 'load' 'pcVals_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_13 : Operation 107 [2/2] (0.66ns)   --->   "%eigIndexes_2 = load i2 %iSortedBuf_addr_2" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 107 'load' 'eigIndexes_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 14 <SV = 8> <Delay = 0.90>
ST_14 : Operation 108 [1/2] (0.71ns)   --->   "%pcVals_1 = load i2 %dSortedBuf_addr_1" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 108 'load' 'pcVals_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_14 : Operation 109 [1/2] (0.66ns)   --->   "%eigIndexes_1 = load i2 %iSortedBuf_addr_1" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 109 'load' 'eigIndexes_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_14 : Operation 110 [1/2] (0.71ns)   --->   "%pcVals_2 = load i2 %dSortedBuf_addr_2" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 110 'load' 'pcVals_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_14 : Operation 111 [1/2] (0.66ns)   --->   "%eigIndexes_2 = load i2 %iSortedBuf_addr_2" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 111 'load' 'eigIndexes_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln124, void %VITIS_LOOP_160_1.i.preheader, void %VITIS_LOOP_238_2" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 112 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i32 %noVars_read" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 113 'zext' 'zext_ln158' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %noVars_read, i2 0" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 114 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.90ns)   --->   "%sub_ln158 = sub i34 %p_shl1, i34 %zext_ln158" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 115 'sub' 'sub_ln158' <Predicate = (!icmp_ln124)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln158 = call void @implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, i34 %sub_ln158, i8 %empty, i64 %pcVecs_2, i64 %pcVecs_1, i64 %pcVecs, i8 %eigIndexes, i8 %eigIndexes_1, i8 %eigIndexes_2, i64 %eigVecs" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 116 'call' 'call_ln158' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 9> <Delay = 0.00>
ST_15 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln158 = call void @implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, i34 %sub_ln158, i8 %empty, i64 %pcVecs_2, i64 %pcVecs_1, i64 %pcVecs, i8 %eigIndexes, i8 %eigIndexes_1, i8 %eigIndexes_2, i64 %eigVecs" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 117 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 10> <Delay = 0.71>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%pcVecs_addr = getelementptr i64 %pcVecs, i64 0, i64 0"   --->   Operation 118 'getelementptr' 'pcVecs_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%pcVecs_1_addr = getelementptr i64 %pcVecs_1, i64 0, i64 0"   --->   Operation 119 'getelementptr' 'pcVecs_1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%pcVecs_2_addr = getelementptr i64 %pcVecs_2, i64 0, i64 0"   --->   Operation 120 'getelementptr' 'pcVecs_2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [2/2] (0.71ns)   --->   "%pcVecs_load = load i4 %pcVecs_addr"   --->   Operation 121 'load' 'pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_16 : Operation 122 [2/2] (0.71ns)   --->   "%pcVecs_1_load = load i4 %pcVecs_1_addr"   --->   Operation 122 'load' 'pcVecs_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_16 : Operation 123 [2/2] (0.71ns)   --->   "%pcVecs_2_load = load i4 %pcVecs_2_addr"   --->   Operation 123 'load' 'pcVecs_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 17 <SV = 11> <Delay = 0.71>
ST_17 : Operation 124 [1/2] (0.71ns)   --->   "%pcVecs_load = load i4 %pcVecs_addr"   --->   Operation 124 'load' 'pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_17 : Operation 125 [1/2] (0.71ns)   --->   "%pcVecs_1_load = load i4 %pcVecs_1_addr"   --->   Operation 125 'load' 'pcVecs_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_17 : Operation 126 [1/2] (0.71ns)   --->   "%pcVecs_2_load = load i4 %pcVecs_2_addr"   --->   Operation 126 'load' 'pcVecs_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 18 <SV = 12> <Delay = 0.00>
ST_18 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln158 = call void @implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1, i34 %sub_ln158, i64 %pcVecs, i64 %pcVecs_1, i64 %pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2, i64 %pcVecs_load, i64 %pcVecs_1_load, i64 %pcVecs_2_load" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 127 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 13> <Delay = 0.00>
ST_19 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln158 = call void @implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1, i34 %sub_ln158, i64 %pcVecs, i64 %pcVecs_1, i64 %pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2, i64 %pcVecs_load, i64 %pcVecs_1_load, i64 %pcVecs_2_load" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 128 'call' 'call_ln158' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_238_2"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 1.13>
ST_20 : Operation 130 [2/2] (1.13ns)   --->   "%call_ln138 = call void @implement_Pipeline_VITIS_LOOP_238_2, i64 %pcVals, i64 %pcVals_1, i64 %pcVals_2, i64 %this_m_pcVals_0, i64 %this_m_pcVals_1" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 130 'call' 'call_ln138' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node mul56)   --->   "%empty_87 = shl i32 %noVars_read, i32 2"   --->   Operation 131 'shl' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul56 = sub i32 %empty_87, i32 %noVars_read"   --->   Operation 132 'sub' 'mul56' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 133 [2/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_VITIS_LOOP_244_4, i32 %mul56, i64 %this_m_pcVecs, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2"   --->   Operation 133 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 15> <Delay = 0.00>
ST_21 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln138 = call void @implement_Pipeline_VITIS_LOOP_238_2, i64 %pcVals, i64 %pcVals_1, i64 %pcVals_2, i64 %this_m_pcVals_0, i64 %this_m_pcVals_1" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 134 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_VITIS_LOOP_244_4, i32 %mul56, i64 %this_m_pcVecs, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln250 = ret" [./pca.hpp:250]   --->   Operation 136 'ret' 'ret_ln250' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.002ns
The critical path consists of the following:
	wire read operation ('noVars_read') on port 'noVars' [7]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1' [26]  (1.002 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.107ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln57', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:57->./pca.hpp:174) [27]  (0.880 ns)
	'select' operation 32 bit ('select_ln57', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:57->./pca.hpp:174) [28]  (0.227 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.002ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2' [30]  (1.002 ns)

 <State 6>: 0.880ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln124', ./pca.hpp:124->./pca.hpp:189) [43]  (0.880 ns)

 <State 7>: 0.880ns
The critical path consists of the following:
	'load' operation 32 bit ('id', ./pca.hpp:124->./pca.hpp:189) on local variable 'id', ./pca.hpp:124->./pca.hpp:189 [47]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln124_1', ./pca.hpp:124->./pca.hpp:189) [48]  (0.880 ns)

 <State 8>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('eigVals_load', ./pca.hpp:124->./pca.hpp:189) on array 'eigVals', ./pca.hpp:172 [56]  (0.714 ns)

 <State 9>: 0.387ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock', ./pca.hpp:126->./pca.hpp:189) to 'implement_Pipeline_VITIS_LOOP_125_1' [60]  (0.387 ns)

 <State 10>: 0.823ns
The critical path consists of the following:
	'load' operation 2 bit ('j_2_loc_load') on local variable 'j_2_loc' [61]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'implement_Pipeline_NSort_shift_buf_Loop' [70]  (0.823 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.714ns
The critical path consists of the following:
	'getelementptr' operation 2 bit ('dSortedBuf_addr_3', ./pca.hpp:126->./pca.hpp:189) [74]  (0.000 ns)
	'store' operation 0 bit ('store_ln129', ./pca.hpp:129->./pca.hpp:189) of variable 'eigVals_load', ./pca.hpp:124->./pca.hpp:189 on array 'dSortedBuf', ./pca.hpp:114->./pca.hpp:189 [76]  (0.714 ns)

 <State 13>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('pcVals', ./pca.hpp:138->./pca.hpp:189) on array 'dSortedBuf', ./pca.hpp:114->./pca.hpp:189 [84]  (0.714 ns)

 <State 14>: 0.901ns
The critical path consists of the following:
	'sub' operation 34 bit ('sub_ln158', ./pca.hpp:158->./pca.hpp:202) [94]  (0.901 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.714ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('pcVecs_addr') [96]  (0.000 ns)
	'load' operation 64 bit ('pcVecs_load') on array 'pcVecs', ./pca.hpp:200 [99]  (0.714 ns)

 <State 17>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('pcVecs_load') on array 'pcVecs', ./pca.hpp:200 [99]  (0.714 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 1.134ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln138', ./pca.hpp:138->./pca.hpp:189) to 'implement_Pipeline_VITIS_LOOP_238_2' [105]  (1.134 ns)

 <State 21>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
