<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/kvm/x86_cpu.cc File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cpu/kvm/x86_cpu.cc File Reference</h1><code>#include &lt;linux/kvm.h&gt;</code><br/>
<code>#include &lt;algorithm&gt;</code><br/>
<code>#include &lt;cerrno&gt;</code><br/>
<code>#include &lt;memory&gt;</code><br/>
<code>#include &quot;<a class="el" href="msr_8hh_source.html">arch/x86/regs/msr.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="cpuid_8hh_source.html">arch/x86/cpuid.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="x86_2utility_8hh_source.html">arch/x86/utility.hh</a>&quot;</code><br/>
<code>#include &quot;arch/registers.hh&quot;</code><br/>
<code>#include &quot;<a class="el" href="cpu_2kvm_2base_8hh_source.html">cpu/kvm/base.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="x86__cpu_8hh_source.html">cpu/kvm/x86_cpu.hh</a>&quot;</code><br/>
<code>#include &quot;debug/Drain.hh&quot;</code><br/>
<code>#include &quot;debug/Kvm.hh&quot;</code><br/>
<code>#include &quot;debug/KvmContext.hh&quot;</code><br/>
<code>#include &quot;debug/KvmIO.hh&quot;</code><br/>
<code>#include &quot;debug/KvmInt.hh&quot;</code><br/>

<p><a href="x86__cpu_8cc_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFXSave.html">FXSave</a></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a48a07da9eda1a7054027cbbd5701f7cc">MSR_TSC</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aa249f80ee7382ea304af9e36af7e7b36">IO_PCI_CONF_ADDR</a>&nbsp;&nbsp;&nbsp;0xCF8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a5242fcbaf586dae287efe4163b97c019">IO_PCI_CONF_DATA_BASE</a>&nbsp;&nbsp;&nbsp;0xCFC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ab981dfcf0b109de1740a5684d6eed5d8">SEG_SYS_TYPE_TSS_AVAILABLE</a>&nbsp;&nbsp;&nbsp;9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a7dbae927888360923f7d7dbb529a3668">SEG_SYS_TYPE_TSS_BUSY</a>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a4a17e8eb656d44e302e42eaad4ed7d55">SEG_CS_TYPE_ACCESSED</a>&nbsp;&nbsp;&nbsp;9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a64546b78e0c66406e0c585251017e97d">SEG_CS_TYPE_READ_ACCESSED</a>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a4d4061bc93950e881300fc67c076eebd">SEG_TYPE_BIT_ACCESSED</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">FOREACH_IREG</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">FOREACH_SREG</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a356ecb0e240862ff8435fda6237e8cc9">FOREACH_DREG</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">FOREACH_DTABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(kreg, mreg)&nbsp;&nbsp;&nbsp;inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, regs.kreg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(kreg, mreg)&nbsp;&nbsp;&nbsp;inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, sregs.kreg);</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(kreg, idx)&nbsp;&nbsp;&nbsp;dumpKvm(# kreg, sregs.kreg);</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aba8cb1b1518fbda6abb37867aa6b8af2">APPLY_DTABLE</a>(kreg, idx)&nbsp;&nbsp;&nbsp;dumpKvm(# kreg, sregs.kreg);</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(kreg, mreg)&nbsp;&nbsp;&nbsp;regs.kreg = tc-&gt;readIntReg(mreg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(kreg, mreg)&nbsp;&nbsp;&nbsp;sregs.kreg = tc-&gt;readMiscRegNoEffect(mreg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(kreg, idx)&nbsp;&nbsp;&nbsp;setKvmSegmentReg(tc, sregs.kreg, idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aba8cb1b1518fbda6abb37867aa6b8af2">APPLY_DTABLE</a>(kreg, idx)&nbsp;&nbsp;&nbsp;setKvmDTableReg(tc, sregs.kreg, idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(kreg, idx)&nbsp;&nbsp;&nbsp;checkSeg(# kreg, idx + MISCREG_SEG_SEL_BASE, sregs.kreg, sregs)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(kreg, mreg)&nbsp;&nbsp;&nbsp;tc-&gt;setIntReg(mreg, regs.kreg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(kreg, mreg)&nbsp;&nbsp;&nbsp;tc-&gt;setMiscRegNoEffect(mreg, sregs.kreg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(kreg, idx)&nbsp;&nbsp;&nbsp;setContextSegment(tc, sregs.kreg, idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aba8cb1b1518fbda6abb37867aa6b8af2">APPLY_DTABLE</a>(kreg, idx)&nbsp;&nbsp;&nbsp;setContextSegment(tc, sregs.kreg, idx)</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a954bbe2225157cef7b550ee58ce351bd">static_assert</a> (sizeof(<a class="el" href="structFXSave.html">FXSave</a>)==512,&quot;Unexpected size of <a class="el" href="structFXSave.html">FXSave</a>&quot;)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename STRUCT , typename ENTRY &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static STRUCT *&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a28d3018844ed28641faabd89ab18e3ff">newVarStruct</a> (size_t entries)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a> (const struct kvm_regs &amp;regs)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a74ec3b8549e1f3e742423b0ec38bb9de">dumpKvm</a> (const char *reg_name, const struct kvm_segment &amp;seg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a69fa7ec6c7399ac8aa29df5e7bfa9efc">dumpKvm</a> (const char *reg_name, const struct kvm_dtable &amp;dtable)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a36910f19c3862f43565434410f6d211b">dumpKvm</a> (const struct kvm_sregs &amp;sregs)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">dumpFpuSpec</a> (const struct <a class="el" href="structFXSave.html">FXSave</a> &amp;xs)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a66c7b9de0f3bb8c466dd0b8d4fb3567b">dumpFpuSpec</a> (const struct kvm_fpu &amp;fpu)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a46f5ba7be6890a81b497c1eeaf8c2029">dumpFpuCommon</a> (const T &amp;fpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a97136c2e8a5ac2deba6e38795d3b5053">dumpKvm</a> (const struct kvm_fpu &amp;fpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a865009cd8e167f82ccbd8cdca9eb143c">dumpKvm</a> (const struct kvm_xsave &amp;xsave)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ae1337a353229bd0870744e1043623ff4">dumpKvm</a> (const struct kvm_msrs &amp;msrs)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#af915161a847a8b42b652e6196c97d13f">dumpKvm</a> (const struct kvm_xcrs &amp;regs)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#afbf85fdc9a68b6997ea5f91a0c17ec10">dumpKvm</a> (const struct kvm_vcpu_events &amp;events)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a897edaa2f5ac7a67d3897d65908e8522">isCanonicalAddress</a> (uint64_t addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a7174d4d5d8e57f423f727d67beaa463d">checkSeg</a> (const char *name, const int idx, const struct kvm_segment &amp;seg, struct kvm_sregs sregs)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a05127157d55aca2814725c2e283a2d19">setKvmSegmentReg</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, struct kvm_segment &amp;kvm_seg, const int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a51d8093baee27ba8789bb1af7af824a2">setKvmDTableReg</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, struct kvm_dtable &amp;kvm_dtable, const int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a> (struct kvm_segment &amp;seg)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#af4646df895fd6ad546cfecaa85e782b7">updateKvmStateFPUCommon</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, T &amp;fpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a95c05cceb7cdce6304fb8ebe174bf300">setContextSegment</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const struct kvm_segment &amp;kvm_seg, const int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ada916424bb12b00a7176788153a7a2f4">setContextSegment</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const struct kvm_dtable &amp;kvm_dtable, const int index)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a313c58fe9310f894c07dda533fde7fbb">updateThreadContextFPUCommon</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const T &amp;fpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static struct kvm_cpuid_entry2&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">makeKvmCpuid</a> (uint32_t function, uint32_t index, <a class="el" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> &amp;result)</td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structFXSave.html">FXSave</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a71c71aceb8fa2a663f6ac608a6df0b08">M5_ATTR_PACKED</a></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="aba8cb1b1518fbda6abb37867aa6b8af2"></a><!-- doxytag: member="x86_cpu.cc::APPLY_DTABLE" ref="aba8cb1b1518fbda6abb37867aa6b8af2" args="(kreg, idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_DTABLE</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">idx&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;setContextSegment(tc, sregs.kreg, idx)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aba8cb1b1518fbda6abb37867aa6b8af2"></a><!-- doxytag: member="x86_cpu.cc::APPLY_DTABLE" ref="aba8cb1b1518fbda6abb37867aa6b8af2" args="(kreg, idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_DTABLE</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">idx&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;setKvmDTableReg(tc, sregs.kreg, idx)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aba8cb1b1518fbda6abb37867aa6b8af2"></a><!-- doxytag: member="x86_cpu.cc::APPLY_DTABLE" ref="aba8cb1b1518fbda6abb37867aa6b8af2" args="(kreg, idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_DTABLE</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">idx&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;dumpKvm(# kreg, sregs.kreg);</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acd661b64526a8ecbee8a9930ebd7b0be"></a><!-- doxytag: member="x86_cpu.cc::APPLY_IREG" ref="acd661b64526a8ecbee8a9930ebd7b0be" args="(kreg, mreg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_IREG</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">mreg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;tc-&gt;setIntReg(mreg, regs.kreg)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acd661b64526a8ecbee8a9930ebd7b0be"></a><!-- doxytag: member="x86_cpu.cc::APPLY_IREG" ref="acd661b64526a8ecbee8a9930ebd7b0be" args="(kreg, mreg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_IREG</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">mreg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;regs.kreg = tc-&gt;readIntReg(mreg)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acd661b64526a8ecbee8a9930ebd7b0be"></a><!-- doxytag: member="x86_cpu.cc::APPLY_IREG" ref="acd661b64526a8ecbee8a9930ebd7b0be" args="(kreg, mreg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_IREG</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">mreg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, regs.kreg)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a63320c6620c2a08acd1dd9338417ec95"></a><!-- doxytag: member="x86_cpu.cc::APPLY_SEGMENT" ref="a63320c6620c2a08acd1dd9338417ec95" args="(kreg, idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SEGMENT</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">idx&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;setContextSegment(tc, sregs.kreg, idx)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a63320c6620c2a08acd1dd9338417ec95"></a><!-- doxytag: member="x86_cpu.cc::APPLY_SEGMENT" ref="a63320c6620c2a08acd1dd9338417ec95" args="(kreg, idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SEGMENT</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">idx&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;checkSeg(# kreg, idx + MISCREG_SEG_SEL_BASE, sregs.kreg, sregs)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a63320c6620c2a08acd1dd9338417ec95"></a><!-- doxytag: member="x86_cpu.cc::APPLY_SEGMENT" ref="a63320c6620c2a08acd1dd9338417ec95" args="(kreg, idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SEGMENT</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">idx&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;setKvmSegmentReg(tc, sregs.kreg, idx)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a63320c6620c2a08acd1dd9338417ec95"></a><!-- doxytag: member="x86_cpu.cc::APPLY_SEGMENT" ref="a63320c6620c2a08acd1dd9338417ec95" args="(kreg, idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SEGMENT</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">idx&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;dumpKvm(# kreg, sregs.kreg);</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0388026cca60eb03b28dec28749123c7"></a><!-- doxytag: member="x86_cpu.cc::APPLY_SREG" ref="a0388026cca60eb03b28dec28749123c7" args="(kreg, mreg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SREG</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">mreg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;tc-&gt;setMiscRegNoEffect(mreg, sregs.kreg)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0388026cca60eb03b28dec28749123c7"></a><!-- doxytag: member="x86_cpu.cc::APPLY_SREG" ref="a0388026cca60eb03b28dec28749123c7" args="(kreg, mreg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SREG</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">mreg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;sregs.kreg = tc-&gt;readMiscRegNoEffect(mreg)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0388026cca60eb03b28dec28749123c7"></a><!-- doxytag: member="x86_cpu.cc::APPLY_SREG" ref="a0388026cca60eb03b28dec28749123c7" args="(kreg, mreg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SREG</td>
          <td>(</td>
          <td class="paramtype">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">mreg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, sregs.kreg);</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a356ecb0e240862ff8435fda6237e8cc9"></a><!-- doxytag: member="x86_cpu.cc::FOREACH_DREG" ref="a356ecb0e240862ff8435fda6237e8cc9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_DREG</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> {                                        \
        APPLY_DREG(db[0], <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">MISCREG_DR0</a>);         \
        APPLY_DREG(db[1], <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">MISCREG_DR1</a>);         \
        APPLY_DREG(db[2], <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">MISCREG_DR2</a>);         \
        APPLY_DREG(db[3], <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">MISCREG_DR3</a>);         \
        APPLY_DREG(dr6, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>);           \
        APPLY_DREG(dr7, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>);           \
    } <span class="keywordflow">while</span>(0)
</pre></div>
<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00134">134</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad8b16766eca6fa646fa2cc82fbd44cb7"></a><!-- doxytag: member="x86_cpu.cc::FOREACH_DTABLE" ref="ad8b16766eca6fa646fa2cc82fbd44cb7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_DTABLE</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> {                                                        \
        <a class="code" href="x86__cpu_8cc.html#aba8cb1b1518fbda6abb37867aa6b8af2">APPLY_DTABLE</a>(gdt, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff64ab471e0b0dcb390c1dca8d77a82e">MISCREG_TSG</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);  \
        <a class="code" href="x86__cpu_8cc.html#aba8cb1b1518fbda6abb37867aa6b8af2">APPLY_DTABLE</a>(idt, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0cee3be6730369447fde6e4c402fbc8f">MISCREG_IDTR</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>); \
    } <span class="keywordflow">while</span>(0)
</pre></div>
<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00156">156</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00202">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00750">X86KvmCPU::updateKvmStateSRegs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01023">X86KvmCPU::updateThreadContextSRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a1b70a9e03d3e57124b5ec691a3de8720"></a><!-- doxytag: member="x86_cpu.cc::FOREACH_IREG" ref="a1b70a9e03d3e57124b5ec691a3de8720" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_IREG</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> {                                        \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(rax, INTREG_RAX);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(rbx, INTREG_RBX);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(rcx, INTREG_RCX);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(rdx, INTREG_RDX);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(rsi, INTREG_RSI);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(rdi, INTREG_RDI);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(rsp, INTREG_RSP);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(rbp, INTREG_RBP);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(r8, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>);              \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(r9, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a>);              \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(r10, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">INTREG_R10</a>);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(r11, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">INTREG_R11</a>);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(r12, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(r13, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">INTREG_R13</a>);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(r14, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">INTREG_R14</a>);            \
        <a class="code" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(r15, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40">INTREG_R15</a>);            \
    } <span class="keywordflow">while</span>(0)
</pre></div>
<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00103">103</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00169">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00683">X86KvmCPU::updateKvmStateRegs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00969">X86KvmCPU::updateThreadContextRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a9687b0de58e7126c4e4bfa5396205bfe"></a><!-- doxytag: member="x86_cpu.cc::FOREACH_SEGMENT" ref="a9687b0de58e7126c4e4bfa5396205bfe" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_SEGMENT</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> {                                                        \
        <a class="code" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(cs, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \
        <a class="code" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(<a class="code" href="namespaceMipsISA.html#af759a62a7aa431017a1a62fc14f4e14b">ds</a>, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \
        <a class="code" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(<a class="code" href="namespaceMipsISA.html#a305ea1c0b2b2915dc3da18ba67e6280e">es</a>, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \
        <a class="code" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(fs, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \
        <a class="code" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(<a class="code" href="namespaceMipsISA.html#a97c7cde062332e426a2ba3e6e4ef4279">gs</a>, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \
        <a class="code" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(<a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \
        <a class="code" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(tr, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \
        <a class="code" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(ldt, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>); \
    } <span class="keywordflow">while</span>(0)
</pre></div>
<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00144">144</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00202">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00750">X86KvmCPU::updateKvmStateSRegs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01023">X86KvmCPU::updateThreadContextSRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="aa90701ca0a4e8e76a8fe2e712b1435a2"></a><!-- doxytag: member="x86_cpu.cc::FOREACH_SREG" ref="aa90701ca0a4e8e76a8fe2e712b1435a2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_SREG</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> {                                                \
        <a class="code" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(cr0, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>);                   \
        <a class="code" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(cr2, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>);                   \
        <a class="code" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(cr3, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>);                   \
        <a class="code" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(cr4, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>);                   \
        <a class="code" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(cr8, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>);                   \
        <a class="code" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(efer, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>);                 \
        <a class="code" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(apic_base, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>);       \
    } <span class="keywordflow">while</span>(0)
</pre></div>
<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00123">123</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00202">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00750">X86KvmCPU::updateKvmStateSRegs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01023">X86KvmCPU::updateThreadContextSRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="aa249f80ee7382ea304af9e36af7e7b36"></a><!-- doxytag: member="x86_cpu.cc::IO_PCI_CONF_ADDR" ref="aa249f80ee7382ea304af9e36af7e7b36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_PCI_CONF_ADDR&nbsp;&nbsp;&nbsp;0xCF8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00053">53</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01307">X86KvmCPU::handleKvmExitIO()</a>.</p>

</div>
</div>
<a class="anchor" id="a5242fcbaf586dae287efe4163b97c019"></a><!-- doxytag: member="x86_cpu.cc::IO_PCI_CONF_DATA_BASE" ref="a5242fcbaf586dae287efe4163b97c019" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_PCI_CONF_DATA_BASE&nbsp;&nbsp;&nbsp;0xCFC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00054">54</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01307">X86KvmCPU::handleKvmExitIO()</a>.</p>

</div>
</div>
<a class="anchor" id="a48a07da9eda1a7054027cbbd5701f7cc"></a><!-- doxytag: member="x86_cpu.cc::MSR_TSC" ref="a48a07da9eda1a7054027cbbd5701f7cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_TSC&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00051">51</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01276">X86KvmCPU::getHostCycles()</a>.</p>

</div>
</div>
<a class="anchor" id="a4a17e8eb656d44e302e42eaad4ed7d55"></a><!-- doxytag: member="x86_cpu.cc::SEG_CS_TYPE_ACCESSED" ref="a4a17e8eb656d44e302e42eaad4ed7d55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_CS_TYPE_ACCESSED&nbsp;&nbsp;&nbsp;9</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00062">62</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00750">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a64546b78e0c66406e0c585251017e97d"></a><!-- doxytag: member="x86_cpu.cc::SEG_CS_TYPE_READ_ACCESSED" ref="a64546b78e0c66406e0c585251017e97d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_CS_TYPE_READ_ACCESSED&nbsp;&nbsp;&nbsp;11</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00064">64</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00750">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="ab981dfcf0b109de1740a5684d6eed5d8"></a><!-- doxytag: member="x86_cpu.cc::SEG_SYS_TYPE_TSS_AVAILABLE" ref="ab981dfcf0b109de1740a5684d6eed5d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_SYS_TYPE_TSS_AVAILABLE&nbsp;&nbsp;&nbsp;9</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00057">57</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00750">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a7dbae927888360923f7d7dbb529a3668"></a><!-- doxytag: member="x86_cpu.cc::SEG_SYS_TYPE_TSS_BUSY" ref="a7dbae927888360923f7d7dbb529a3668" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_SYS_TYPE_TSS_BUSY&nbsp;&nbsp;&nbsp;11</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00059">59</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00750">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a4d4061bc93950e881300fc67c076eebd"></a><!-- doxytag: member="x86_cpu.cc::SEG_TYPE_BIT_ACCESSED" ref="a4d4061bc93950e881300fc67c076eebd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_TYPE_BIT_ACCESSED&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00068">68</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00738">forceSegAccessed()</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a7174d4d5d8e57f423f727d67beaa463d"></a><!-- doxytag: member="x86_cpu.cc::checkSeg" ref="a7174d4d5d8e57f423f727d67beaa463d" args="(const char *name, const int idx, const struct kvm_segment &amp;seg, struct kvm_sregs sregs)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void checkSeg </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_segment &amp;&nbsp;</td>
          <td class="paramname"> <em>seg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct kvm_sregs&nbsp;</td>
          <td class="paramname"> <em>sregs</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00380">380</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="x86__cpu_8cc_source.html#l00369">isCanonicalAddress()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00298">X86ISA::MISCREG_CS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00300">X86ISA::MISCREG_DS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00297">X86ISA::MISCREG_ES</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00301">X86ISA::MISCREG_FS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00302">X86ISA::MISCREG_GS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00299">X86ISA::MISCREG_SS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00308">X86ISA::MISCREG_TR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00304">X86ISA::MISCREG_TSL</a>, and <a class="el" href="base_2misc_8hh_source.html#l00207">warn</a>.</p>

</div>
</div>
<a class="anchor" id="a46f5ba7be6890a81b497c1eeaf8c2029"></a><!-- doxytag: member="x86_cpu.cc::dumpFpuCommon" ref="a46f5ba7be6890a81b497c1eeaf8c2029" args="(const T &amp;fpu)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static void dumpFpuCommon </td>
          <td>(</td>
          <td class="paramtype">const T &amp;&nbsp;</td>
          <td class="paramname"> <em>fpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00259">259</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00098">X86ISA::BusyBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00094">X86ISA::CC0Bit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00095">X86ISA::CC1Bit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00096">X86ISA::CC2Bit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00097">X86ISA::CC3Bit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00085">X86ISA::DEBit</a>, <a class="el" href="x86__cpu_8cc_source.html#l00243">dumpFpuSpec()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00093">X86ISA::ErrSummaryBit</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00084">X86ISA::IEBit</a>, <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01368">ArmISA::j</a>, <a class="el" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">X86ISA::loadFloat80()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00087">X86ISA::OEBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00089">X86ISA::PEBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00092">X86ISA::StackFaultBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00088">X86ISA::UEBit</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00086">X86ISA::ZEBit</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00309">dumpKvm()</a>.</p>

</div>
</div>
<a class="anchor" id="a66c7b9de0f3bb8c466dd0b8d4fb3567b"></a><!-- doxytag: member="x86_cpu.cc::dumpFpuSpec" ref="a66c7b9de0f3bb8c466dd0b8d4fb3567b" args="(const struct kvm_fpu &amp;fpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpFpuSpec </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_fpu &amp;&nbsp;</td>
          <td class="paramname"> <em>fpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00251">251</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

</div>
</div>
<a class="anchor" id="adf41008a4447459acb9f919d51a2805b"></a><!-- doxytag: member="x86_cpu.cc::dumpFpuSpec" ref="adf41008a4447459acb9f919d51a2805b" args="(const struct FXSave &amp;xs)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpFpuSpec </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structFXSave.html">FXSave</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>xs</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00243">243</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="structFXSave.html#a40dbaf3296b4e31bf5e4017e29183c3c">FXSave::ctrl64</a>, <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00093">FXSave::mxcsr_mask</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00259">dumpFpuCommon()</a>.</p>

</div>
</div>
<a class="anchor" id="afbf85fdc9a68b6997ea5f91a0c17ec10"></a><!-- doxytag: member="x86_cpu.cc::dumpKvm" ref="afbf85fdc9a68b6997ea5f91a0c17ec10" args="(const struct kvm_vcpu_events &amp;events)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_vcpu_events &amp;&nbsp;</td>
          <td class="paramname"> <em>events</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00348">348</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

</div>
</div>
<a class="anchor" id="af915161a847a8b42b652e6196c97d13f"></a><!-- doxytag: member="x86_cpu.cc::dumpKvm" ref="af915161a847a8b42b652e6196c97d13f" args="(const struct kvm_xcrs &amp;regs)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_xcrs &amp;&nbsp;</td>
          <td class="paramname"> <em>regs</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00335">335</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, and <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

</div>
</div>
<a class="anchor" id="ae1337a353229bd0870744e1043623ff4"></a><!-- doxytag: member="x86_cpu.cc::dumpKvm" ref="ae1337a353229bd0870744e1043623ff4" args="(const struct kvm_msrs &amp;msrs)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_msrs &amp;&nbsp;</td>
          <td class="paramname"> <em>msrs</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00323">323</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01375">ArmISA::e</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, and <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

</div>
</div>
<a class="anchor" id="a865009cd8e167f82ccbd8cdca9eb143c"></a><!-- doxytag: member="x86_cpu.cc::dumpKvm" ref="a865009cd8e167f82ccbd8cdca9eb143c" args="(const struct kvm_xsave &amp;xsave)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_xsave &amp;&nbsp;</td>
          <td class="paramname"> <em>xsave</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00316">316</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="x86__cpu_8cc_source.html#l00259">dumpFpuCommon()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

</div>
</div>
<a class="anchor" id="a97136c2e8a5ac2deba6e38795d3b5053"></a><!-- doxytag: member="x86_cpu.cc::dumpKvm" ref="a97136c2e8a5ac2deba6e38795d3b5053" args="(const struct kvm_fpu &amp;fpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_fpu &amp;&nbsp;</td>
          <td class="paramname"> <em>fpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00309">309</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="x86__cpu_8cc_source.html#l00259">dumpFpuCommon()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

</div>
</div>
<a class="anchor" id="a36910f19c3862f43565434410f6d211b"></a><!-- doxytag: member="x86_cpu.cc::dumpKvm" ref="a36910f19c3862f43565434410f6d211b" args="(const struct kvm_sregs &amp;sregs)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_sregs &amp;&nbsp;</td>
          <td class="paramname"> <em>sregs</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00202">202</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="x86__cpu_8cc_source.html#l00156">FOREACH_DTABLE</a>, <a class="el" href="x86__cpu_8cc_source.html#l00144">FOREACH_SEGMENT</a>, <a class="el" href="x86__cpu_8cc_source.html#l00123">FOREACH_SREG</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, and <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

</div>
</div>
<a class="anchor" id="a69fa7ec6c7399ac8aa29df5e7bfa9efc"></a><!-- doxytag: member="x86_cpu.cc::dumpKvm" ref="a69fa7ec6c7399ac8aa29df5e7bfa9efc" args="(const char *reg_name, const struct kvm_dtable &amp;dtable)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>reg_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_dtable &amp;&nbsp;</td>
          <td class="paramname"> <em>dtable</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00195">195</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

</div>
</div>
<a class="anchor" id="a74ec3b8549e1f3e742423b0ec38bb9de"></a><!-- doxytag: member="x86_cpu.cc::dumpKvm" ref="a74ec3b8549e1f3e742423b0ec38bb9de" args="(const char *reg_name, const struct kvm_segment &amp;seg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>reg_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_segment &amp;&nbsp;</td>
          <td class="paramname"> <em>seg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00185">185</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

</div>
</div>
<a class="anchor" id="ac071f56204bac6717fe834e758908929"></a><!-- doxytag: member="x86_cpu.cc::dumpKvm" ref="ac071f56204bac6717fe834e758908929" args="(const struct kvm_regs &amp;regs)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_regs &amp;&nbsp;</td>
          <td class="paramname"> <em>regs</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00169">169</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="x86__cpu_8cc_source.html#l00103">FOREACH_IREG</a>, and <a class="el" href="base_2misc_8hh_source.html#l00209">inform</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00604">X86KvmCPU::dumpDebugRegs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00580">X86KvmCPU::dumpFpuRegs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00588">X86KvmCPU::dumpIntRegs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00650">X86KvmCPU::dumpMSRs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00596">X86KvmCPU::dumpSpecRegs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00642">X86KvmCPU::dumpVCpuEvents()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00618">X86KvmCPU::dumpXCRs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00630">X86KvmCPU::dumpXSave()</a>.</p>

</div>
</div>
<a class="anchor" id="a0dd1c17ee1639164887df8dae4a46861"></a><!-- doxytag: member="x86_cpu.cc::forceSegAccessed" ref="a0dd1c17ee1639164887df8dae4a46861" args="(struct kvm_segment &amp;seg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void forceSegAccessed </td>
          <td>(</td>
          <td class="paramtype">struct kvm_segment &amp;&nbsp;</td>
          <td class="paramname"> <em>seg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00738">738</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="x86__cpu_8cc_source.html#l00068">SEG_TYPE_BIT_ACCESSED</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00750">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a897edaa2f5ac7a67d3897d65908e8522"></a><!-- doxytag: member="x86_cpu.cc::isCanonicalAddress" ref="a897edaa2f5ac7a67d3897d65908e8522" args="(uint64_t addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool isCanonicalAddress </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00369">369</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00380">checkSeg()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e529a8d690941d970b53028ee411ec2"></a><!-- doxytag: member="x86_cpu.cc::makeKvmCpuid" ref="a8e529a8d690941d970b53028ee411ec2" args="(uint32_t function, uint32_t index, CpuidResult &amp;result)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static struct kvm_cpuid_entry2 makeKvmCpuid </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>function</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>result</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static, read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l01407">1407</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="pra__constants_8hh_source.html#l00046">MipsISA::index</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01423">X86KvmCPU::updateCPUID()</a>.</p>

</div>
</div>
<a class="anchor" id="a28d3018844ed28641faabd89ab18e3ff"></a><!-- doxytag: member="x86_cpu.cc::newVarStruct" ref="a28d3018844ed28641faabd89ab18e3ff" args="(size_t entries)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename STRUCT , typename ENTRY &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static STRUCT* newVarStruct </td>
          <td>(</td>
          <td class="paramtype">size_t&nbsp;</td>
          <td class="paramname"> <em>entries</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00163">163</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ada916424bb12b00a7176788153a7a2f4"></a><!-- doxytag: member="x86_cpu.cc::setContextSegment" ref="ada916424bb12b00a7176788153a7a2f4" args="(ThreadContext *tc, const struct kvm_dtable &amp;kvm_dtable, const int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setContextSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_dtable &amp;&nbsp;</td>
          <td class="paramname"> <em>kvm_dtable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l01012">1012</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00504">X86ISA::MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00518">X86ISA::MISCREG_SEG_LIMIT()</a>, and <a class="el" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">ThreadContext::setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a95c05cceb7cdce6304fb8ebe174bf300"></a><!-- doxytag: member="x86_cpu.cc::setContextSegment" ref="a95c05cceb7cdce6304fb8ebe174bf300" args="(ThreadContext *tc, const struct kvm_segment &amp;kvm_seg, const int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setContextSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_segment &amp;&nbsp;</td>
          <td class="paramname"> <em>kvm_seg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00987">987</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01824">ArmISA::attr</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00525">X86ISA::MISCREG_SEG_ATTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00504">X86ISA::MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00518">X86ISA::MISCREG_SEG_LIMIT()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00497">X86ISA::MISCREG_SEG_SEL()</a>, and <a class="el" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">ThreadContext::setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a51d8093baee27ba8789bb1af7af824a2"></a><!-- doxytag: member="x86_cpu.cc::setKvmDTableReg" ref="a51d8093baee27ba8789bb1af7af824a2" args="(ThreadContext *tc, struct kvm_dtable &amp;kvm_dtable, const int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void setKvmDTableReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct kvm_dtable &amp;&nbsp;</td>
          <td class="paramname"> <em>kvm_dtable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00730">730</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00504">X86ISA::MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00518">X86ISA::MISCREG_SEG_LIMIT()</a>, and <a class="el" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">ThreadContext::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a class="anchor" id="a05127157d55aca2814725c2e283a2d19"></a><!-- doxytag: member="x86_cpu.cc::setKvmSegmentReg" ref="a05127157d55aca2814725c2e283a2d19" args="(ThreadContext *tc, struct kvm_segment &amp;kvm_seg, const int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void setKvmSegmentReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct kvm_segment &amp;&nbsp;</td>
          <td class="paramname"> <em>kvm_seg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00705">705</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01824">ArmISA::attr</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00525">X86ISA::MISCREG_SEG_ATTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00504">X86ISA::MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00518">X86ISA::MISCREG_SEG_LIMIT()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00497">X86ISA::MISCREG_SEG_SEL()</a>, and <a class="el" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">ThreadContext::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a class="anchor" id="a954bbe2225157cef7b550ee58ce351bd"></a><!-- doxytag: member="x86_cpu.cc::static_assert" ref="a954bbe2225157cef7b550ee58ce351bd" args="(sizeof(FXSave)==512,&quot;Unexpected size of FXSave&quot;)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static_assert </td>
          <td>(</td>
          <td class="paramtype">sizeof(<a class="el" href="structFXSave.html">FXSave</a>)&nbsp;</td>
          <td class="paramname"> = <code>=512</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Unexpected size of <a class="el" href="structFXSave.html">FXSave</a>&quot;&nbsp;</td>
          <td class="paramname"></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af4646df895fd6ad546cfecaa85e782b7"></a><!-- doxytag: member="x86_cpu.cc::updateKvmStateFPUCommon" ref="af4646df895fd6ad546cfecaa85e782b7" args="(ThreadContext *tc, T &amp;fpu)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static void updateKvmStateFPUCommon </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T &amp;&nbsp;</td>
          <td class="paramname"> <em>fpu</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00819">819</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7">X86ISA::convX87TagsToXTags()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="float_8hh_source.html#l00125">X86ISA::FLOATREG_FPR()</a>, <a class="el" href="float_8hh_source.html#l00137">X86ISA::FLOATREG_XMM_HIGH()</a>, <a class="el" href="float_8hh_source.html#l00131">X86ISA::FLOATREG_XMM_LOW()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00382">X86ISA::MISCREG_FCW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00390">X86ISA::MISCREG_FOP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00383">X86ISA::MISCREG_FSW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00384">X86ISA::MISCREG_FTW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00381">X86ISA::MISCREG_MXCSR</a>, <a class="el" href="classThreadContext.html#a80ff21ea970b61a97c526314a30760a2">ThreadContext::readFloatReg()</a>, <a class="el" href="classThreadContext.html#a6a8c24030c5ca6030a3d2aacf17b171d">ThreadContext::readFloatRegBits()</a>, <a class="el" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">ThreadContext::readMiscReg()</a>, <a class="el" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="namespaceArmISA.html#a807a31461864ef4e3306fb6879fe34b5">ArmISA::static_assert()</a>, and <a class="el" href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f">X86ISA::storeFloat80()</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00855">X86KvmCPU::updateKvmStateFPULegacy()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00879">X86KvmCPU::updateKvmStateFPUXSave()</a>.</p>

</div>
</div>
<a class="anchor" id="a313c58fe9310f894c07dda533fde7fbb"></a><!-- doxytag: member="x86_cpu.cc::updateThreadContextFPUCommon" ref="a313c58fe9310f894c07dda533fde7fbb" args="(ThreadContext *tc, const T &amp;fpu)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static void updateThreadContextFPUCommon </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const T &amp;&nbsp;</td>
          <td class="paramname"> <em>fpu</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="x86__cpu_8cc_source.html#l01041">1041</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p>References <a class="el" href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737">X86ISA::convX87XTagsToTags()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="float_8hh_source.html#l00125">X86ISA::FLOATREG_FPR()</a>, <a class="el" href="float_8hh_source.html#l00137">X86ISA::FLOATREG_XMM_HIGH()</a>, <a class="el" href="float_8hh_source.html#l00131">X86ISA::FLOATREG_XMM_LOW()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">X86ISA::loadFloat80()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00382">X86ISA::MISCREG_FCW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00390">X86ISA::MISCREG_FOP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00383">X86ISA::MISCREG_FSW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00385">X86ISA::MISCREG_FTAG</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00384">X86ISA::MISCREG_FTW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00381">X86ISA::MISCREG_MXCSR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00378">X86ISA::MISCREG_X87_TOP</a>, <a class="el" href="classThreadContext.html#a68939df612fcc4e15251e44d74b27fc6">ThreadContext::setFloatReg()</a>, <a class="el" href="classThreadContext.html#a6cfd6de3e1524055c4df2c2cf46832ca">ThreadContext::setFloatRegBits()</a>, <a class="el" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">ThreadContext::setMiscRegNoEffect()</a>, and <a class="el" href="namespaceArmISA.html#a807a31461864ef4e3306fb6879fe34b5">ArmISA::static_assert()</a>.</p>

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01079">X86KvmCPU::updateThreadContextFPU()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01090">X86KvmCPU::updateThreadContextXSave()</a>.</p>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a71c71aceb8fa2a663f6ac608a6df0b08"></a><!-- doxytag: member="x86_cpu.cc::M5_ATTR_PACKED" ref="a71c71aceb8fa2a663f6ac608a6df0b08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structFXSave.html">FXSave</a>  <a class="el" href="fs9p_8hh.html#ae8ab778e144a154ca41603b19386d93c">M5_ATTR_PACKED</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:14 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
