

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:57:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.182 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    44047|    44047|  0.228 ms|  0.228 ms|  44048|  44048|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                         |                               |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_18_1_fu_22  |main_Pipeline_VITIS_LOOP_18_1  |     1040|     1040|  5.200 us|  5.200 us|   1040|   1040|       no|
        |grp_main_Pipeline_VITIS_LOOP_4_1_fu_30   |main_Pipeline_VITIS_LOOP_4_1   |    43004|    43004|  0.223 ms|  0.223 ms|  43004|  43004|       no|
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    1025|   1090|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    118|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    3|    1031|   1208|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |grp_main_Pipeline_VITIS_LOOP_18_1_fu_22  |main_Pipeline_VITIS_LOOP_18_1  |        0|   0|  438|  317|    0|
    |grp_main_Pipeline_VITIS_LOOP_4_1_fu_30   |main_Pipeline_VITIS_LOOP_4_1   |        0|   3|  587|  773|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                               |        0|   3| 1025| 1090|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |A_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |b_U    |b_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        3|  0|   0|    0|  2048|   42|     2|        43008|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |A_address0  |  14|          3|   10|         30|
    |A_ce0       |  14|          3|    1|          3|
    |A_d0        |  14|          3|   32|         96|
    |A_we0       |  14|          3|    1|          3|
    |ap_NS_fsm   |  25|          5|    1|          5|
    |b_address0  |  14|          3|   10|         30|
    |b_ce0       |  14|          3|    1|          3|
    |b_we0       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       | 118|         25|   57|        172|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  4|   0|    4|          0|
    |grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_4_1_fu_30_ap_start_reg   |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |  6|   0|    6|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (3.25ns)   --->   "%A = alloca i64 1" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:16]   --->   Operation 5 'alloca' 'A' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (3.25ns)   --->   "%b = alloca i64 1" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:16]   --->   Operation 6 'alloca' 'b' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_18_1, i32 %A, i10 %b"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_18_1, i32 %A, i10 %b"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_4_1, i32 %A, i10 %b"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:15]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_4_1, i32 %A, i10 %b"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i32 0" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:24]   --->   Operation 13 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A                  (alloca       ) [ 00111]
b                  (alloca       ) [ 00111]
call_ln0           (call         ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
spectopmodule_ln15 (spectopmodule) [ 00000]
call_ln0           (call         ) [ 00000]
ret_ln24           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_18_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_4_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="A_alloca_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="1" slack="0"/>
<pin id="16" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="b_alloca_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="grp_main_Pipeline_VITIS_LOOP_18_1_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="0" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="0" index="2" bw="10" slack="0"/>
<pin id="26" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_main_Pipeline_VITIS_LOOP_4_1_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="33" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="17"><net_src comp="0" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="14" pin="1"/><net_sink comp="22" pin=1"/></net>

<net id="29"><net_src comp="18" pin="1"/><net_sink comp="22" pin=2"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   call   | grp_main_Pipeline_VITIS_LOOP_18_1_fu_22 |    0    |  1.588  |   407   |   247   |
|          |  grp_main_Pipeline_VITIS_LOOP_4_1_fu_30 |    3    |  5.4798 |   669   |   501   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    3    |  7.0678 |   1076  |   748   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  A |    2   |    0   |    0   |    0   |
|  b |    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    3   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    7   |  1076  |   748  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    3   |    7   |  1076  |   748  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
