
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel-puentes/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `acc.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: acc.v
Parsing Verilog input from `acc.v' to AST representation.
Storing AST representation for module `$abstract\acc'.
Successfully finished Verilog frontend.

-- Parsing `lsrR.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: lsrR.v
Parsing Verilog input from `lsrR.v' to AST representation.
Storing AST representation for module `$abstract\lsrR'.
Successfully finished Verilog frontend.

-- Parsing `comp.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: comp.v
Parsing Verilog input from `comp.v' to AST representation.
Storing AST representation for module `$abstract\comp'.
Successfully finished Verilog frontend.

-- Parsing `raiz_16.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: raiz_16.v
Parsing Verilog input from `raiz_16.v' to AST representation.
Storing AST representation for module `$abstract\raiz_16'.
Successfully finished Verilog frontend.

-- Parsing `lsrQA.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: lsrQA.v
Parsing Verilog input from `lsrQA.v' to AST representation.
Storing AST representation for module `$abstract\lsrQA'.
Successfully finished Verilog frontend.

-- Parsing `aux.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: aux.v
Parsing Verilog input from `aux.v' to AST representation.
Storing AST representation for module `$abstract\aux'.
Successfully finished Verilog frontend.

-- Parsing `control_raiz.v' using frontend ` -vlog2k' --

7. Executing Verilog-2005 frontend: control_raiz.v
Parsing Verilog input from `control_raiz.v' to AST representation.
Storing AST representation for module `$abstract\control_raiz'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -top raiz_16 -json build/raiz_16.json ; fsm ; write_verilog -attr2comment build/raiz_16_synth.v ' --

8. Executing SYNTH_ECP5 pass.

8.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

8.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

8.3. Executing HIERARCHY pass (managing design hierarchy).

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\raiz_16'.
Generating RTLIL representation for module `\raiz_16'.

8.4.1. Analyzing design hierarchy..
Top module:  \raiz_16

8.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\control_raiz'.
Generating RTLIL representation for module `\control_raiz'.

8.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\acc'.
Generating RTLIL representation for module `\acc'.

8.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\lsrQA'.
Generating RTLIL representation for module `\lsrQA'.

8.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\comp'.
Generating RTLIL representation for module `\comp'.

8.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\aux'.
Generating RTLIL representation for module `\aux'.

8.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lsrR'.
Generating RTLIL representation for module `\lsrR'.

8.4.8. Analyzing design hierarchy..
Top module:  \raiz_16
Used module:     \control_raiz
Used module:     \acc
Used module:     \lsrQA
Used module:     \comp
Used module:     \aux
Used module:     \lsrR

8.4.9. Analyzing design hierarchy..
Top module:  \raiz_16
Used module:     \control_raiz
Used module:     \acc
Used module:     \lsrQA
Used module:     \comp
Used module:     \aux
Used module:     \lsrR
Removing unused module `$abstract\control_raiz'.
Removing unused module `$abstract\aux'.
Removing unused module `$abstract\lsrQA'.
Removing unused module `$abstract\raiz_16'.
Removing unused module `$abstract\comp'.
Removing unused module `$abstract\lsrR'.
Removing unused module `$abstract\acc'.
Removed 7 unused modules.

8.5. Executing PROC pass (convert processes to netlists).

8.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Cleaned up 1 empty switch.

8.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118 in module TRELLIS_DPR16X4.
Marked 3 switch rules as full_case in process $proc$lsrR.v:14$242 in module lsrR.
Marked 1 switch rules as full_case in process $proc$aux.v:13$241 in module aux.
Marked 3 switch rules as full_case in process $proc$lsrQA.v:19$235 in module lsrQA.
Marked 2 switch rules as full_case in process $proc$acc.v:13$231 in module acc.
Marked 1 switch rules as full_case in process $proc$control_raiz.v:56$230 in module control_raiz.
Marked 2 switch rules as full_case in process $proc$control_raiz.v:35$226 in module control_raiz.
Removed a total of 0 dead cases.

8.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 57 assignments to connections.

8.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0

8.5.5. Executing PROC_ARST pass (detect async resets in processes).

8.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Creating decoders for process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
     1/3: $1$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN[3:0]$182
     2/3: $1$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA[3:0]$181
     3/3: $1$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR[3:0]$180
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
     1/3: $1$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN[3:0]$124
     2/3: $1$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA[3:0]$123
     3/3: $1$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR[3:0]$122
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Creating decoders for process `\lsrR.$proc$lsrR.v:14$242'.
     1/4: $3\out_R[15:0] [15:1]
     2/4: $3\out_R[15:0] [0]
     3/4: $2\out_R[15:0]
     4/4: $1\out_R[15:0]
Creating decoders for process `\aux.$proc$aux.v:13$241'.
     1/1: $1\out_AUX[15:0]
Creating decoders for process `\comp.$proc$comp.v:12$236'.
Creating decoders for process `\lsrQA.$proc$lsrQA.v:19$235'.
     1/8: $3\out_Q[15:0]
     2/8: $3\reg_A[15:0]
     3/8: $2\reg_A[15:0]
     4/8: $2\out_Q[15:0]
     5/8: $2\tmp[31:0]
     6/8: $1\reg_A[15:0]
     7/8: $1\out_Q[15:0]
     8/8: $1\tmp[31:0]
Creating decoders for process `\acc.$proc$acc.v:23$233'.
Creating decoders for process `\acc.$proc$acc.v:13$231'.
     1/2: $2\N[15:0]
     2/2: $1\N[15:0]
Creating decoders for process `\control_raiz.$proc$control_raiz.v:56$230'.
     1/6: $1\out_DONE[0:0]
     2/6: $1\out_S4[0:0]
     3/6: $1\out_S3[0:0]
     4/6: $1\out_S2[0:0]
     5/6: $1\out_S1[0:0]
     6/6: $1\out_RST[0:0]
Creating decoders for process `\control_raiz.$proc$control_raiz.v:35$226'.
     1/2: $2\state[3:0]
     2/2: $1\state[3:0]

8.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\comp.\out_comp_Q' from process `\comp.$proc$comp.v:12$236'.
No latch inferred for signal `\acc.\out_K' from process `\acc.$proc$acc.v:23$233'.
No latch inferred for signal `\control_raiz.\out_DONE' from process `\control_raiz.$proc$control_raiz.v:56$230'.
No latch inferred for signal `\control_raiz.\out_S1' from process `\control_raiz.$proc$control_raiz.v:56$230'.
No latch inferred for signal `\control_raiz.\out_S2' from process `\control_raiz.$proc$control_raiz.v:56$230'.
No latch inferred for signal `\control_raiz.\out_S3' from process `\control_raiz.$proc$control_raiz.v:56$230'.
No latch inferred for signal `\control_raiz.\out_S4' from process `\control_raiz.$proc$control_raiz.v:56$230'.
No latch inferred for signal `\control_raiz.\out_RST' from process `\control_raiz.$proc$control_raiz.v:56$230'.

8.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
  created $dff cell `$procdff$397' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$160_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$398' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$399' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$400' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$100_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$401' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$402' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$403' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
  created direct connection (no actual register cell created).
Creating register for signal `\lsrR.\out_R' using process `\lsrR.$proc$lsrR.v:14$242'.
  created $dff cell `$procdff$404' with negative edge clock.
Creating register for signal `\aux.\out_AUX' using process `\aux.$proc$aux.v:13$241'.
  created $dff cell `$procdff$405' with negative edge clock.
Creating register for signal `\lsrQA.\out_Q' using process `\lsrQA.$proc$lsrQA.v:19$235'.
  created $dff cell `$procdff$406' with negative edge clock.
Creating register for signal `\lsrQA.\reg_A' using process `\lsrQA.$proc$lsrQA.v:19$235'.
  created $dff cell `$procdff$407' with negative edge clock.
Creating register for signal `\lsrQA.\tmp' using process `\lsrQA.$proc$lsrQA.v:19$235'.
  created $dff cell `$procdff$408' with negative edge clock.
Creating register for signal `\acc.\N' using process `\acc.$proc$acc.v:13$231'.
  created $dff cell `$procdff$409' with negative edge clock.
Creating register for signal `\control_raiz.\state' using process `\control_raiz.$proc$control_raiz.v:35$226'.
  created $dff cell `$procdff$410' with positive edge clock.

8.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Found and cleaned up 3 empty switches in `\lsrR.$proc$lsrR.v:14$242'.
Removing empty process `lsrR.$proc$lsrR.v:14$242'.
Found and cleaned up 1 empty switch in `\aux.$proc$aux.v:13$241'.
Removing empty process `aux.$proc$aux.v:13$241'.
Removing empty process `comp.$proc$comp.v:12$236'.
Found and cleaned up 3 empty switches in `\lsrQA.$proc$lsrQA.v:19$235'.
Removing empty process `lsrQA.$proc$lsrQA.v:19$235'.
Removing empty process `acc.$proc$acc.v:23$233'.
Found and cleaned up 2 empty switches in `\acc.$proc$acc.v:13$231'.
Removing empty process `acc.$proc$acc.v:13$231'.
Found and cleaned up 1 empty switch in `\control_raiz.$proc$control_raiz.v:56$230'.
Removing empty process `control_raiz.$proc$control_raiz.v:56$230'.
Found and cleaned up 2 empty switches in `\control_raiz.$proc$control_raiz.v:35$226'.
Removing empty process `control_raiz.$proc$control_raiz.v:35$226'.
Cleaned up 16 empty switches.

8.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module lsrR.
Optimizing module aux.
Optimizing module comp.
Optimizing module lsrQA.
Optimizing module acc.
Optimizing module control_raiz.
Optimizing module raiz_16.

8.6. Executing FLATTEN pass (flatten design).
Deleting now unused module lsrR.
Deleting now unused module aux.
Deleting now unused module comp.
Deleting now unused module lsrQA.
Deleting now unused module acc.
Deleting now unused module control_raiz.

8.7. Executing TRIBUF pass.

8.8. Executing DEMINOUT pass (demote inout ports to input or output).

8.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 11 unused cells and 87 unused wires.

8.11. Executing CHECK pass (checking for obvious problems).
Checking module raiz_16...
Found and reported 0 problems.

8.12. Executing OPT pass (performing simple optimizations).

8.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 4 cells.

8.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raiz_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\acc.$procmux$344.
    dead port 1/2 on $mux $flatten\control_raiz.$procmux$392.
    dead port 1/2 on $mux $flatten\lsrQA.$procmux$300.
    dead port 1/2 on $mux $flatten\lsrQA.$procmux$303.
    dead port 1/2 on $mux $flatten\lsrQA.$procmux$308.
    dead port 1/2 on $mux $flatten\lsrQA.$procmux$311.
    dead port 1/2 on $mux $flatten\lsrQA.$procmux$317.
    dead port 1/2 on $mux $flatten\lsrQA.$procmux$323.
    dead port 1/2 on $mux $flatten\lsrR.$procmux$270.
    dead port 1/2 on $mux $flatten\lsrR.$procmux$273.
    dead port 1/2 on $mux $flatten\lsrR.$procmux$279.
    dead port 1/2 on $mux $flatten\lsrR.$procmux$282.
    dead port 1/2 on $mux $flatten\lsrR.$procmux$288.
Removed 13 multiplexer ports.

8.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raiz_16.
Performed a total of 0 changes.

8.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.12.6. Executing OPT_DFF pass (perform DFF optimizations).

8.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 0 unused cells and 16 unused wires.

8.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.12.9. Rerunning OPT passes. (Maybe there is more to do..)

8.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raiz_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raiz_16.
Performed a total of 0 changes.

8.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.12.13. Executing OPT_DFF pass (perform DFF optimizations).

8.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

8.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.12.16. Finished OPT passes. (There is nothing left to do.)

8.13. Executing FSM pass (extract and optimize FSM).

8.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register raiz_16.control_raiz.state.

8.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\control_raiz.state' from module `\raiz_16'.
  found $dff cell for state register: $flatten\control_raiz.$procdff$410
  root of input selection tree: $flatten\control_raiz.$0\state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\control_raiz.$procmux$355_CMP
  found ctrl input: $flatten\control_raiz.$procmux$360_CMP
  found ctrl input: $flatten\control_raiz.$procmux$366_CMP
  found ctrl input: $flatten\control_raiz.$procmux$388_CMP
  found ctrl input: $flatten\control_raiz.$procmux$374_CMP
  found ctrl input: $flatten\control_raiz.$procmux$390_CMP
  found state code: 4'0000
  found state code: 4'0001
  found ctrl input: \control_raiz.in_K
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: \control_raiz.in_Q [15]
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: \init
  found ctrl output: $flatten\control_raiz.$procmux$390_CMP
  found ctrl output: $flatten\control_raiz.$procmux$388_CMP
  found ctrl output: $flatten\control_raiz.$procmux$374_CMP
  found ctrl output: $flatten\control_raiz.$procmux$366_CMP
  found ctrl output: $flatten\control_raiz.$procmux$360_CMP
  found ctrl output: $flatten\control_raiz.$procmux$355_CMP
  found ctrl output: $flatten\control_raiz.$procmux$351_CMP
  ctrl inputs: { \control_raiz.in_Q [15] \control_raiz.in_K \rst \init }
  ctrl outputs: { $flatten\control_raiz.$0\state[3:0] $flatten\control_raiz.$procmux$351_CMP $flatten\control_raiz.$procmux$355_CMP $flatten\control_raiz.$procmux$360_CMP $flatten\control_raiz.$procmux$366_CMP $flatten\control_raiz.$procmux$374_CMP $flatten\control_raiz.$procmux$388_CMP $flatten\control_raiz.$procmux$390_CMP }
  transition:     4'0000 4'--00 ->     4'0000 11'00000000001
  transition:     4'0000 4'--01 ->     4'0001 11'00010000001
  transition:     4'0000 4'--1- ->     4'0000 11'00000000001
  transition:     4'0100 4'-00- ->     4'0110 11'01100010000
  transition:     4'0100 4'-10- ->     4'0101 11'01010010000
  transition:     4'0100 4'--1- ->     4'0000 11'00000010000
  transition:     4'0010 4'0-0- ->     4'0011 11'00110000010
  transition:     4'0010 4'1-0- ->     4'0100 11'01000000010
  transition:     4'0010 4'--1- ->     4'0000 11'00000000010
  transition:     4'0110 4'--0- ->     4'0001 11'00010100000
  transition:     4'0110 4'--1- ->     4'0000 11'00000100000
  transition:     4'0001 4'--0- ->     4'0010 11'00100000100
  transition:     4'0001 4'--1- ->     4'0000 11'00000000100
  transition:     4'0101 4'--0- ->     4'0000 11'00001000000
  transition:     4'0101 4'--1- ->     4'0000 11'00001000000
  transition:     4'0011 4'--0- ->     4'0100 11'01000001000
  transition:     4'0011 4'--1- ->     4'0000 11'00000001000

8.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\control_raiz.state$411' from module `\raiz_16'.
  Merging pattern 4'--0- and 4'--1- from group (5 0 11'00001000000).
  Merging pattern 4'--1- and 4'--0- from group (5 0 11'00001000000).

8.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 13 unused cells and 13 unused wires.

8.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\control_raiz.state$411' from module `\raiz_16'.
  Removing unused output signal $flatten\control_raiz.$procmux$390_CMP.
  Removing unused output signal $flatten\control_raiz.$procmux$388_CMP.
  Removing unused output signal $flatten\control_raiz.$0\state[3:0] [0].
  Removing unused output signal $flatten\control_raiz.$0\state[3:0] [1].
  Removing unused output signal $flatten\control_raiz.$0\state[3:0] [2].
  Removing unused output signal $flatten\control_raiz.$0\state[3:0] [3].

8.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\control_raiz.state$411' from module `\raiz_16' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------1
  0100 -> -----1-
  0010 -> ----1--
  0110 -> ---1---
  0001 -> --1----
  0101 -> -1-----
  0011 -> 1------

8.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\control_raiz.state$411' from module `raiz_16':
-------------------------------------

  Information on FSM $fsm$\control_raiz.state$411 (\control_raiz.state):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       7

  Input signals:
    0: \init
    1: \rst
    2: \control_raiz.in_K
    3: \control_raiz.in_Q [15]

  Output signals:
    0: $flatten\control_raiz.$procmux$374_CMP
    1: $flatten\control_raiz.$procmux$366_CMP
    2: $flatten\control_raiz.$procmux$360_CMP
    3: $flatten\control_raiz.$procmux$355_CMP
    4: $flatten\control_raiz.$procmux$351_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--00   ->     0 5'00000
      1:     0 4'--1-   ->     0 5'00000
      2:     0 4'--01   ->     4 5'00000
      3:     1 4'--1-   ->     0 5'00100
      4:     1 4'-00-   ->     3 5'00100
      5:     1 4'-10-   ->     5 5'00100
      6:     2 4'--1-   ->     0 5'00000
      7:     2 4'1-0-   ->     1 5'00000
      8:     2 4'0-0-   ->     6 5'00000
      9:     3 4'--1-   ->     0 5'01000
     10:     3 4'--0-   ->     4 5'01000
     11:     4 4'--1-   ->     0 5'00001
     12:     4 4'--0-   ->     2 5'00001
     13:     5 4'----   ->     0 5'10000
     14:     6 4'--1-   ->     0 5'00010
     15:     6 4'--0-   ->     1 5'00010

-------------------------------------

8.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\control_raiz.state$411' from module `\raiz_16'.

8.14. Executing OPT pass (performing simple optimizations).

8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 2 cells.

8.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raiz_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raiz_16.
Performed a total of 0 changes.

8.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\lsrR.$procdff$404 ($dff) from module raiz_16 (D = $flatten\lsrR.$2\out_R[15:0] [15:1], Q = \lsrR.out_R [15:1], rval = 15'000000000000000).
Adding SRST signal on $flatten\lsrR.$procdff$404 ($dff) from module raiz_16 (D = $flatten\lsrR.$3\out_R[15:0] [0], Q = \lsrR.out_R [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$466 ($sdff) from module raiz_16 (D = 1'1, Q = \lsrR.out_R [0]).
Adding EN signal on $auto$ff.cc:266:slice$465 ($sdff) from module raiz_16 (D = \lsrR.out_R [14:0], Q = \lsrR.out_R [15:1]).
Adding EN signal on $flatten\lsrQA.$procdff$407 ($dff) from module raiz_16 (D = $flatten\lsrQA.$0\reg_A[15:0], Q = \lsrQA.reg_A).
Adding SRST signal on $flatten\lsrQA.$procdff$406 ($dff) from module raiz_16 (D = $flatten\lsrQA.$2\out_Q[15:0], Q = \lsrQA.out_Q, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$474 ($sdff) from module raiz_16 (D = $flatten\lsrQA.$2\out_Q[15:0], Q = \lsrQA.out_Q).
Adding EN signal on $flatten\aux.$procdff$405 ($dff) from module raiz_16 (D = { \lsrR.out_R [14:0] 1'1 }, Q = \aux.out_AUX).
Adding SRST signal on $flatten\acc.$procdff$409 ($dff) from module raiz_16 (D = $flatten\acc.$2\N[15:0], Q = \acc.N, rval = 16'0000000000010000).
Adding EN signal on $auto$ff.cc:266:slice$479 ($sdff) from module raiz_16 (D = $flatten\acc.$sub$acc.v:16$232_Y [15:0], Q = \acc.N).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$478 ($dffe) from module raiz_16.

8.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 7 unused cells and 20 unused wires.

8.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.14.9. Rerunning OPT passes. (Maybe there is more to do..)

8.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raiz_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raiz_16.
Performed a total of 0 changes.

8.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.14.13. Executing OPT_DFF pass (perform DFF optimizations).

8.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

8.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.14.16. Finished OPT passes. (There is nothing left to do.)

8.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell raiz_16.$auto$fsm_map.cc:77:implement_pattern_cache$449 ($eq).
Removed top 16 bits (of 32) from port Y of cell raiz_16.$flatten\comp.$add$comp.v:13$240 ($add).
Removed top 16 bits (of 32) from port B of cell raiz_16.$flatten\comp.$add$comp.v:13$240 ($add).
Removed top 31 bits (of 32) from port B of cell raiz_16.$flatten\comp.$add$comp.v:13$239 ($add).
Removed top 16 bits (of 32) from port Y of cell raiz_16.$flatten\comp.$add$comp.v:13$239 ($add).
Removed top 16 bits (of 32) from port A of cell raiz_16.$flatten\comp.$add$comp.v:13$239 ($add).
Removed top 16 bits (of 32) from port A of cell raiz_16.$flatten\comp.$not$comp.v:13$238 ($not).
Removed top 16 bits (of 32) from port Y of cell raiz_16.$flatten\comp.$not$comp.v:13$238 ($not).
Removed top 30 bits (of 32) from port B of cell raiz_16.$flatten\acc.$sub$acc.v:16$232 ($sub).
Removed top 16 bits (of 32) from port Y of cell raiz_16.$flatten\acc.$sub$acc.v:16$232 ($sub).
Removed top 16 bits (of 32) from wire raiz_16.$flatten\acc.$sub$acc.v:16$232_Y.
Removed top 16 bits (of 32) from wire raiz_16.$flatten\comp.$add$comp.v:13$239_Y.
Removed top 16 bits (of 32) from wire raiz_16.$flatten\comp.$not$comp.v:13$238_Y.

8.16. Executing PEEPOPT pass (run peephole optimizers).

8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 0 unused cells and 4 unused wires.

8.18. Executing SHARE pass (SAT-based resource sharing).

8.19. Executing TECHMAP pass (map to technology primitives).

8.19.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

8.19.2. Continuing TECHMAP pass.
No more expansions possible.

8.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

8.22. Executing TECHMAP pass (map to technology primitives).

8.22.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.22.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

8.22.3. Continuing TECHMAP pass.
No more expansions possible.

8.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module raiz_16:
  creating $macc model for $flatten\acc.$sub$acc.v:16$232 ($sub).
  creating $macc model for $flatten\comp.$add$comp.v:13$239 ($add).
  creating $macc model for $flatten\comp.$add$comp.v:13$240 ($add).
  merging $macc model for $flatten\comp.$add$comp.v:13$239 into $flatten\comp.$add$comp.v:13$240.
  creating $alu model for $macc $flatten\comp.$add$comp.v:13$240.
  creating $alu model for $macc $flatten\acc.$sub$acc.v:16$232.
  creating $alu cell for $flatten\acc.$sub$acc.v:16$232: $auto$alumacc.cc:485:replace_alu$486
  creating $alu cell for $flatten\comp.$add$comp.v:13$240: $auto$alumacc.cc:485:replace_alu$489
  created 2 $alu and 0 $macc cells.

8.24. Executing OPT pass (performing simple optimizations).

8.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raiz_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raiz_16.
Performed a total of 0 changes.

8.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.24.6. Executing OPT_DFF pass (perform DFF optimizations).

8.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 1 unused cells and 1 unused wires.

8.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.24.9. Rerunning OPT passes. (Maybe there is more to do..)

8.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raiz_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raiz_16.
Performed a total of 0 changes.

8.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.24.13. Executing OPT_DFF pass (perform DFF optimizations).

8.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

8.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.24.16. Finished OPT passes. (There is nothing left to do.)

8.25. Executing MEMORY pass.

8.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

8.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

8.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

8.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

8.28. Executing TECHMAP pass (map to technology primitives).

8.28.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

8.28.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

8.28.3. Continuing TECHMAP pass.
No more expansions possible.

8.29. Executing OPT pass (performing simple optimizations).

8.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.29.3. Executing OPT_DFF pass (perform DFF optimizations).

8.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 1 unused cells and 5 unused wires.

8.29.5. Finished fast OPT passes.

8.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.31. Executing OPT pass (performing simple optimizations).

8.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raiz_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raiz_16.
Performed a total of 0 changes.

8.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$480 ($sdffe) from module raiz_16 (D = \acc.N [0], Q = \acc.N [0]).
Handling D = Q on $auto$ff.cc:266:slice$628 ($sdffe) from module raiz_16 (conecting SRST instead).
Adding SRST signal on $auto$ff.cc:266:slice$471 ($dffe) from module raiz_16 (D = \in_RR [1:0], Q = \lsrQA.reg_A [1:0], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$628 ($dffe) from module raiz_16.

8.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 2 unused cells and 2 unused wires.

8.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.31.9. Rerunning OPT passes. (Maybe there is more to do..)

8.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raiz_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raiz_16.
Performed a total of 0 changes.

8.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.31.13. Executing OPT_DFF pass (perform DFF optimizations).

8.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

8.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.31.16. Finished OPT passes. (There is nothing left to do.)

8.32. Executing TECHMAP pass (map to technology primitives).

8.32.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.32.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

8.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.

8.33. Executing OPT pass (performing simple optimizations).

8.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raiz_16'.
Removed a total of 0 cells.

8.33.3. Executing OPT_DFF pass (perform DFF optimizations).

8.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 82 unused cells and 130 unused wires.

8.33.5. Finished fast OPT passes.

8.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

8.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.36. Executing TECHMAP pass (map to technology primitives).

8.36.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

8.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_NP0P_ for cells of type $_SDFFE_NP0P_.
Using template $paramod\$_DFFE_NP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_NP_.
Using template \$_SDFFE_NP1P_ for cells of type $_SDFFE_NP1P_.
No more expansions possible.

8.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module raiz_16.

8.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

8.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in raiz_16.

8.40. Executing ATTRMVCP pass (move or copy attributes).

8.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..
Removed 0 unused cells and 467 unused wires.

8.42. Executing TECHMAP pass (map to technology primitives).

8.42.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

8.42.2. Continuing TECHMAP pass.
No more expansions possible.

8.43. Executing ABC pass (technology mapping using ABC).

8.43.1. Extracting gate netlist of module `\raiz_16' to `<abc-temp-dir>/input.blif'..
Extracted 95 gates and 194 wires to a netlist network with 99 inputs and 57 outputs.

8.43.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =      60.
ABC: Participating nodes from both networks       =     124.
ABC: Participating nodes from the first network   =      61. (  96.83 % of nodes)
ABC: Participating nodes from the second network  =      63. ( 100.00 % of nodes)
ABC: Node pairs (any polarity)                    =      61. (  96.83 % of names can be moved)
ABC: Node pairs (same polarity)                   =      57. (  90.48 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

8.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       62
ABC RESULTS:        internal signals:       38
ABC RESULTS:           input signals:       99
ABC RESULTS:          output signals:       57
Removing temp directory.
Removed 0 unused cells and 158 unused wires.

8.44. Executing TECHMAP pass (map to technology primitives).

8.44.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
No more expansions possible.

8.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in raiz_16.
  Optimizing lut $abc$1301$auto$blifparse.cc:525:parse_blif$1339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1301$auto$blifparse.cc:525:parse_blif$1345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 124 unused wires.

8.46. Executing AUTONAME pass.
Renamed 577 objects in module raiz_16 (10 iterations).

8.47. Executing HIERARCHY pass (managing design hierarchy).

8.47.1. Analyzing design hierarchy..
Top module:  \raiz_16

8.47.2. Analyzing design hierarchy..
Top module:  \raiz_16
Removed 0 unused modules.

8.48. Printing statistics.

=== raiz_16 ===

   Number of wires:                 99
   Number of wire bits:            468
   Number of public wires:          99
   Number of public wire bits:     468
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     CCU2C                          16
     LUT4                           62
     PFUMX                           2
     TRELLIS_FF                     85

8.49. Executing CHECK pass (checking for obvious problems).
Checking module raiz_16...
Found and reported 0 problems.

8.50. Executing JSON backend.

9. Executing FSM pass (extract and optimize FSM).

9.1. Executing FSM_DETECT pass (finding FSMs in design).

9.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raiz_16..

9.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10. Executing Verilog backend.

10.1. Executing BMUXMAP pass.

10.2. Executing DEMUXMAP pass.
Dumping module `\raiz_16'.

End of script. Logfile hash: 252b2b9ae7, CPU: user 0.92s system 0.03s, MEM: 25.25 MB peak
Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel-puentes/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 44% 27x read_verilog (0 sec), 14% 1x abc (0 sec), ...
