<?xml version="1.0" encoding="utf-8"?><?workdir /Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf?><?workdir-uri file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf/?><?path2project?><?path2project-uri ./?><?path2rootmap-uri ./?><?doctype-public -//OASIS//DTD DITA Reference//EN?><?doctype-system reference.dtd?><reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" xmlns:dita-ot="http://dita-ot.sourceforge.net/ns/201007/dita-ot" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" domains="(topic reference) (topic abbrev-d) a(props deliveryTarget) (topic equation-d) (topic hazard-d) (topic hi-d) (topic indexing-d) (topic markup-d) (topic mathml-d) (topic pr-d) (topic relmgmt-d) (topic sw-d) (topic svg-d) (topic ui-d) (topic ut-d) (topic markup-d xml-d)" id="qth1477902972967" outputclass="nolist" xml:lang="en-us" xtrc="reference:1;3:215" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">
  <title class="- topic/title " xtrc="title:1;4:33" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">L1 data memory system</title>
  <titlealts class="- topic/titlealts " xtrc="titlealts:1;5:41" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">
    <navtitle class="- topic/navtitle " xtrc="navtitle:1;6:41" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">L1 data memory system</navtitle>
  </titlealts>
  <shortdesc class="- topic/shortdesc " xtrc="shortdesc:1;8:41" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">The L1 data cache is organized as a <term class="- topic/term " xtrc="term:1;8:105" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">Virtually
      Indexed, Physically Tagged</term> (VIPT) cache featuring four ways.</shortdesc>
  <prolog class="- topic/prolog " xtrc="prolog:1;10:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">
    <publisherinformation class="- topic/publisher bookmap/publisherinformation " xtrc="publisherinformation:1;29:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <organization class="- topic/data bookmap/organization " xtrc="organization:1;30:70" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"> </organization>
            <published class="- topic/data bookmap/published " xtrc="published:1;31:64" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <publishtype class="- topic/data bookmap/publishtype " value="final" xtrc="publishtype:1;32:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </published>
        </publisherinformation><permissions class="- topic/permissions " view="nonconfidential" xtrc="permissions:1;35:75" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/><metadata class="- topic/metadata "><prodinfo class="- topic/prodinfo " xtrc="prodinfo:1;44:45" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <prodname class="- topic/prodname " xtrc="prodname:1;45:49" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">ARM Cortex-A76 Core</prodname>
            <vrmlist class="- topic/vrmlist " xtrc="vrmlist:1;46:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <vrm class="- topic/vrm " otherprops="hardware" version="0400" xtrc="vrm:1;47:81" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </vrmlist>
        </prodinfo></metadata>
  </prolog>
  <refbody class="- topic/body        reference/refbody " xtrc="refbody:1;13:59" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">
    <section class="- topic/section " xtrc="section:1;14:39" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">
      <dl class="- topic/dl " xtrc="dl:1;15:31" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">
        <dlentry class="- topic/dlentry " xtrc="dlentry:1;16:43" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">
          <dt class="- topic/dt " xtrc="dt:1;17:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">Data cache <term class="- topic/term " keyref="invalidate" xtrc="term:2;17:72" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">invalidate</term> on reset</dt>
          <dd class="- topic/dd " xtrc="dd:1;18:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml"><p class="- topic/p " xtrc="p:1;18:57" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">The Armv8-A architecture does not support an operation to  the entire
              data cache. If software requires this function, it must be constructed by iterating
              over the cache geometry and executing a series of individual  by set/way
              instructions.</p></dd>
        </dlentry>
      </dl>
    </section>
  </refbody>
<related-links class="- topic/related-links " xtrc="related-links:1;26:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml"><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925" xtrc="linkpool:1;26:112" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml"><linkpool class="- topic/linkpool " xtrc="linkpool:2;26:148" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml"><link class="- topic/link " format="dita" href="xys1477903874395.xml" role="child" scope="local" type="reference" xtrc="link:1;26:262" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:1;26:298" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">Ares/Enyo Memory system implementation</linktext><desc class="- topic/desc " xtrc="desc:1;26:375" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">This section describes the implementation of the L1 memory 		system.</desc></link><link class="- topic/link " format="dita" href="joh1440667114315.xml" role="child" scope="local" type="reference" xtrc="link:2;26:571" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:2;26:607" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">Internal exclusive monitor</linktext><desc class="- topic/desc " xtrc="desc:2;26:672" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">The <ph class="- topic/ph " xtrc="ph:1;26:700" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml"><keyword class="- topic/keyword " xtrc="keyword:1;26:734" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:1;26:771" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:2;26:826" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/qth1477902972967.xml">â€‘A76</keyword></ph> core L1 memory system has an internal exclusive monitor.</desc></link></linkpool></linkpool></related-links></reference>