{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665645005593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665645005593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 16:10:05 2022 " "Processing started: Thu Oct 13 16:10:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665645005593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645005593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off camtest -c camtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off camtest -c camtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645005593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665645006075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665645006075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/vga_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_core " "Found entity 1: vga_core" {  } { { "vga_core.v" "" { Text "C:/Users/IDEA/Desktop/camtest/vga_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/IDEA/Desktop/camtest/top_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface " "Found entity 1: sdram_interface" {  } { { "sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_top.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_top " "Found entity 1: i2c_top" {  } { { "i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camtest/i2c_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_explicit.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_explicit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_explicit " "Found entity 1: debounce_explicit" {  } { { "debounce_explicit.v" "" { Text "C:/Users/IDEA/Desktop/camtest/debounce_explicit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014407 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "CORE_GENERATION_INFO dcm_25MHz.v(67) " "Unrecognized synthesis attribute \"CORE_GENERATION_INFO\" at dcm_25MHz.v(67)" {  } { { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcm_25mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file dcm_25mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_25MHz " "Found entity 1: dcm_25MHz" {  } { { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014407 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "CORE_GENERATION_INFO dcm_24MHz.v(67) " "Unrecognized synthesis attribute \"CORE_GENERATION_INFO\" at dcm_24MHz.v(67)" {  } { { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcm_24mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file dcm_24mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_24MHz " "Found entity 1: dcm_24MHz" {  } { { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014407 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "CORE_GENERATION_INFO dcm_165MHz.v(67) " "Unrecognized synthesis attribute \"CORE_GENERATION_INFO\" at dcm_165MHz.v(67)" {  } { { "dcm_165MHz.v" "" { Text "C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcm_165mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file dcm_165mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_165MHz " "Found entity 1: dcm_165MHz" {  } { { "dcm_165MHz.v" "" { Text "C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_interface " "Found entity 1: camera_interface" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asyn_fifo.v(59) " "Verilog HDL information at asyn_fifo.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asyn_fifo.v(92) " "Verilog HDL information at asyn_fifo.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyn_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file asyn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_fifo " "Found entity 1: asyn_fifo" {  } { { "asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014438 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_port_sync " "Found entity 2: dual_port_sync" {  } { { "asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camtest.v 1 1 " "Found 1 design units, including 1 entities, in source file camtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 camtest " "Found entity 1: camtest" {  } { { "camtest.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665645014438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_out vga_interface.v(66) " "Verilog HDL Implicit Net warning at vga_interface.v(66): created implicit net for \"clk_out\"" {  } { { "vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/vga_interface.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET vga_interface.v(80) " "Verilog HDL Implicit Net warning at vga_interface.v(80): created implicit net for \"RESET\"" {  } { { "vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/vga_interface.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOCKED vga_interface.v(81) " "Verilog HDL Implicit Net warning at vga_interface.v(81): created implicit net for \"LOCKED\"" {  } { { "vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/vga_interface.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET top_module.v(125) " "Verilog HDL Implicit Net warning at top_module.v(125): created implicit net for \"RESET\"" {  } { { "top_module.v" "" { Text "C:/Users/IDEA/Desktop/camtest/top_module.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOCKED top_module.v(126) " "Verilog HDL Implicit Net warning at top_module.v(126): created implicit net for \"LOCKED\"" {  } { { "top_module.v" "" { Text "C:/Users/IDEA/Desktop/camtest/top_module.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkin1 dcm_25MHz.v(80) " "Verilog HDL Implicit Net warning at dcm_25MHz.v(80): created implicit net for \"clkin1\"" {  } { { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkin1 dcm_24MHz.v(80) " "Verilog HDL Implicit Net warning at dcm_24MHz.v(80): created implicit net for \"clkin1\"" {  } { { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkin1 dcm_165MHz.v(80) " "Verilog HDL Implicit Net warning at dcm_165MHz.v(80): created implicit net for \"clkin1\"" {  } { { "dcm_165MHz.v" "" { Text "C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET camera_interface.v(386) " "Verilog HDL Implicit Net warning at camera_interface.v(386): created implicit net for \"RESET\"" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 386 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOCKED camera_interface.v(387) " "Verilog HDL Implicit Net warning at camera_interface.v(387): created implicit net for \"LOCKED\"" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET camtest.v(123) " "Verilog HDL Implicit Net warning at camtest.v(123): created implicit net for \"RESET\"" {  } { { "camtest.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camtest.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOCKED camtest.v(124) " "Verilog HDL Implicit Net warning at camtest.v(124): created implicit net for \"LOCKED\"" {  } { { "camtest.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camtest.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "camtest " "Elaborating entity \"camtest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665645014469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_interface camera_interface:m0 " "Elaborating entity \"camera_interface\" for hierarchy \"camera_interface:m0\"" {  } { { "camtest.v" "m0" { Text "C:/Users/IDEA/Desktop/camtest/camtest.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 camera_interface.v(302) " "Verilog HDL assignment warning at camera_interface.v(302): truncated value with size 32 to match size of target (8)" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014511 "|camtest|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 camera_interface.v(312) " "Verilog HDL assignment warning at camera_interface.v(312): truncated value with size 32 to match size of target (8)" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014511 "|camtest|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 camera_interface.v(322) " "Verilog HDL assignment warning at camera_interface.v(322): truncated value with size 32 to match size of target (8)" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014511 "|camtest|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 camera_interface.v(331) " "Verilog HDL assignment warning at camera_interface.v(331): truncated value with size 32 to match size of target (8)" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014511 "|camtest|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.data_a 0 camera_interface.v(57) " "Net \"message.data_a\" at camera_interface.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1665645014511 "|camtest|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.waddr_a 0 camera_interface.v(57) " "Net \"message.waddr_a\" at camera_interface.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1665645014511 "|camtest|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.we_a 0 camera_interface.v(57) " "Net \"message.we_a\" at camera_interface.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1665645014511 "|camtest|camera_interface:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_top camera_interface:m0\|i2c_top:m0 " "Elaborating entity \"i2c_top\" for hierarchy \"camera_interface:m0\|i2c_top:m0\"" {  } { { "camera_interface.v" "m0" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_top.v(92) " "Verilog HDL assignment warning at i2c_top.v(92): truncated value with size 32 to match size of target (9)" {  } { { "i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camtest/i2c_top.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014542 "|camtest|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(117) " "Verilog HDL assignment warning at i2c_top.v(117): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camtest/i2c_top.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014542 "|camtest|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(129) " "Verilog HDL assignment warning at i2c_top.v(129): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camtest/i2c_top.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014542 "|camtest|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(130) " "Verilog HDL assignment warning at i2c_top.v(130): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camtest/i2c_top.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014542 "|camtest|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(161) " "Verilog HDL assignment warning at i2c_top.v(161): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camtest/i2c_top.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014542 "|camtest|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(201) " "Verilog HDL assignment warning at i2c_top.v(201): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camtest/i2c_top.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014542 "|camtest|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(202) " "Verilog HDL assignment warning at i2c_top.v(202): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camtest/i2c_top.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014542 "|camtest|camera_interface:m0|i2c_top:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_24MHz camera_interface:m0\|dcm_24MHz:m1 " "Elaborating entity \"dcm_24MHz\" for hierarchy \"camera_interface:m0\|dcm_24MHz:m1\"" {  } { { "camera_interface.v" "m1" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_fifo camera_interface:m0\|asyn_fifo:m2 " "Elaborating entity \"asyn_fifo\" for hierarchy \"camera_interface:m0\|asyn_fifo:m2\"" {  } { { "camera_interface.v" "m2" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014604 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_ptr_sync asyn_fifo.v(82) " "Verilog HDL or VHDL warning at asyn_fifo.v(82): object \"w_ptr_sync\" assigned a value but never read" {  } { { "asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665645014604 "|camtest|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 asyn_fifo.v(71) " "Verilog HDL assignment warning at asyn_fifo.v(71): truncated value with size 32 to match size of target (4)" {  } { { "asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014604 "|camtest|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 asyn_fifo.v(72) " "Verilog HDL assignment warning at asyn_fifo.v(72): truncated value with size 32 to match size of target (10)" {  } { { "asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014604 "|camtest|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 asyn_fifo.v(102) " "Verilog HDL assignment warning at asyn_fifo.v(102): truncated value with size 32 to match size of target (4)" {  } { { "asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014604 "|camtest|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 asyn_fifo.v(103) " "Verilog HDL assignment warning at asyn_fifo.v(103): truncated value with size 32 to match size of target (10)" {  } { { "asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014604 "|camtest|camera_interface:m0|asyn_fifo:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_sync camera_interface:m0\|asyn_fifo:m2\|dual_port_sync:m0 " "Elaborating entity \"dual_port_sync\" for hierarchy \"camera_interface:m0\|asyn_fifo:m2\|dual_port_sync:m0\"" {  } { { "asyn_fifo.v" "m0" { Text "C:/Users/IDEA/Desktop/camtest/asyn_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_explicit camera_interface:m0\|debounce_explicit:m3 " "Elaborating entity \"debounce_explicit\" for hierarchy \"camera_interface:m0\|debounce_explicit:m3\"" {  } { { "camera_interface.v" "m3" { Text "C:/Users/IDEA/Desktop/camtest/camera_interface.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce_explicit.v(88) " "Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21)" {  } { { "debounce_explicit.v" "" { Text "C:/Users/IDEA/Desktop/camtest/debounce_explicit.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014636 "|camtest|camera_interface:m0|debounce_explicit:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 debounce_explicit.v(89) " "Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1)" {  } { { "debounce_explicit.v" "" { Text "C:/Users/IDEA/Desktop/camtest/debounce_explicit.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014636 "|camtest|camera_interface:m0|debounce_explicit:m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface sdram_interface:m1 " "Elaborating entity \"sdram_interface\" for hierarchy \"sdram_interface:m1\"" {  } { { "camtest.v" "m1" { Text "C:/Users/IDEA/Desktop/camtest/camtest.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_interface.v(66) " "Verilog HDL assignment warning at sdram_interface.v(66): truncated value with size 32 to match size of target (1)" {  } { { "sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_interface.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014651 "|camtest|sdram_interface:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_interface.v(72) " "Verilog HDL assignment warning at sdram_interface.v(72): truncated value with size 32 to match size of target (15)" {  } { { "sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_interface.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014651 "|camtest|sdram_interface:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_interface.v(78) " "Verilog HDL assignment warning at sdram_interface.v(78): truncated value with size 32 to match size of target (15)" {  } { { "sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_interface.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014651 "|camtest|sdram_interface:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_interface.v(82) " "Verilog HDL assignment warning at sdram_interface.v(82): truncated value with size 32 to match size of target (1)" {  } { { "sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_interface.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014651 "|camtest|sdram_interface:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_interface:m1\|sdram_controller:m0 " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_interface:m1\|sdram_controller:m0\"" {  } { { "sdram_interface.v" "m0" { Text "C:/Users/IDEA/Desktop/camtest/sdram_interface.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(219) " "Verilog HDL assignment warning at sdram_controller.v(219): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(226) " "Verilog HDL assignment warning at sdram_controller.v(226): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(232) " "Verilog HDL assignment warning at sdram_controller.v(232): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(238) " "Verilog HDL assignment warning at sdram_controller.v(238): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_controller.v(247) " "Verilog HDL assignment warning at sdram_controller.v(247): truncated value with size 32 to match size of target (1)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(251) " "Verilog HDL assignment warning at sdram_controller.v(251): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(260) " "Verilog HDL assignment warning at sdram_controller.v(260): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(275) " "Verilog HDL assignment warning at sdram_controller.v(275): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_controller.v(290) " "Verilog HDL assignment warning at sdram_controller.v(290): truncated value with size 32 to match size of target (10)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(295) " "Verilog HDL assignment warning at sdram_controller.v(295): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_controller.v(308) " "Verilog HDL assignment warning at sdram_controller.v(308): truncated value with size 32 to match size of target (10)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_controller.v(314) " "Verilog HDL assignment warning at sdram_controller.v(314): truncated value with size 32 to match size of target (10)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(321) " "Verilog HDL assignment warning at sdram_controller.v(321): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665645014667 "|camtest|sdram_interface:m1|sdram_controller:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:m2 " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:m2\"" {  } { { "camtest.v" "m2" { Text "C:/Users/IDEA/Desktop/camtest/camtest.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014698 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vga_interface.v(55) " "Verilog HDL Case Statement warning at vga_interface.v(55): case item expression covers a value already covered by a previous case item" {  } { { "vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camtest/vga_interface.v" 55 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1665645014698 "|camtest|vga_interface:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_core vga_interface:m2\|vga_core:m0 " "Elaborating entity \"vga_core\" for hierarchy \"vga_interface:m2\|vga_core:m0\"" {  } { { "vga_interface.v" "m0" { Text "C:/Users/IDEA/Desktop/camtest/vga_interface.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_25MHz vga_interface:m2\|dcm_25MHz:m1 " "Elaborating entity \"dcm_25MHz\" for hierarchy \"vga_interface:m2\|dcm_25MHz:m1\"" {  } { { "vga_interface.v" "m1" { Text "C:/Users/IDEA/Desktop/camtest/vga_interface.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_165MHz dcm_165MHz:m3 " "Elaborating entity \"dcm_165MHz\" for hierarchy \"dcm_165MHz:m3\"" {  } { { "camtest.v" "m3" { Text "C:/Users/IDEA/Desktop/camtest/camtest.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665645014776 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dcm_sp_inst DCM_SP " "Node instance \"dcm_sp_inst\" instantiates undefined entity \"DCM_SP\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dcm_24MHz.v" "dcm_sp_inst" { Text "C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clkf_buf BUFG " "Node instance \"clkf_buf\" instantiates undefined entity \"BUFG\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dcm_24MHz.v" "clkf_buf" { Text "C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v" 140 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clkout1_buf BUFG " "Node instance \"clkout1_buf\" instantiates undefined entity \"BUFG\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dcm_24MHz.v" "clkout1_buf" { Text "C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v" 144 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "oddr2_primitive ODDR2 " "Node instance \"oddr2_primitive\" instantiates undefined entity \"ODDR2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdram_controller.v" "oddr2_primitive" { Text "C:/Users/IDEA/Desktop/camtest/sdram_controller.v" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dcm_sp_inst DCM_SP " "Node instance \"dcm_sp_inst\" instantiates undefined entity \"DCM_SP\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dcm_25MHz.v" "dcm_sp_inst" { Text "C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clkf_buf BUFG " "Node instance \"clkf_buf\" instantiates undefined entity \"BUFG\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dcm_25MHz.v" "clkf_buf" { Text "C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v" 140 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clkout1_buf BUFG " "Node instance \"clkout1_buf\" instantiates undefined entity \"BUFG\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dcm_25MHz.v" "clkout1_buf" { Text "C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v" 144 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "oddr2_primitive ODDR2 " "Node instance \"oddr2_primitive\" instantiates undefined entity \"ODDR2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "camtest.v" "oddr2_primitive" { Text "C:/Users/IDEA/Desktop/camtest/camtest.v" 114 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dcm_sp_inst DCM_SP " "Node instance \"dcm_sp_inst\" instantiates undefined entity \"DCM_SP\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dcm_165MHz.v" "dcm_sp_inst" { Text "C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clkf_buf BUFG " "Node instance \"clkf_buf\" instantiates undefined entity \"BUFG\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dcm_165MHz.v" "clkf_buf" { Text "C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v" 140 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clkout1_buf BUFG " "Node instance \"clkout1_buf\" instantiates undefined entity \"BUFG\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dcm_165MHz.v" "clkout1_buf" { Text "C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v" 144 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665645014823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IDEA/Desktop/camtest/output_files/camtest.map.smsg " "Generated suppressed messages file C:/Users/IDEA/Desktop/camtest/output_files/camtest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014870 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 55 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665645014901 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 13 16:10:14 2022 " "Processing ended: Thu Oct 13 16:10:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665645014901 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665645014901 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665645014901 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665645014901 ""}
