Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 28 21:54:31 2020
| Host         : DESKTOP-QGQQMFB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.707    -4820.594                   1058                 2301        0.117        0.000                      0                 2301        4.500        0.000                       0                   790  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -6.707    -4820.594                   1058                 2301        0.117        0.000                      0                 2301        4.500        0.000                       0                   790  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :         1058  Failing Endpoints,  Worst Slack       -6.707ns,  Total Violation    -4820.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.707ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.504ns  (logic 4.345ns (26.327%)  route 12.159ns (73.673%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.246    14.504    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.276    14.780 r  beta/regfile_system/mem_reg_i_50/O
                         net (fo=2, routed)           0.000    14.780    beta/regfile_system/mem_reg_i_50_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    14.874 r  beta/regfile_system/io_led_OBUF[11]_inst_i_20/O
                         net (fo=3, routed)           0.892    15.766    beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.316    16.082 r  beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica/O
                         net (fo=40, routed)          0.961    17.043    beta/regfile_system/M_pc_q_reg[2][3]_repN
    SLICE_X49Y49         LUT5 (Prop_lut5_I3_O)        0.124    17.167 r  beta/regfile_system/io_led_OBUF[15]_inst_i_68/O
                         net (fo=4, routed)           1.121    18.289    beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.413 r  beta/regfile_system/io_led_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.681    19.094    beta/regfile_system/s01_in[4]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.218 r  beta/regfile_system/M_registers_q[484]_i_6/O
                         net (fo=2, routed)           0.829    20.047    beta/control_system/M_shifter__s[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  beta/control_system/M_registers_q[484]_i_2/O
                         net (fo=1, routed)           0.452    20.623    beta/control_system/M_registers_q[484]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  beta/control_system/M_registers_q[484]_i_1/O
                         net (fo=31, routed)          0.895    21.642    beta/regfile_system/M_registers_q_reg[4]_0
    SLICE_X44Y42         FDRE                                         r  beta/regfile_system/M_registers_q_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.447    14.852    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  beta/regfile_system/M_registers_q_reg[132]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)       -0.061    14.935    beta/regfile_system/M_registers_q_reg[132]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -21.642    
  -------------------------------------------------------------------
                         slack                                 -6.707    

Slack (VIOLATED) :        -6.705ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.483ns  (logic 4.345ns (26.361%)  route 12.138ns (73.639%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.246    14.504    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.276    14.780 r  beta/regfile_system/mem_reg_i_50/O
                         net (fo=2, routed)           0.000    14.780    beta/regfile_system/mem_reg_i_50_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    14.874 r  beta/regfile_system/io_led_OBUF[11]_inst_i_20/O
                         net (fo=3, routed)           0.892    15.766    beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.316    16.082 r  beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica/O
                         net (fo=40, routed)          0.961    17.043    beta/regfile_system/M_pc_q_reg[2][3]_repN
    SLICE_X49Y49         LUT5 (Prop_lut5_I3_O)        0.124    17.167 r  beta/regfile_system/io_led_OBUF[15]_inst_i_68/O
                         net (fo=4, routed)           1.121    18.289    beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.413 r  beta/regfile_system/io_led_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.681    19.094    beta/regfile_system/s01_in[4]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.218 r  beta/regfile_system/M_registers_q[484]_i_6/O
                         net (fo=2, routed)           0.829    20.047    beta/control_system/M_shifter__s[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  beta/control_system/M_registers_q[484]_i_2/O
                         net (fo=1, routed)           0.452    20.623    beta/control_system/M_registers_q[484]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  beta/control_system/M_registers_q[484]_i_1/O
                         net (fo=31, routed)          0.874    21.621    beta/regfile_system/M_registers_q_reg[4]_0
    SLICE_X41Y48         FDRE                                         r  beta/regfile_system/M_registers_q_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.448    14.853    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  beta/regfile_system/M_registers_q_reg[484]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)       -0.081    14.916    beta/regfile_system/M_registers_q_reg[484]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -21.621    
  -------------------------------------------------------------------
                         slack                                 -6.705    

Slack (VIOLATED) :        -6.705ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.592ns  (logic 4.469ns (26.935%)  route 12.123ns (73.065%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=1 LUT5=5 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.246    14.504    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.276    14.780 r  beta/regfile_system/mem_reg_i_50/O
                         net (fo=2, routed)           0.000    14.780    beta/regfile_system/mem_reg_i_50_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    14.874 r  beta/regfile_system/io_led_OBUF[11]_inst_i_20/O
                         net (fo=3, routed)           0.892    15.766    beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.316    16.082 r  beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica/O
                         net (fo=40, routed)          0.961    17.043    beta/regfile_system/M_pc_q_reg[2][3]_repN
    SLICE_X49Y49         LUT5 (Prop_lut5_I3_O)        0.124    17.167 r  beta/regfile_system/io_led_OBUF[15]_inst_i_68/O
                         net (fo=4, routed)           1.121    18.289    beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.413 r  beta/regfile_system/io_led_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.681    19.094    beta/regfile_system/s01_in[4]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.218 r  beta/regfile_system/M_registers_q[484]_i_6/O
                         net (fo=2, routed)           0.829    20.047    beta/control_system/M_shifter__s[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  beta/control_system/M_registers_q[484]_i_2/O
                         net (fo=1, routed)           0.452    20.623    beta/control_system/M_registers_q[484]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  beta/control_system/M_registers_q[484]_i_1/O
                         net (fo=31, routed)          0.859    21.606    buttoncond_gen_0[1].buttoncond/D[3]
    SLICE_X45Y42         LUT5 (Prop_lut5_I2_O)        0.124    21.730 r  buttoncond_gen_0[1].buttoncond/M_registers_q[388]_i_1/O
                         net (fo=1, routed)           0.000    21.730    beta/regfile_system/M_registers_q_reg[398]_0[17]
    SLICE_X45Y42         FDRE                                         r  beta/regfile_system/M_registers_q_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.447    14.852    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  beta/regfile_system/M_registers_q_reg[388]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X45Y42         FDRE (Setup_fdre_C_D)        0.029    15.025    beta/regfile_system/M_registers_q_reg[388]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -21.730    
  -------------------------------------------------------------------
                         slack                                 -6.705    

Slack (VIOLATED) :        -6.689ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.464ns  (logic 4.345ns (26.391%)  route 12.119ns (73.609%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.246    14.504    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.276    14.780 r  beta/regfile_system/mem_reg_i_50/O
                         net (fo=2, routed)           0.000    14.780    beta/regfile_system/mem_reg_i_50_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    14.874 r  beta/regfile_system/io_led_OBUF[11]_inst_i_20/O
                         net (fo=3, routed)           0.892    15.766    beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.316    16.082 r  beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica/O
                         net (fo=40, routed)          0.961    17.043    beta/regfile_system/M_pc_q_reg[2][3]_repN
    SLICE_X49Y49         LUT5 (Prop_lut5_I3_O)        0.124    17.167 r  beta/regfile_system/io_led_OBUF[15]_inst_i_68/O
                         net (fo=4, routed)           1.121    18.289    beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.413 r  beta/regfile_system/io_led_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.681    19.094    beta/regfile_system/s01_in[4]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.218 r  beta/regfile_system/M_registers_q[484]_i_6/O
                         net (fo=2, routed)           0.829    20.047    beta/control_system/M_shifter__s[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  beta/control_system/M_registers_q[484]_i_2/O
                         net (fo=1, routed)           0.452    20.623    beta/control_system/M_registers_q[484]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  beta/control_system/M_registers_q[484]_i_1/O
                         net (fo=31, routed)          0.855    21.602    beta/regfile_system/M_registers_q_reg[4]_0
    SLICE_X39Y45         FDRE                                         r  beta/regfile_system/M_registers_q_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.445    14.850    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  beta/regfile_system/M_registers_q_reg[468]/C
                         clock pessimism              0.179    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)       -0.081    14.913    beta/regfile_system/M_registers_q_reg[468]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -21.602    
  -------------------------------------------------------------------
                         slack                                 -6.689    

Slack (VIOLATED) :        -6.677ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[340]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.473ns  (logic 4.345ns (26.377%)  route 12.128ns (73.623%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.246    14.504    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.276    14.780 r  beta/regfile_system/mem_reg_i_50/O
                         net (fo=2, routed)           0.000    14.780    beta/regfile_system/mem_reg_i_50_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    14.874 r  beta/regfile_system/io_led_OBUF[11]_inst_i_20/O
                         net (fo=3, routed)           0.892    15.766    beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.316    16.082 r  beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica/O
                         net (fo=40, routed)          0.961    17.043    beta/regfile_system/M_pc_q_reg[2][3]_repN
    SLICE_X49Y49         LUT5 (Prop_lut5_I3_O)        0.124    17.167 r  beta/regfile_system/io_led_OBUF[15]_inst_i_68/O
                         net (fo=4, routed)           1.121    18.289    beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.413 r  beta/regfile_system/io_led_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.681    19.094    beta/regfile_system/s01_in[4]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.218 r  beta/regfile_system/M_registers_q[484]_i_6/O
                         net (fo=2, routed)           0.829    20.047    beta/control_system/M_shifter__s[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  beta/control_system/M_registers_q[484]_i_2/O
                         net (fo=1, routed)           0.452    20.623    beta/control_system/M_registers_q[484]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  beta/control_system/M_registers_q[484]_i_1/O
                         net (fo=31, routed)          0.864    21.611    beta/regfile_system/M_registers_q_reg[4]_0
    SLICE_X43Y42         FDRE                                         r  beta/regfile_system/M_registers_q_reg[340]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.446    14.851    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  beta/regfile_system/M_registers_q_reg[340]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.061    14.934    beta/regfile_system/M_registers_q_reg[340]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -21.611    
  -------------------------------------------------------------------
                         slack                                 -6.677    

Slack (VIOLATED) :        -6.627ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.517ns  (logic 5.418ns (32.802%)  route 11.099ns (67.198%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.041    14.299    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X35Y51         MUXF7 (Prop_muxf7_S_O)       0.296    14.595 r  beta/regfile_system/mem_reg_i_46/O
                         net (fo=1, routed)           0.832    15.427    beta/regfile_system/mem_reg_i_46_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I3_O)        0.298    15.725 r  beta/regfile_system/mem_reg_i_15/O
                         net (fo=4, routed)           0.823    16.548    beta/control_system/DIADI[4]_alias
    SLICE_X47Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.672 r  beta/control_system/io_led_OBUF[15]_inst_i_28_comp/O
                         net (fo=1, routed)           0.332    17.004    beta/regfile_system/mem_reg[0]
    SLICE_X46Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.554 r  beta/regfile_system/io_led_OBUF[15]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.554    beta/control_system/CO[0]
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.671 r  beta/control_system/mem_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.671    beta/control_system/mem_reg_i_27_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.986 f  beta/control_system/M_registers_q_reg[494]_i_25/O[3]
                         net (fo=5, routed)           0.894    18.880    beta/regfile_system/io_led_OBUF[8]_inst_i_14_1[3]
    SLICE_X48Y55         LUT4 (Prop_lut4_I2_O)        0.307    19.187 f  beta/regfile_system/io_led_OBUF[8]_inst_i_21_comp_1/O
                         net (fo=1, routed)           0.428    19.615    beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I4_O)        0.124    19.739 f  beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp_4/O
                         net (fo=1, routed)           0.403    20.142    beta/control_system/mem_reg_21
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    20.266 r  beta/control_system/io_led_OBUF[8]_inst_i_1_comp_1/O
                         net (fo=4, routed)           0.459    20.725    beta/random_number_generator/io_led_OBUF[0]_alias
    SLICE_X49Y57         LUT6 (Prop_lut6_I4_O)        0.124    20.849 r  beta/random_number_generator/M_registers_q[480]_i_1_comp/O
                         net (fo=29, routed)          0.806    21.655    beta/regfile_system/M_regfile_system_write_data_0[0]
    SLICE_X49Y53         FDRE                                         r  beta/regfile_system/M_registers_q_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.441    14.845    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  beta/regfile_system/M_registers_q_reg[176]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y53         FDRE (Setup_fdre_C_D)       -0.040    15.028    beta/regfile_system/M_registers_q_reg[176]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -21.655    
  -------------------------------------------------------------------
                         slack                                 -6.627    

Slack (VIOLATED) :        -6.625ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[356]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.404ns  (logic 4.345ns (26.487%)  route 12.059ns (73.513%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.246    14.504    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.276    14.780 r  beta/regfile_system/mem_reg_i_50/O
                         net (fo=2, routed)           0.000    14.780    beta/regfile_system/mem_reg_i_50_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    14.874 r  beta/regfile_system/io_led_OBUF[11]_inst_i_20/O
                         net (fo=3, routed)           0.892    15.766    beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.316    16.082 r  beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica/O
                         net (fo=40, routed)          0.961    17.043    beta/regfile_system/M_pc_q_reg[2][3]_repN
    SLICE_X49Y49         LUT5 (Prop_lut5_I3_O)        0.124    17.167 r  beta/regfile_system/io_led_OBUF[15]_inst_i_68/O
                         net (fo=4, routed)           1.121    18.289    beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.413 r  beta/regfile_system/io_led_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.681    19.094    beta/regfile_system/s01_in[4]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.218 r  beta/regfile_system/M_registers_q[484]_i_6/O
                         net (fo=2, routed)           0.829    20.047    beta/control_system/M_shifter__s[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  beta/control_system/M_registers_q[484]_i_2/O
                         net (fo=1, routed)           0.452    20.623    beta/control_system/M_registers_q[484]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  beta/control_system/M_registers_q[484]_i_1/O
                         net (fo=31, routed)          0.796    21.542    beta/regfile_system/M_registers_q_reg[4]_0
    SLICE_X45Y47         FDRE                                         r  beta/regfile_system/M_registers_q_reg[356]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.449    14.854    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  beta/regfile_system/M_registers_q_reg[356]/C
                         clock pessimism              0.179    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)       -0.081    14.917    beta/regfile_system/M_registers_q_reg[356]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -21.542    
  -------------------------------------------------------------------
                         slack                                 -6.625    

Slack (VIOLATED) :        -6.612ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[308]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.390ns  (logic 4.345ns (26.509%)  route 12.045ns (73.491%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.246    14.504    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.276    14.780 r  beta/regfile_system/mem_reg_i_50/O
                         net (fo=2, routed)           0.000    14.780    beta/regfile_system/mem_reg_i_50_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    14.874 r  beta/regfile_system/io_led_OBUF[11]_inst_i_20/O
                         net (fo=3, routed)           0.892    15.766    beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.316    16.082 r  beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica/O
                         net (fo=40, routed)          0.961    17.043    beta/regfile_system/M_pc_q_reg[2][3]_repN
    SLICE_X49Y49         LUT5 (Prop_lut5_I3_O)        0.124    17.167 r  beta/regfile_system/io_led_OBUF[15]_inst_i_68/O
                         net (fo=4, routed)           1.121    18.289    beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.413 r  beta/regfile_system/io_led_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.681    19.094    beta/regfile_system/s01_in[4]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.218 r  beta/regfile_system/M_registers_q[484]_i_6/O
                         net (fo=2, routed)           0.829    20.047    beta/control_system/M_shifter__s[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  beta/control_system/M_registers_q[484]_i_2/O
                         net (fo=1, routed)           0.452    20.623    beta/control_system/M_registers_q[484]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  beta/control_system/M_registers_q[484]_i_1/O
                         net (fo=31, routed)          0.782    21.528    beta/regfile_system/M_registers_q_reg[4]_0
    SLICE_X41Y47         FDRE                                         r  beta/regfile_system/M_registers_q_reg[308]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.448    14.853    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  beta/regfile_system/M_registers_q_reg[308]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.081    14.916    beta/regfile_system/M_registers_q_reg[308]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -21.528    
  -------------------------------------------------------------------
                         slack                                 -6.612    

Slack (VIOLATED) :        -6.601ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.431ns  (logic 4.345ns (26.444%)  route 12.086ns (73.556%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.246    14.504    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.276    14.780 r  beta/regfile_system/mem_reg_i_50/O
                         net (fo=2, routed)           0.000    14.780    beta/regfile_system/mem_reg_i_50_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    14.874 r  beta/regfile_system/io_led_OBUF[11]_inst_i_20/O
                         net (fo=3, routed)           0.892    15.766    beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.316    16.082 r  beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica/O
                         net (fo=40, routed)          0.961    17.043    beta/regfile_system/M_pc_q_reg[2][3]_repN
    SLICE_X49Y49         LUT5 (Prop_lut5_I3_O)        0.124    17.167 r  beta/regfile_system/io_led_OBUF[15]_inst_i_68/O
                         net (fo=4, routed)           1.121    18.289    beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.413 r  beta/regfile_system/io_led_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.681    19.094    beta/regfile_system/s01_in[4]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.218 r  beta/regfile_system/M_registers_q[484]_i_6/O
                         net (fo=2, routed)           0.829    20.047    beta/control_system/M_shifter__s[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  beta/control_system/M_registers_q[484]_i_2/O
                         net (fo=1, routed)           0.452    20.623    beta/control_system/M_registers_q[484]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  beta/control_system/M_registers_q[484]_i_1/O
                         net (fo=31, routed)          0.822    21.569    beta/regfile_system/M_registers_q_reg[4]_0
    SLICE_X42Y46         FDRE                                         r  beta/regfile_system/M_registers_q_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.447    14.852    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  beta/regfile_system/M_registers_q_reg[196]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)       -0.028    14.968    beta/regfile_system/M_registers_q_reg[196]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -21.569    
  -------------------------------------------------------------------
                         slack                                 -6.601    

Slack (VIOLATED) :        -6.571ns  (required time - arrival time)
  Source:                 beta/M_pc_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[276]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.372ns  (logic 4.345ns (26.539%)  route 12.027ns (73.461%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.554     5.138    beta/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  beta/M_pc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  beta/M_pc_q_reg[10]/Q
                         net (fo=46, routed)          0.976     6.632    beta/regfile_system/M_pc_q_reg[15]_0[9]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.756 r  beta/regfile_system/io_led_OBUF[15]_inst_i_92/O
                         net (fo=1, routed)           0.000     6.756    beta/regfile_system/io_led_OBUF[15]_inst_i_92_n_0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.965 r  beta/regfile_system/io_led_OBUF[15]_inst_i_37/O
                         net (fo=1, routed)           0.661     7.626    beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.297     7.923 r  beta/regfile_system/io_led_OBUF[15]_inst_i_9/O
                         net (fo=96, routed)          0.851     8.775    beta/control_system/mem_reg[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  beta/control_system/mem_reg_i_156/O
                         net (fo=1, routed)           0.000     8.899    beta/control_system/mem_reg_i_156_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.477 r  beta/control_system/mem_reg_i_64/O[2]
                         net (fo=65, routed)          0.856    10.333    beta/control_system/mem_reg_i_64_n_5
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.301    10.634 r  beta/control_system/mem_reg_i_213/O
                         net (fo=12, routed)          0.383    11.017    beta/control_system/mem_reg_i_213_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  beta/control_system/mem_reg_i_262/O
                         net (fo=1, routed)           0.000    11.141    beta/control_system/mem_reg_i_262_n_0
    SLICE_X44Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  beta/control_system/mem_reg_i_219/O
                         net (fo=2, routed)           0.727    12.086    beta/control_system/mem_reg_i_219_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.299    12.385 r  beta/control_system/mem_reg_i_181/O
                         net (fo=1, routed)           0.430    12.814    beta/control_system/mem_reg_i_181_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.938 r  beta/control_system/mem_reg_i_104/O
                         net (fo=4, routed)           0.196    13.134    beta/control_system/M_control_system_ra2sel
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.258 r  beta/control_system/mem_reg_i_98/O
                         net (fo=63, routed)          1.246    14.504    beta/regfile_system/M_regfile_system_read_address_2__4[2]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.276    14.780 r  beta/regfile_system/mem_reg_i_50/O
                         net (fo=2, routed)           0.000    14.780    beta/regfile_system/mem_reg_i_50_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    14.874 r  beta/regfile_system/io_led_OBUF[11]_inst_i_20/O
                         net (fo=3, routed)           0.892    15.766    beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I3_O)        0.316    16.082 r  beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica/O
                         net (fo=40, routed)          0.961    17.043    beta/regfile_system/M_pc_q_reg[2][3]_repN
    SLICE_X49Y49         LUT5 (Prop_lut5_I3_O)        0.124    17.167 r  beta/regfile_system/io_led_OBUF[15]_inst_i_68/O
                         net (fo=4, routed)           1.121    18.289    beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.413 r  beta/regfile_system/io_led_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.681    19.094    beta/regfile_system/s01_in[4]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.218 r  beta/regfile_system/M_registers_q[484]_i_6/O
                         net (fo=2, routed)           0.829    20.047    beta/control_system/M_shifter__s[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  beta/control_system/M_registers_q[484]_i_2/O
                         net (fo=1, routed)           0.452    20.623    beta/control_system/M_registers_q[484]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  beta/control_system/M_registers_q[484]_i_1/O
                         net (fo=31, routed)          0.763    21.510    beta/regfile_system/M_registers_q_reg[4]_0
    SLICE_X45Y44         FDRE                                         r  beta/regfile_system/M_registers_q_reg[276]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.448    14.853    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  beta/regfile_system/M_registers_q_reg[276]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)       -0.058    14.939    beta/regfile_system/M_registers_q_reg[276]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -21.510    
  -------------------------------------------------------------------
                         slack                                 -6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_x_q_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.561     1.505    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X31Y53         FDSE                                         r  beta/random_number_generator/M_x_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  beta/random_number_generator/M_x_q_reg[25]/Q
                         net (fo=2, routed)           0.065     1.711    beta/random_number_generator/M_x_q[25]
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.756 r  beta/random_number_generator/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.756    beta/random_number_generator/M_w_d0__68[17]
    SLICE_X30Y53         FDSE                                         r  beta/random_number_generator/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.829     2.019    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X30Y53         FDSE                                         r  beta/random_number_generator/M_w_q_reg[17]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y53         FDSE (Hold_fdse_C_D)         0.121     1.639    beta/random_number_generator/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_x_q_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.857%)  route 0.303ns (59.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.564     1.508    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X30Y49         FDSE                                         r  beta/random_number_generator/M_x_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  beta/random_number_generator/M_x_q_reg[13]/Q
                         net (fo=4, routed)           0.303     1.974    beta/random_number_generator/M_x_q[13]
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.045     2.019 r  beta/random_number_generator/M_w_q[24]_i_1/O
                         net (fo=1, routed)           0.000     2.019    beta/random_number_generator/M_w_d0__68[24]
    SLICE_X30Y52         FDRE                                         r  beta/random_number_generator/M_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.830     2.020    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  beta/random_number_generator/M_w_q_reg[24]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120     1.895    beta/random_number_generator/M_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.561     1.505    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X31Y53         FDSE                                         r  beta/random_number_generator/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  beta/random_number_generator/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.099     1.745    beta/random_number_generator/M_x_q[16]
    SLICE_X30Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  beta/random_number_generator/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.790    beta/random_number_generator/M_w_d0__68[16]
    SLICE_X30Y53         FDRE                                         r  beta/random_number_generator/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.829     2.019    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  beta/random_number_generator/M_w_q_reg[16]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.120     1.638    beta/random_number_generator/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_w_q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.562     1.506    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X31Y50         FDSE                                         r  beta/random_number_generator/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  beta/random_number_generator/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.101     1.748    beta/random_number_generator/M_x_q[20]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  beta/random_number_generator/M_w_q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.793    beta/random_number_generator/M_w_d0__68[20]
    SLICE_X30Y50         FDSE                                         r  beta/random_number_generator/M_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.830     2.020    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X30Y50         FDSE                                         r  beta/random_number_generator/M_w_q_reg[20]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X30Y50         FDSE (Hold_fdse_C_D)         0.120     1.639    beta/random_number_generator/M_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_w_q_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.749%)  route 0.365ns (66.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.562     1.506    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X31Y50         FDSE                                         r  beta/random_number_generator/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  beta/random_number_generator/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.365     2.012    beta/random_number_generator/M_x_q[20]
    SLICE_X30Y48         LUT3 (Prop_lut3_I1_O)        0.045     2.057 r  beta/random_number_generator/M_w_q[31]_i_1/O
                         net (fo=1, routed)           0.000     2.057    beta/random_number_generator/M_w_d0__68[31]
    SLICE_X30Y48         FDSE                                         r  beta/random_number_generator/M_w_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.833     2.023    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X30Y48         FDSE                                         r  beta/random_number_generator/M_w_q_reg[31]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X30Y48         FDSE (Hold_fdse_C_D)         0.121     1.898    beta/random_number_generator/M_w_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.087%)  route 0.344ns (64.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.562     1.506    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  beta/random_number_generator/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  beta/random_number_generator/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.344     1.991    beta/random_number_generator/M_x_q[9]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.036 r  beta/random_number_generator/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.036    beta/random_number_generator/M_w_d[1]
    SLICE_X32Y48         FDRE                                         r  beta/random_number_generator/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.833     2.023    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  beta/random_number_generator/M_w_q_reg[1]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.091     1.868    beta/random_number_generator/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.108%)  route 0.123ns (39.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.561     1.505    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  beta/random_number_generator/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  beta/random_number_generator/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.123     1.769    beta/random_number_generator/M_x_q[8]
    SLICE_X30Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  beta/random_number_generator/M_w_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.814    beta/random_number_generator/M_w_d0__68[11]
    SLICE_X30Y56         FDRE                                         r  beta/random_number_generator/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.829     2.019    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  beta/random_number_generator/M_w_q_reg[11]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.121     1.642    beta/random_number_generator/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_w_q_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_w_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.564     1.508    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X30Y48         FDSE                                         r  beta/random_number_generator/M_w_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  beta/random_number_generator/M_w_q_reg[31]/Q
                         net (fo=3, routed)           0.072     1.744    beta/random_number_generator/M_w_q_reg_n_0_[31]
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  beta/random_number_generator/M_w_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.789    beta/random_number_generator/M_w_d0__68[12]
    SLICE_X31Y48         FDSE                                         r  beta/random_number_generator/M_w_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.833     2.023    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X31Y48         FDSE                                         r  beta/random_number_generator/M_w_q_reg[12]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X31Y48         FDSE (Hold_fdse_C_D)         0.092     1.613    beta/random_number_generator/M_w_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_w_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_z_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.078%)  route 0.141ns (49.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.563     1.507    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  beta/random_number_generator/M_w_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  beta/random_number_generator/M_w_q_reg[10]/Q
                         net (fo=3, routed)           0.141     1.788    beta/random_number_generator/M_random_number_generator_num[10]
    SLICE_X34Y46         FDRE                                         r  beta/random_number_generator/M_z_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.831     2.021    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  beta/random_number_generator/M_z_q_reg[10]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.063     1.604    beta/random_number_generator/M_z_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 beta/random_number_generator/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/random_number_generator/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.199%)  route 0.108ns (36.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.561     1.505    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  beta/random_number_generator/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  beta/random_number_generator/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.108     1.754    beta/random_number_generator/M_x_q[27]
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  beta/random_number_generator/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.799    beta/random_number_generator/M_w_d0__68[19]
    SLICE_X31Y54         FDRE                                         r  beta/random_number_generator/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.829     2.019    beta/random_number_generator/clk_IBUF_BUFG
    SLICE_X31Y54         FDRE                                         r  beta/random_number_generator/M_w_q_reg[19]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.091     1.612    beta/random_number_generator/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20   memory_unit/data_memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20   memory_unit/data_memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y53   beta/random_number_generator/M_y_q_reg[16]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X30Y54   beta/random_number_generator/M_y_q_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y44   beta/random_number_generator/M_y_q_reg[18]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y54   beta/random_number_generator/M_y_q_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y47   beta/random_number_generator/M_y_q_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y50   beta/random_number_generator/M_y_q_reg[20]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y47   beta/random_number_generator/M_y_q_reg[21]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   beta/random_number_generator/M_y_q_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y54   beta/random_number_generator/M_y_q_reg[17]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y54   beta/random_number_generator/M_y_q_reg[19]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50   beta/random_number_generator/M_y_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y56   beta/random_number_generator/M_y_q_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y52   beta/random_number_generator/M_y_q_reg[24]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   beta/random_number_generator/M_y_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y54   beta/random_number_generator/M_y_q_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50   beta/random_number_generator/M_y_q_reg[28]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y55   beta/random_number_generator/M_y_q_reg[30]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   beta/random_number_generator/M_y_q_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y54   beta/random_number_generator/M_y_q_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y54   beta/random_number_generator/M_y_q_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50   beta/random_number_generator/M_y_q_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y56   beta/random_number_generator/M_y_q_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y52   beta/random_number_generator/M_y_q_reg[24]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   beta/random_number_generator/M_y_q_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y54   beta/random_number_generator/M_y_q_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50   beta/random_number_generator/M_y_q_reg[28]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y55   beta/random_number_generator/M_y_q_reg[30]/C



