
003I2CTesting.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b8c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08002d5c  08002d5c  00012d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ecc  08002ecc  000200a4  2**0
                  CONTENTS
  4 .ARM          00000000  08002ecc  08002ecc  000200a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ecc  08002ecc  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ecc  08002ecc  00012ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ed0  08002ed0  00012ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08002ed4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  200000a4  08002f78  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  08002f78  00020164  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002a10  00000000  00000000  000200ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000009dc  00000000  00000000  00022ade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003b0  00000000  00000000  000234c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000318  00000000  00000000  00023870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003c2c  00000000  00000000  00023b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004539  00000000  00000000  000277b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000dc13  00000000  00000000  0002bced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00039900  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001594  00000000  00000000  00039950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a4 	.word	0x200000a4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002d44 	.word	0x08002d44

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000a8 	.word	0x200000a8
 800020c:	08002d44 	.word	0x08002d44

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <delay_us>:
#include "common_utilities.h"

struct General_Purpose_Timer_Handle_t TIM2_Handle;

void delay_us(uint32_t delay)
{
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
	TIM2_Handle.pGeneral_Purpose_Timer->TIMx_CNT = 0;
 80002c8:	4b08      	ldr	r3, [pc, #32]	; (80002ec <delay_us+0x2c>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	2200      	movs	r2, #0
 80002ce:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM2_Handle.pGeneral_Purpose_Timer->TIMx_CNT < 16*delay);
 80002d0:	bf00      	nop
 80002d2:	4b06      	ldr	r3, [pc, #24]	; (80002ec <delay_us+0x2c>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	011b      	lsls	r3, r3, #4
 80002dc:	429a      	cmp	r2, r3
 80002de:	d3f8      	bcc.n	80002d2 <delay_us+0x12>
}
 80002e0:	bf00      	nop
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	200000c0 	.word	0x200000c0

080002f0 <configure_delay_timer>:

void configure_delay_timer(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
	//TIM2 Configuration
	TIM2_Handle.pGeneral_Purpose_Timer = (struct General_Purpose_Timer_RegDef_t *) TIM2;
 80002f4:	4b0d      	ldr	r3, [pc, #52]	; (800032c <configure_delay_timer+0x3c>)
 80002f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002fa:	601a      	str	r2, [r3, #0]
	memset(&TIM2_Handle.General_Purpose_Timer_Config,0,sizeof(TIM2_Handle.General_Purpose_Timer_Config));
 80002fc:	2228      	movs	r2, #40	; 0x28
 80002fe:	2100      	movs	r1, #0
 8000300:	480b      	ldr	r0, [pc, #44]	; (8000330 <configure_delay_timer+0x40>)
 8000302:	f001 fd1b 	bl	8001d3c <memset>
	TIM2_Handle.General_Purpose_Timer_Config.Timer_PreScalerValue = 0x4;
 8000306:	4b09      	ldr	r3, [pc, #36]	; (800032c <configure_delay_timer+0x3c>)
 8000308:	2204      	movs	r2, #4
 800030a:	605a      	str	r2, [r3, #4]
	TIM2_Handle.General_Purpose_Timer_Config.Timer_AutoReloadValue = 0xFFFFFFFF;
 800030c:	4b07      	ldr	r3, [pc, #28]	; (800032c <configure_delay_timer+0x3c>)
 800030e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000312:	609a      	str	r2, [r3, #8]

	EnablePeriClk(TIM2);
 8000314:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000318:	f000 fc48 	bl	8000bac <EnablePeriClk>
	General_Purpose_Timer_Init(&TIM2_Handle);
 800031c:	4803      	ldr	r0, [pc, #12]	; (800032c <configure_delay_timer+0x3c>)
 800031e:	f000 f809 	bl	8000334 <General_Purpose_Timer_Init>
	General_Purpose_Timer_PeripheralEnable(&TIM2_Handle);
 8000322:	4802      	ldr	r0, [pc, #8]	; (800032c <configure_delay_timer+0x3c>)
 8000324:	f000 fa2e 	bl	8000784 <General_Purpose_Timer_PeripheralEnable>
}
 8000328:	bf00      	nop
 800032a:	bd80      	pop	{r7, pc}
 800032c:	200000c0 	.word	0x200000c0
 8000330:	200000c4 	.word	0x200000c4

08000334 <General_Purpose_Timer_Init>:
 */

#include "general_purpose_timer.h"

void General_Purpose_Timer_Init(struct General_Purpose_Timer_Handle_t *pGeneral_Purpose_Timer_Handle)
{
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]

	//1. Configure the PreScaler Value

	pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_PSC = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_PreScalerValue;
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	687a      	ldr	r2, [r7, #4]
 8000342:	6852      	ldr	r2, [r2, #4]
 8000344:	629a      	str	r2, [r3, #40]	; 0x28

	//2. Configure the Auto Reload Value

	pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_ARR = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_AutoReloadValue;
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	687a      	ldr	r2, [r7, #4]
 800034c:	6892      	ldr	r2, [r2, #8]
 800034e:	62da      	str	r2, [r3, #44]	; 0x2c


	//3. Channel 1 Configuration

	if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_Status == TIMER_CHANNEL_ENABLED)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	7b1b      	ldrb	r3, [r3, #12]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d16a      	bne.n	800042e <General_Purpose_Timer_Init+0xfa>
	{

		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC1E);
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	6a1a      	ldr	r2, [r3, #32]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	f042 0201 	orr.w	r2, r2, #1
 8000366:	621a      	str	r2, [r3, #32]

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_Mode == TIMER_CHANNEL_MODE_OUTPUT_TOGGLE)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	7b5b      	ldrb	r3, [r3, #13]
 800036c:	2b02      	cmp	r3, #2
 800036e:	d11c      	bne.n	80003aa <General_Purpose_Timer_Init+0x76>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC1S);
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	699a      	ldr	r2, [r3, #24]
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	f022 0203 	bic.w	r2, r2, #3
 800037e:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR1 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_OutputCompareRegisterValue;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	687a      	ldr	r2, [r7, #4]
 8000386:	6912      	ldr	r2, [r2, #16]
 8000388:	635a      	str	r2, [r3, #52]	; 0x34
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC1M);
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	699a      	ldr	r2, [r3, #24]
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000398:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x3 << TIMx_CCMR1_OC1M);
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	699a      	ldr	r2, [r3, #24]
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 80003a8:	619a      	str	r2, [r3, #24]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM1)
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	7b5b      	ldrb	r3, [r3, #13]
 80003ae:	2b03      	cmp	r3, #3
 80003b0:	d11c      	bne.n	80003ec <General_Purpose_Timer_Init+0xb8>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC1S);
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	699a      	ldr	r2, [r3, #24]
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f022 0203 	bic.w	r2, r2, #3
 80003c0:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR1 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_OutputCompareRegisterValue;
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	687a      	ldr	r2, [r7, #4]
 80003c8:	6912      	ldr	r2, [r2, #16]
 80003ca:	635a      	str	r2, [r3, #52]	; 0x34
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC1M);
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	699a      	ldr	r2, [r3, #24]
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80003da:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x6 << TIMx_CCMR1_OC1M);
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	699a      	ldr	r2, [r3, #24]
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80003ea:	619a      	str	r2, [r3, #24]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM2)
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	7b5b      	ldrb	r3, [r3, #13]
 80003f0:	2b04      	cmp	r3, #4
 80003f2:	d11c      	bne.n	800042e <General_Purpose_Timer_Init+0xfa>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC1S);
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	699a      	ldr	r2, [r3, #24]
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	f022 0203 	bic.w	r2, r2, #3
 8000402:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR1 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_OutputCompareRegisterValue;
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	687a      	ldr	r2, [r7, #4]
 800040a:	6912      	ldr	r2, [r2, #16]
 800040c:	635a      	str	r2, [r3, #52]	; 0x34
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC1M);
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	699a      	ldr	r2, [r3, #24]
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800041c:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x7 << TIMx_CCMR1_OC1M);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	699a      	ldr	r2, [r3, #24]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 800042c:	619a      	str	r2, [r3, #24]
		}
	}

	//4. Channel 2 Configuration

	if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Status == TIMER_CHANNEL_ENABLED)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	7d1b      	ldrb	r3, [r3, #20]
 8000432:	2b00      	cmp	r3, #0
 8000434:	f040 80bf 	bne.w	80005b6 <General_Purpose_Timer_Init+0x282>
	{

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Mode == TIMER_CHANNEL_MODE_OUTPUT_TOGGLE)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	7d5b      	ldrb	r3, [r3, #21]
 800043c:	2b02      	cmp	r3, #2
 800043e:	d124      	bne.n	800048a <General_Purpose_Timer_Init+0x156>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC2S);
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	699a      	ldr	r2, [r3, #24]
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800044e:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR2 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_OutputCompareRegisterValue;
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	687a      	ldr	r2, [r7, #4]
 8000456:	6992      	ldr	r2, [r2, #24]
 8000458:	639a      	str	r2, [r3, #56]	; 0x38
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC2M);
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	699a      	ldr	r2, [r3, #24]
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8000468:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x3 << TIMx_CCMR1_OC2M);
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	699a      	ldr	r2, [r3, #24]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8000478:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC2E);
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	6a1a      	ldr	r2, [r3, #32]
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	f042 0210 	orr.w	r2, r2, #16
 8000488:	621a      	str	r2, [r3, #32]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM1)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	7d5b      	ldrb	r3, [r3, #21]
 800048e:	2b03      	cmp	r3, #3
 8000490:	d124      	bne.n	80004dc <General_Purpose_Timer_Init+0x1a8>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC2S);
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	699a      	ldr	r2, [r3, #24]
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80004a0:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR2 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_OutputCompareRegisterValue;
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	687a      	ldr	r2, [r7, #4]
 80004a8:	6992      	ldr	r2, [r2, #24]
 80004aa:	639a      	str	r2, [r3, #56]	; 0x38
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC2M);
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	699a      	ldr	r2, [r3, #24]
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80004ba:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x6 << TIMx_CCMR1_OC2M);
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	699a      	ldr	r2, [r3, #24]
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80004ca:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC2E);
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	6a1a      	ldr	r2, [r3, #32]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f042 0210 	orr.w	r2, r2, #16
 80004da:	621a      	str	r2, [r3, #32]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM2)
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	7d5b      	ldrb	r3, [r3, #21]
 80004e0:	2b04      	cmp	r3, #4
 80004e2:	d124      	bne.n	800052e <General_Purpose_Timer_Init+0x1fa>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC2S);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	699a      	ldr	r2, [r3, #24]
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80004f2:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR2 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_OutputCompareRegisterValue;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	687a      	ldr	r2, [r7, #4]
 80004fa:	6992      	ldr	r2, [r2, #24]
 80004fc:	639a      	str	r2, [r3, #56]	; 0x38
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC2M);
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	699a      	ldr	r2, [r3, #24]
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800050c:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x7 << TIMx_CCMR1_OC2M);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	699a      	ldr	r2, [r3, #24]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
 800051c:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC2E);
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	6a1a      	ldr	r2, [r3, #32]
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	f042 0210 	orr.w	r2, r2, #16
 800052c:	621a      	str	r2, [r3, #32]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Mode == TIMER_CHANNEL_MODE_INPUT_CAPTURE)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	7d5b      	ldrb	r3, [r3, #21]
 8000532:	2b08      	cmp	r3, #8
 8000534:	d13f      	bne.n	80005b6 <General_Purpose_Timer_Init+0x282>
		{
			//1. Setting the CC1S field to 01
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC2S);
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	699a      	ldr	r2, [r3, #24]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000544:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x1 << TIMx_CCMR1_CC2S);
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	699a      	ldr	r2, [r3, #24]
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000554:	619a      	str	r2, [r3, #24]

			//2. Configuring the input filter settings
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0xF << TIMx_CCMR1_IC2F);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	699a      	ldr	r2, [r3, #24]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8000564:	619a      	str	r2, [r3, #24]
			//pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x5 << TIMx_CCMR1_IC2F);

			//3. Program the CC1P and CC1NP bits to 00
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER &= ~(0x1 << TIMx_CCER_CC2P);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	6a1a      	ldr	r2, [r3, #32]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	f022 0220 	bic.w	r2, r2, #32
 8000574:	621a      	str	r2, [r3, #32]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER &= ~(0x1 << TIMx_CCER_CC2NP);
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	6a1a      	ldr	r2, [r3, #32]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000584:	621a      	str	r2, [r3, #32]

			//4. Programming the input pre-scaler value to 00 (no pre-scaler)
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_IC2PSC);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	699a      	ldr	r2, [r3, #24]
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000594:	619a      	str	r2, [r3, #24]

			//5. Enable the input capture interrupt
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_DIER |= (0x1 << TIMx_DIER_CC2IE);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	68da      	ldr	r2, [r3, #12]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f042 0204 	orr.w	r2, r2, #4
 80005a4:	60da      	str	r2, [r3, #12]

			//6. Turning on the channel
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC2E);
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	6a1a      	ldr	r2, [r3, #32]
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	f042 0210 	orr.w	r2, r2, #16
 80005b4:	621a      	str	r2, [r3, #32]

	}

	//5. Channel 3 Configuration

	if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_Status == TIMER_CHANNEL_ENABLED)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	7f1b      	ldrb	r3, [r3, #28]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d16a      	bne.n	8000694 <General_Purpose_Timer_Init+0x360>
	{
		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC3E);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	6a1a      	ldr	r2, [r3, #32]
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005cc:	621a      	str	r2, [r3, #32]

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_Mode == TIMER_CHANNEL_MODE_OUTPUT_TOGGLE)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	7f5b      	ldrb	r3, [r3, #29]
 80005d2:	2b02      	cmp	r3, #2
 80005d4:	d11c      	bne.n	8000610 <General_Purpose_Timer_Init+0x2dc>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC3S);
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	69da      	ldr	r2, [r3, #28]
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	f022 0203 	bic.w	r2, r2, #3
 80005e4:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR3 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_OutputCompareRegisterValue;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	687a      	ldr	r2, [r7, #4]
 80005ec:	6a12      	ldr	r2, [r2, #32]
 80005ee:	63da      	str	r2, [r3, #60]	; 0x3c
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC3M);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	69da      	ldr	r2, [r3, #28]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80005fe:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x3 << TIMx_CCMR2_OC3M);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	69da      	ldr	r2, [r3, #28]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 800060e:	61da      	str	r2, [r3, #28]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM1)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	7f5b      	ldrb	r3, [r3, #29]
 8000614:	2b03      	cmp	r3, #3
 8000616:	d11c      	bne.n	8000652 <General_Purpose_Timer_Init+0x31e>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC3S);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	69da      	ldr	r2, [r3, #28]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	f022 0203 	bic.w	r2, r2, #3
 8000626:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR3 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_OutputCompareRegisterValue;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	6a12      	ldr	r2, [r2, #32]
 8000630:	63da      	str	r2, [r3, #60]	; 0x3c
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC3M);
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	69da      	ldr	r2, [r3, #28]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000640:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x6 << TIMx_CCMR2_OC3M);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	69da      	ldr	r2, [r3, #28]
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8000650:	61da      	str	r2, [r3, #28]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM2)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	7f5b      	ldrb	r3, [r3, #29]
 8000656:	2b04      	cmp	r3, #4
 8000658:	d11c      	bne.n	8000694 <General_Purpose_Timer_Init+0x360>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC3S);
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	69da      	ldr	r2, [r3, #28]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f022 0203 	bic.w	r2, r2, #3
 8000668:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR3 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_OutputCompareRegisterValue;
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	6a12      	ldr	r2, [r2, #32]
 8000672:	63da      	str	r2, [r3, #60]	; 0x3c
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC3M);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	69da      	ldr	r2, [r3, #28]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000682:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x7 << TIMx_CCMR2_OC3M);
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	69da      	ldr	r2, [r3, #28]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 8000692:	61da      	str	r2, [r3, #28]
		}
	}

	//6. Channel 4 Configuration

	if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_Status == TIMER_CHANNEL_ENABLED)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800069a:	2b00      	cmp	r3, #0
 800069c:	d16d      	bne.n	800077a <General_Purpose_Timer_Init+0x446>
	{
		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC4E);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	6a1a      	ldr	r2, [r3, #32]
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80006ac:	621a      	str	r2, [r3, #32]

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_Mode == TIMER_CHANNEL_MODE_OUTPUT_TOGGLE)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d11c      	bne.n	80006f2 <General_Purpose_Timer_Init+0x3be>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC4S);
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	69da      	ldr	r2, [r3, #28]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80006c6:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR4 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_OutputCompareRegisterValue;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80006d0:	641a      	str	r2, [r3, #64]	; 0x40
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC4M);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	69da      	ldr	r2, [r3, #28]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80006e0:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x3 << TIMx_CCMR2_OC4M);
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	69da      	ldr	r2, [r3, #28]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80006f0:	61da      	str	r2, [r3, #28]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM1)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80006f8:	2b03      	cmp	r3, #3
 80006fa:	d11c      	bne.n	8000736 <General_Purpose_Timer_Init+0x402>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC4S);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	69da      	ldr	r2, [r3, #28]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 800070a:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR4 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_OutputCompareRegisterValue;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000714:	641a      	str	r2, [r3, #64]	; 0x40
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC4M);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	69da      	ldr	r2, [r3, #28]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8000724:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x6 << TIMx_CCMR2_OC4M);
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	69da      	ldr	r2, [r3, #28]
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8000734:	61da      	str	r2, [r3, #28]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM2)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800073c:	2b04      	cmp	r3, #4
 800073e:	d11c      	bne.n	800077a <General_Purpose_Timer_Init+0x446>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC4S);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	69da      	ldr	r2, [r3, #28]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 800074e:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR4 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_OutputCompareRegisterValue;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	687a      	ldr	r2, [r7, #4]
 8000756:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000758:	641a      	str	r2, [r3, #64]	; 0x40
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC4M);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	69da      	ldr	r2, [r3, #28]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8000768:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x7 << TIMx_CCMR2_OC4M);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	69da      	ldr	r2, [r3, #28]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
 8000778:	61da      	str	r2, [r3, #28]
	{
		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_DIER &= ~(1 << TIMx_DIER_UIE);
	}
	*/

}
 800077a:	bf00      	nop
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr

08000784 <General_Purpose_Timer_PeripheralEnable>:

void General_Purpose_Timer_PeripheralEnable(struct General_Purpose_Timer_Handle_t *pGeneral_Purpose_Timer_Handle)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CR1 |= (1 << TIMx_CR1_CEN);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f042 0201 	orr.w	r2, r2, #1
 800079a:	601a      	str	r2, [r3, #0]
}
 800079c:	bf00      	nop
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr

080007a6 <GPIOSetMode>:

#include <stdint.h>
#include "gpio_driver.h"

void GPIOSetMode(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOMode)
{
 80007a6:	b480      	push	{r7}
 80007a8:	b085      	sub	sp, #20
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	6078      	str	r0, [r7, #4]
 80007ae:	460b      	mov	r3, r1
 80007b0:	70fb      	strb	r3, [r7, #3]
 80007b2:	4613      	mov	r3, r2
 80007b4:	70bb      	strb	r3, [r7, #2]

	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	60fb      	str	r3, [r7, #12]

	pGPIO->MODER &= ~(0x03 << 2*GPIOPinNum);
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	78fa      	ldrb	r2, [r7, #3]
 80007c0:	0052      	lsls	r2, r2, #1
 80007c2:	2103      	movs	r1, #3
 80007c4:	fa01 f202 	lsl.w	r2, r1, r2
 80007c8:	43d2      	mvns	r2, r2
 80007ca:	401a      	ands	r2, r3
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	601a      	str	r2, [r3, #0]
	pGPIO->MODER |= (GPIOMode << 2*GPIOPinNum);
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	78b9      	ldrb	r1, [r7, #2]
 80007d6:	78fa      	ldrb	r2, [r7, #3]
 80007d8:	0052      	lsls	r2, r2, #1
 80007da:	fa01 f202 	lsl.w	r2, r1, r2
 80007de:	431a      	orrs	r2, r3
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	601a      	str	r2, [r3, #0]

}
 80007e4:	bf00      	nop
 80007e6:	3714      	adds	r7, #20
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr

080007ee <GPIOWritePin>:

	return value;
}

void GPIOWritePin(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOValue)
{
 80007ee:	b480      	push	{r7}
 80007f0:	b085      	sub	sp, #20
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	6078      	str	r0, [r7, #4]
 80007f6:	460b      	mov	r3, r1
 80007f8:	70fb      	strb	r3, [r7, #3]
 80007fa:	4613      	mov	r3, r2
 80007fc:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	60fb      	str	r3, [r7, #12]

	pGPIO->ODR &= ~(1 << GPIOPinNum);
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	78fa      	ldrb	r2, [r7, #3]
 8000808:	2101      	movs	r1, #1
 800080a:	fa01 f202 	lsl.w	r2, r1, r2
 800080e:	43d2      	mvns	r2, r2
 8000810:	401a      	ands	r2, r3
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	615a      	str	r2, [r3, #20]
	pGPIO->ODR |= (GPIOValue << GPIOPinNum);
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	695b      	ldr	r3, [r3, #20]
 800081a:	78b9      	ldrb	r1, [r7, #2]
 800081c:	78fa      	ldrb	r2, [r7, #3]
 800081e:	fa01 f202 	lsl.w	r2, r1, r2
 8000822:	431a      	orrs	r2, r3
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	615a      	str	r2, [r3, #20]
}
 8000828:	bf00      	nop
 800082a:	3714      	adds	r7, #20
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr

08000832 <GPIOSetAltFn>:

	return pGPIO->ODR;
}

void GPIOSetAltFn(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOAltFn)
{
 8000832:	b480      	push	{r7}
 8000834:	b085      	sub	sp, #20
 8000836:	af00      	add	r7, sp, #0
 8000838:	6078      	str	r0, [r7, #4]
 800083a:	460b      	mov	r3, r1
 800083c:	70fb      	strb	r3, [r7, #3]
 800083e:	4613      	mov	r3, r2
 8000840:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	60fb      	str	r3, [r7, #12]

	uint8_t afr_reg_no = GPIOPinNum/8;
 8000846:	78fb      	ldrb	r3, [r7, #3]
 8000848:	08db      	lsrs	r3, r3, #3
 800084a:	72fb      	strb	r3, [r7, #11]
	uint8_t afr_bit_pos = GPIOPinNum%8;
 800084c:	78fb      	ldrb	r3, [r7, #3]
 800084e:	f003 0307 	and.w	r3, r3, #7
 8000852:	72bb      	strb	r3, [r7, #10]

	pGPIO->AFR[afr_reg_no] &= ~(0xF << 4*afr_bit_pos);
 8000854:	7afa      	ldrb	r2, [r7, #11]
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	3208      	adds	r2, #8
 800085a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800085e:	7aba      	ldrb	r2, [r7, #10]
 8000860:	0092      	lsls	r2, r2, #2
 8000862:	210f      	movs	r1, #15
 8000864:	fa01 f202 	lsl.w	r2, r1, r2
 8000868:	43d2      	mvns	r2, r2
 800086a:	4611      	mov	r1, r2
 800086c:	7afa      	ldrb	r2, [r7, #11]
 800086e:	4019      	ands	r1, r3
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	3208      	adds	r2, #8
 8000874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	pGPIO->AFR[afr_reg_no] |= (GPIOAltFn << 4*afr_bit_pos);
 8000878:	7afa      	ldrb	r2, [r7, #11]
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	3208      	adds	r2, #8
 800087e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000882:	78b9      	ldrb	r1, [r7, #2]
 8000884:	7aba      	ldrb	r2, [r7, #10]
 8000886:	0092      	lsls	r2, r2, #2
 8000888:	fa01 f202 	lsl.w	r2, r1, r2
 800088c:	4611      	mov	r1, r2
 800088e:	7afa      	ldrb	r2, [r7, #11]
 8000890:	4319      	orrs	r1, r3
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	3208      	adds	r2, #8
 8000896:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800089a:	bf00      	nop
 800089c:	3714      	adds	r7, #20
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr

080008a4 <GPIOSetOutputType>:

void GPIOSetOutputType(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOOPType)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b085      	sub	sp, #20
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	460b      	mov	r3, r1
 80008ae:	70fb      	strb	r3, [r7, #3]
 80008b0:	4613      	mov	r3, r2
 80008b2:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	60fb      	str	r3, [r7, #12]

	pGPIO->OTYPER &= ~(0x1 << GPIOPinNum);
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	78fa      	ldrb	r2, [r7, #3]
 80008be:	2101      	movs	r1, #1
 80008c0:	fa01 f202 	lsl.w	r2, r1, r2
 80008c4:	43d2      	mvns	r2, r2
 80008c6:	401a      	ands	r2, r3
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	605a      	str	r2, [r3, #4]
	pGPIO->OTYPER |= (GPIOOPType << GPIOPinNum);
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	685b      	ldr	r3, [r3, #4]
 80008d0:	78b9      	ldrb	r1, [r7, #2]
 80008d2:	78fa      	ldrb	r2, [r7, #3]
 80008d4:	fa01 f202 	lsl.w	r2, r1, r2
 80008d8:	431a      	orrs	r2, r3
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	605a      	str	r2, [r3, #4]
}
 80008de:	bf00      	nop
 80008e0:	3714      	adds	r7, #20
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr

080008e8 <GPIOSetPullUpDownConfig>:

void GPIOSetPullUpDownConfig(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOPullUpDown)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	460b      	mov	r3, r1
 80008f2:	70fb      	strb	r3, [r7, #3]
 80008f4:	4613      	mov	r3, r2
 80008f6:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	60fb      	str	r3, [r7, #12]

	pGPIO->PUPDR &= ~(0x3 << 2*GPIOPinNum);
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	68db      	ldr	r3, [r3, #12]
 8000900:	78fa      	ldrb	r2, [r7, #3]
 8000902:	0052      	lsls	r2, r2, #1
 8000904:	2103      	movs	r1, #3
 8000906:	fa01 f202 	lsl.w	r2, r1, r2
 800090a:	43d2      	mvns	r2, r2
 800090c:	401a      	ands	r2, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	60da      	str	r2, [r3, #12]
	pGPIO->PUPDR |= (GPIOPullUpDown << 2*GPIOPinNum);
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	68db      	ldr	r3, [r3, #12]
 8000916:	78b9      	ldrb	r1, [r7, #2]
 8000918:	78fa      	ldrb	r2, [r7, #3]
 800091a:	0052      	lsls	r2, r2, #1
 800091c:	fa01 f202 	lsl.w	r2, r1, r2
 8000920:	431a      	orrs	r2, r3
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	60da      	str	r2, [r3, #12]
}
 8000926:	bf00      	nop
 8000928:	3714      	adds	r7, #20
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr

08000930 <GPIOSetOutputSpeed>:

void GPIOSetOutputSpeed(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOOPSpeed)
{
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	460b      	mov	r3, r1
 800093a:	70fb      	strb	r3, [r7, #3]
 800093c:	4613      	mov	r3, r2
 800093e:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	60fb      	str	r3, [r7, #12]

	pGPIO->OSPEEDR &= ~(0x3 << 2*GPIOPinNum);
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	78fa      	ldrb	r2, [r7, #3]
 800094a:	0052      	lsls	r2, r2, #1
 800094c:	2103      	movs	r1, #3
 800094e:	fa01 f202 	lsl.w	r2, r1, r2
 8000952:	43d2      	mvns	r2, r2
 8000954:	401a      	ands	r2, r3
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	609a      	str	r2, [r3, #8]
	pGPIO->OSPEEDR |= (GPIOOPSpeed << 2*GPIOPinNum);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	689b      	ldr	r3, [r3, #8]
 800095e:	78b9      	ldrb	r1, [r7, #2]
 8000960:	78fa      	ldrb	r2, [r7, #3]
 8000962:	0052      	lsls	r2, r2, #1
 8000964:	fa01 f202 	lsl.w	r2, r1, r2
 8000968:	431a      	orrs	r2, r3
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	609a      	str	r2, [r3, #8]
}
 800096e:	bf00      	nop
 8000970:	3714      	adds	r7, #20
 8000972:	46bd      	mov	sp, r7
 8000974:	bc80      	pop	{r7}
 8000976:	4770      	bx	lr

08000978 <SPIPeriConfig>:
 */

#include "spi_driver.h"

void SPIPeriConfig(uint32_t *SPIAddress, struct SPI_Config_t *pSPIConfig)
{
 8000978:	b480      	push	{r7}
 800097a:	b085      	sub	sp, #20
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	6039      	str	r1, [r7, #0]

	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	60fb      	str	r3, [r7, #12]

	// 1. Configuring CPHA
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_CPHA);
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f023 0201 	bic.w	r2, r3, #1
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIClockPhase << SPI_CR1_CPHA);
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	683a      	ldr	r2, [r7, #0]
 8000998:	7852      	ldrb	r2, [r2, #1]
 800099a:	431a      	orrs	r2, r3
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	601a      	str	r2, [r3, #0]

	//2. Configuring CPOL
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_CPOL);
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f023 0202 	bic.w	r2, r3, #2
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIClockPol << SPI_CR1_CPOL);
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	683a      	ldr	r2, [r7, #0]
 80009b2:	7812      	ldrb	r2, [r2, #0]
 80009b4:	0052      	lsls	r2, r2, #1
 80009b6:	431a      	orrs	r2, r3
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	601a      	str	r2, [r3, #0]

	//3. Configuring SPI Device Mode

	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_MSTR);
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f023 0204 	bic.w	r2, r3, #4
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIDeviceMode << SPI_CR1_MSTR);
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	683a      	ldr	r2, [r7, #0]
 80009ce:	7892      	ldrb	r2, [r2, #2]
 80009d0:	0092      	lsls	r2, r2, #2
 80009d2:	431a      	orrs	r2, r3
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	601a      	str	r2, [r3, #0]

	//4. Configuring SPI Clock Frequency
	pSPI->SPI_CR1 &= ~(0x7 << SPI_CR1_BR);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIClockFreq << SPI_CR1_BR);
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	683a      	ldr	r2, [r7, #0]
 80009ea:	7912      	ldrb	r2, [r2, #4]
 80009ec:	00d2      	lsls	r2, r2, #3
 80009ee:	431a      	orrs	r2, r3
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	601a      	str	r2, [r3, #0]

	//5. Configuring SPI Data Frame Format
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_DFF);
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIDataFrameFormat << SPI_CR1_DFF);
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	683a      	ldr	r2, [r7, #0]
 8000a06:	7952      	ldrb	r2, [r2, #5]
 8000a08:	02d2      	lsls	r2, r2, #11
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	601a      	str	r2, [r3, #0]

	//6. Configuring the Software Slave Management
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_SSM);
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPISoftwareSlaveManagement << SPI_CR1_SSM);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	683a      	ldr	r2, [r7, #0]
 8000a22:	7992      	ldrb	r2, [r2, #6]
 8000a24:	0252      	lsls	r2, r2, #9
 8000a26:	431a      	orrs	r2, r3
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	601a      	str	r2, [r3, #0]

	//7. Configuring the SSI Bit
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_SSI);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPISSIFlag << SPI_CR1_SSI);
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	683a      	ldr	r2, [r7, #0]
 8000a3e:	79d2      	ldrb	r2, [r2, #7]
 8000a40:	0212      	lsls	r2, r2, #8
 8000a42:	431a      	orrs	r2, r3
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	601a      	str	r2, [r3, #0]

	//8. Configuring the SSOE Bit
	pSPI->SPI_CR2 &= ~(1 << SPI_CR2_SSOE);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f023 0204 	bic.w	r2, r3, #4
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	605a      	str	r2, [r3, #4]
	pSPI->SPI_CR2 |= (pSPIConfig->SPISSOEFlag << SPI_CR2_SSOE);
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	683a      	ldr	r2, [r7, #0]
 8000a5a:	7a12      	ldrb	r2, [r2, #8]
 8000a5c:	0092      	lsls	r2, r2, #2
 8000a5e:	431a      	orrs	r2, r3
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	605a      	str	r2, [r3, #4]


}
 8000a64:	bf00      	nop
 8000a66:	3714      	adds	r7, #20
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bc80      	pop	{r7}
 8000a6c:	4770      	bx	lr

08000a6e <SPIEnable>:

void SPIEnable(uint32_t *SPIAddress)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	b085      	sub	sp, #20
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]

	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	60fb      	str	r3, [r7, #12]

	pSPI->SPI_CR1 |= (1 << SPI_CR1_SPE);
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	601a      	str	r2, [r3, #0]
}
 8000a86:	bf00      	nop
 8000a88:	3714      	adds	r7, #20
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr

08000a90 <SPIGetFlags>:

	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
}

uint8_t SPIGetFlags(uint32_t *SPIAddress, uint8_t Flag)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	460b      	mov	r3, r1
 8000a9a:	70fb      	strb	r3, [r7, #3]
	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	60fb      	str	r3, [r7, #12]

	return ((pSPI->SPI_SR >> Flag) & 0x1);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	689a      	ldr	r2, [r3, #8]
 8000aa4:	78fb      	ldrb	r3, [r7, #3]
 8000aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	f003 0301 	and.w	r3, r3, #1
 8000ab0:	b2db      	uxtb	r3, r3

}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr

08000abc <SPISendData>:

void SPISendData(uint32_t *SPIAddress, uint8_t *TxBuf, uint8_t len)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	71fb      	strb	r3, [r7, #7]
	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	617b      	str	r3, [r7, #20]

	//uint8_t ConfiguredDataFrameFormat =  ((1 << SPI_CR1_DFF) & pSPI->SPI_CR1) >> SPI_CR1_DFF;

	while(len > 0) {
 8000ace:	e012      	b.n	8000af6 <SPISendData+0x3a>

		// Waiting for TX Buffer to be empty
		while(!SPIGetFlags(SPIAddress,SPI_SR_TXE));
 8000ad0:	bf00      	nop
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	68f8      	ldr	r0, [r7, #12]
 8000ad6:	f7ff ffdb 	bl	8000a90 <SPIGetFlags>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d0f8      	beq.n	8000ad2 <SPISendData+0x16>

		pSPI->SPI_DR = *TxBuf;
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	60da      	str	r2, [r3, #12]
		TxBuf++;
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	3301      	adds	r3, #1
 8000aee:	60bb      	str	r3, [r7, #8]
		len--;
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	71fb      	strb	r3, [r7, #7]
	while(len > 0) {
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d1e9      	bne.n	8000ad0 <SPISendData+0x14>
	}

	while(!SPIGetFlags(SPIAddress,SPI_SR_TXE)); //Waiting until the last byte is completely transmitted
 8000afc:	bf00      	nop
 8000afe:	2101      	movs	r1, #1
 8000b00:	68f8      	ldr	r0, [r7, #12]
 8000b02:	f7ff ffc5 	bl	8000a90 <SPIGetFlags>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d0f8      	beq.n	8000afe <SPISendData+0x42>
}
 8000b0c:	bf00      	nop
 8000b0e:	bf00      	nop
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <SPIMasterRecvData>:
		len--;
	}
}

void SPIMasterRecvData(uint32_t *SPIAddress, uint8_t *TxBuf, uint8_t *RxBuf, uint8_t len)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b086      	sub	sp, #24
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	60b9      	str	r1, [r7, #8]
 8000b20:	607a      	str	r2, [r7, #4]
 8000b22:	70fb      	strb	r3, [r7, #3]
	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	617b      	str	r3, [r7, #20]

	//uint8_t ConfiguredDataFrameFormat =  ((1 << SPI_CR1_DFF) & pSPI->SPI_CR1) >> SPI_CR1_DFF;

	//Clearing the SPI receive buffer before transmitting the data
	while(!SPIGetFlags(SPIAddress,SPI_SR_TXE));
 8000b28:	bf00      	nop
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	68f8      	ldr	r0, [r7, #12]
 8000b2e:	f7ff ffaf 	bl	8000a90 <SPIGetFlags>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d0f8      	beq.n	8000b2a <SPIMasterRecvData+0x14>

	while(SPIGetFlags(SPIAddress,SPI_SR_RXNE))
 8000b38:	e004      	b.n	8000b44 <SPIMasterRecvData+0x2e>
		*RxBuf = pSPI->SPI_DR;
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	68db      	ldr	r3, [r3, #12]
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	701a      	strb	r2, [r3, #0]
	while(SPIGetFlags(SPIAddress,SPI_SR_RXNE))
 8000b44:	2100      	movs	r1, #0
 8000b46:	68f8      	ldr	r0, [r7, #12]
 8000b48:	f7ff ffa2 	bl	8000a90 <SPIGetFlags>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d1f3      	bne.n	8000b3a <SPIMasterRecvData+0x24>

	while(len > 0) {
 8000b52:	e022      	b.n	8000b9a <SPIMasterRecvData+0x84>

		// Waiting for TX Buffer to be empty
		while(!SPIGetFlags(SPIAddress,SPI_SR_TXE));
 8000b54:	bf00      	nop
 8000b56:	2101      	movs	r1, #1
 8000b58:	68f8      	ldr	r0, [r7, #12]
 8000b5a:	f7ff ff99 	bl	8000a90 <SPIGetFlags>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d0f8      	beq.n	8000b56 <SPIMasterRecvData+0x40>

		pSPI->SPI_DR = *TxBuf;
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	461a      	mov	r2, r3
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	60da      	str	r2, [r3, #12]
		TxBuf++;
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	3301      	adds	r3, #1
 8000b72:	60bb      	str	r3, [r7, #8]

		// Waiting for RX Buffer to be full
		while(!SPIGetFlags(SPIAddress,SPI_SR_RXNE));
 8000b74:	bf00      	nop
 8000b76:	2100      	movs	r1, #0
 8000b78:	68f8      	ldr	r0, [r7, #12]
 8000b7a:	f7ff ff89 	bl	8000a90 <SPIGetFlags>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d0f8      	beq.n	8000b76 <SPIMasterRecvData+0x60>

		*RxBuf = pSPI->SPI_DR;
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	b2da      	uxtb	r2, r3
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	701a      	strb	r2, [r3, #0]
		RxBuf++;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	3301      	adds	r3, #1
 8000b92:	607b      	str	r3, [r7, #4]
		len--;
 8000b94:	78fb      	ldrb	r3, [r7, #3]
 8000b96:	3b01      	subs	r3, #1
 8000b98:	70fb      	strb	r3, [r7, #3]
	while(len > 0) {
 8000b9a:	78fb      	ldrb	r3, [r7, #3]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d1d9      	bne.n	8000b54 <SPIMasterRecvData+0x3e>
	}
}
 8000ba0:	bf00      	nop
 8000ba2:	bf00      	nop
 8000ba4:	3718      	adds	r7, #24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <EnablePeriClk>:
/* Peripheral Clock Enable and Disable Functions */



void EnablePeriClk(uint32_t *PeripheralAddress)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
	uint32_t *pRCCPeriClkReg;

	if(PeripheralAddress == GPIOA) {
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4a88      	ldr	r2, [pc, #544]	; (8000dd8 <EnablePeriClk+0x22c>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d108      	bne.n	8000bce <EnablePeriClk+0x22>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000bbc:	4b87      	ldr	r3, [pc, #540]	; (8000ddc <EnablePeriClk+0x230>)
 8000bbe:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOA_RCC_PERI_CLK_BIT_POS);
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f043 0201 	orr.w	r2, r3, #1
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	601a      	str	r2, [r3, #0]
	}
	else if (PeripheralAddress == TIM5) {
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
			*pRCCPeriClkReg |= (1 << TIM5_RCC_PERI_CLK_BIT_POS);
	}
}
 8000bcc:	e19b      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOB) {
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4a83      	ldr	r2, [pc, #524]	; (8000de0 <EnablePeriClk+0x234>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d108      	bne.n	8000be8 <EnablePeriClk+0x3c>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000bd6:	4b81      	ldr	r3, [pc, #516]	; (8000ddc <EnablePeriClk+0x230>)
 8000bd8:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOB_RCC_PERI_CLK_BIT_POS);
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f043 0202 	orr.w	r2, r3, #2
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	601a      	str	r2, [r3, #0]
}
 8000be6:	e18e      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOC) {
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a7e      	ldr	r2, [pc, #504]	; (8000de4 <EnablePeriClk+0x238>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d108      	bne.n	8000c02 <EnablePeriClk+0x56>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000bf0:	4b7a      	ldr	r3, [pc, #488]	; (8000ddc <EnablePeriClk+0x230>)
 8000bf2:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOC_RCC_PERI_CLK_BIT_POS);
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f043 0204 	orr.w	r2, r3, #4
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	601a      	str	r2, [r3, #0]
}
 8000c00:	e181      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOD) {
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4a78      	ldr	r2, [pc, #480]	; (8000de8 <EnablePeriClk+0x23c>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d108      	bne.n	8000c1c <EnablePeriClk+0x70>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000c0a:	4b74      	ldr	r3, [pc, #464]	; (8000ddc <EnablePeriClk+0x230>)
 8000c0c:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOD_RCC_PERI_CLK_BIT_POS);
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f043 0208 	orr.w	r2, r3, #8
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	601a      	str	r2, [r3, #0]
}
 8000c1a:	e174      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOE) {
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	4a73      	ldr	r2, [pc, #460]	; (8000dec <EnablePeriClk+0x240>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d108      	bne.n	8000c36 <EnablePeriClk+0x8a>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000c24:	4b6d      	ldr	r3, [pc, #436]	; (8000ddc <EnablePeriClk+0x230>)
 8000c26:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOE_RCC_PERI_CLK_BIT_POS);
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f043 0210 	orr.w	r2, r3, #16
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	601a      	str	r2, [r3, #0]
}
 8000c34:	e167      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOF) {
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4a6d      	ldr	r2, [pc, #436]	; (8000df0 <EnablePeriClk+0x244>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d108      	bne.n	8000c50 <EnablePeriClk+0xa4>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000c3e:	4b67      	ldr	r3, [pc, #412]	; (8000ddc <EnablePeriClk+0x230>)
 8000c40:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOF_RCC_PERI_CLK_BIT_POS);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f043 0220 	orr.w	r2, r3, #32
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	601a      	str	r2, [r3, #0]
}
 8000c4e:	e15a      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOG) {
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4a68      	ldr	r2, [pc, #416]	; (8000df4 <EnablePeriClk+0x248>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d108      	bne.n	8000c6a <EnablePeriClk+0xbe>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000c58:	4b60      	ldr	r3, [pc, #384]	; (8000ddc <EnablePeriClk+0x230>)
 8000c5a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOG_RCC_PERI_CLK_BIT_POS);
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	601a      	str	r2, [r3, #0]
}
 8000c68:	e14d      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOH) {
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a62      	ldr	r2, [pc, #392]	; (8000df8 <EnablePeriClk+0x24c>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d108      	bne.n	8000c84 <EnablePeriClk+0xd8>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000c72:	4b5a      	ldr	r3, [pc, #360]	; (8000ddc <EnablePeriClk+0x230>)
 8000c74:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOH_RCC_PERI_CLK_BIT_POS);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	601a      	str	r2, [r3, #0]
}
 8000c82:	e140      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOI) {
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a5d      	ldr	r2, [pc, #372]	; (8000dfc <EnablePeriClk+0x250>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d108      	bne.n	8000c9e <EnablePeriClk+0xf2>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000c8c:	4b53      	ldr	r3, [pc, #332]	; (8000ddc <EnablePeriClk+0x230>)
 8000c8e:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOI_RCC_PERI_CLK_BIT_POS);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	601a      	str	r2, [r3, #0]
}
 8000c9c:	e133      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI1) {
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4a57      	ldr	r2, [pc, #348]	; (8000e00 <EnablePeriClk+0x254>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d108      	bne.n	8000cb8 <EnablePeriClk+0x10c>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 8000ca6:	4b57      	ldr	r3, [pc, #348]	; (8000e04 <EnablePeriClk+0x258>)
 8000ca8:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI1_RCC_PERI_CLK_BIT_POS);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	601a      	str	r2, [r3, #0]
}
 8000cb6:	e126      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI2) {
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a53      	ldr	r2, [pc, #332]	; (8000e08 <EnablePeriClk+0x25c>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d108      	bne.n	8000cd2 <EnablePeriClk+0x126>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000cc0:	4b52      	ldr	r3, [pc, #328]	; (8000e0c <EnablePeriClk+0x260>)
 8000cc2:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI2_RCC_PERI_CLK_BIT_POS);
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	601a      	str	r2, [r3, #0]
}
 8000cd0:	e119      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI3) {
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a4e      	ldr	r2, [pc, #312]	; (8000e10 <EnablePeriClk+0x264>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d108      	bne.n	8000cec <EnablePeriClk+0x140>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000cda:	4b4c      	ldr	r3, [pc, #304]	; (8000e0c <EnablePeriClk+0x260>)
 8000cdc:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI3_RCC_PERI_CLK_BIT_POS);
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	601a      	str	r2, [r3, #0]
}
 8000cea:	e10c      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C1) {
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4a49      	ldr	r2, [pc, #292]	; (8000e14 <EnablePeriClk+0x268>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d108      	bne.n	8000d06 <EnablePeriClk+0x15a>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000cf4:	4b45      	ldr	r3, [pc, #276]	; (8000e0c <EnablePeriClk+0x260>)
 8000cf6:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C1_RCC_PERI_CLK_BIT_POS);
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	601a      	str	r2, [r3, #0]
}
 8000d04:	e0ff      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C2) {
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a43      	ldr	r2, [pc, #268]	; (8000e18 <EnablePeriClk+0x26c>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d108      	bne.n	8000d20 <EnablePeriClk+0x174>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000d0e:	4b3f      	ldr	r3, [pc, #252]	; (8000e0c <EnablePeriClk+0x260>)
 8000d10:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C2_RCC_PERI_CLK_BIT_POS);
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	601a      	str	r2, [r3, #0]
}
 8000d1e:	e0f2      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C3) {
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a3e      	ldr	r2, [pc, #248]	; (8000e1c <EnablePeriClk+0x270>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d108      	bne.n	8000d3a <EnablePeriClk+0x18e>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000d28:	4b38      	ldr	r3, [pc, #224]	; (8000e0c <EnablePeriClk+0x260>)
 8000d2a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C3_RCC_PERI_CLK_BIT_POS);
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	601a      	str	r2, [r3, #0]
}
 8000d38:	e0e5      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART1) {
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4a38      	ldr	r2, [pc, #224]	; (8000e20 <EnablePeriClk+0x274>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d108      	bne.n	8000d54 <EnablePeriClk+0x1a8>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 8000d42:	4b30      	ldr	r3, [pc, #192]	; (8000e04 <EnablePeriClk+0x258>)
 8000d44:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART1_RCC_PERI_CLK_BIT_POS);
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f043 0210 	orr.w	r2, r3, #16
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	601a      	str	r2, [r3, #0]
}
 8000d52:	e0d8      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART2) {
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	4a33      	ldr	r2, [pc, #204]	; (8000e24 <EnablePeriClk+0x278>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d108      	bne.n	8000d6e <EnablePeriClk+0x1c2>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000d5c:	4b2b      	ldr	r3, [pc, #172]	; (8000e0c <EnablePeriClk+0x260>)
 8000d5e:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART2_RCC_PERI_CLK_BIT_POS);
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	601a      	str	r2, [r3, #0]
}
 8000d6c:	e0cb      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART3) {
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4a2d      	ldr	r2, [pc, #180]	; (8000e28 <EnablePeriClk+0x27c>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d108      	bne.n	8000d88 <EnablePeriClk+0x1dc>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000d76:	4b25      	ldr	r3, [pc, #148]	; (8000e0c <EnablePeriClk+0x260>)
 8000d78:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART3_RCC_PERI_CLK_BIT_POS);
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	601a      	str	r2, [r3, #0]
}
 8000d86:	e0be      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == UART4) {
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a28      	ldr	r2, [pc, #160]	; (8000e2c <EnablePeriClk+0x280>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d108      	bne.n	8000da2 <EnablePeriClk+0x1f6>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000d90:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <EnablePeriClk+0x260>)
 8000d92:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << UART4_RCC_PERI_CLK_BIT_POS);
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	601a      	str	r2, [r3, #0]
}
 8000da0:	e0b1      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == UART5) {
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a22      	ldr	r2, [pc, #136]	; (8000e30 <EnablePeriClk+0x284>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d108      	bne.n	8000dbc <EnablePeriClk+0x210>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000daa:	4b18      	ldr	r3, [pc, #96]	; (8000e0c <EnablePeriClk+0x260>)
 8000dac:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << UART5_RCC_PERI_CLK_BIT_POS);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	601a      	str	r2, [r3, #0]
}
 8000dba:	e0a4      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART6) {
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4a1d      	ldr	r2, [pc, #116]	; (8000e34 <EnablePeriClk+0x288>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d139      	bne.n	8000e38 <EnablePeriClk+0x28c>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <EnablePeriClk+0x258>)
 8000dc6:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART6_RCC_PERI_CLK_BIT_POS);
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f043 0220 	orr.w	r2, r3, #32
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	601a      	str	r2, [r3, #0]
}
 8000dd4:	e097      	b.n	8000f06 <EnablePeriClk+0x35a>
 8000dd6:	bf00      	nop
 8000dd8:	40020000 	.word	0x40020000
 8000ddc:	40023830 	.word	0x40023830
 8000de0:	40020400 	.word	0x40020400
 8000de4:	40020800 	.word	0x40020800
 8000de8:	40020c00 	.word	0x40020c00
 8000dec:	40021000 	.word	0x40021000
 8000df0:	40021400 	.word	0x40021400
 8000df4:	40021800 	.word	0x40021800
 8000df8:	40021c00 	.word	0x40021c00
 8000dfc:	40022000 	.word	0x40022000
 8000e00:	40013000 	.word	0x40013000
 8000e04:	40023844 	.word	0x40023844
 8000e08:	40003800 	.word	0x40003800
 8000e0c:	40023840 	.word	0x40023840
 8000e10:	40003c00 	.word	0x40003c00
 8000e14:	40005400 	.word	0x40005400
 8000e18:	40005800 	.word	0x40005800
 8000e1c:	40005c00 	.word	0x40005c00
 8000e20:	40011000 	.word	0x40011000
 8000e24:	40004400 	.word	0x40004400
 8000e28:	40004800 	.word	0x40004800
 8000e2c:	40004c00 	.word	0x40004c00
 8000e30:	40005000 	.word	0x40005000
 8000e34:	40011400 	.word	0x40011400
	else if (PeripheralAddress == TIM6) {
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4a35      	ldr	r2, [pc, #212]	; (8000f10 <EnablePeriClk+0x364>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d108      	bne.n	8000e52 <EnablePeriClk+0x2a6>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000e40:	4b34      	ldr	r3, [pc, #208]	; (8000f14 <EnablePeriClk+0x368>)
 8000e42:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << TIM6_RCC_PERI_CLK_BIT_POS);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f043 0210 	orr.w	r2, r3, #16
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	601a      	str	r2, [r3, #0]
}
 8000e50:	e059      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM7) {
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a30      	ldr	r2, [pc, #192]	; (8000f18 <EnablePeriClk+0x36c>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d108      	bne.n	8000e6c <EnablePeriClk+0x2c0>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000e5a:	4b2e      	ldr	r3, [pc, #184]	; (8000f14 <EnablePeriClk+0x368>)
 8000e5c:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << TIM7_RCC_PERI_CLK_BIT_POS);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f043 0220 	orr.w	r2, r3, #32
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	601a      	str	r2, [r3, #0]
}
 8000e6a:	e04c      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == DMA1) {
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4a2b      	ldr	r2, [pc, #172]	; (8000f1c <EnablePeriClk+0x370>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d108      	bne.n	8000e86 <EnablePeriClk+0x2da>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000e74:	4b2a      	ldr	r3, [pc, #168]	; (8000f20 <EnablePeriClk+0x374>)
 8000e76:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << DMA1_RCC_PERI_CLK_BIT_POS);
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	601a      	str	r2, [r3, #0]
}
 8000e84:	e03f      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == DMA2) {
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a26      	ldr	r2, [pc, #152]	; (8000f24 <EnablePeriClk+0x378>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d108      	bne.n	8000ea0 <EnablePeriClk+0x2f4>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000e8e:	4b24      	ldr	r3, [pc, #144]	; (8000f20 <EnablePeriClk+0x374>)
 8000e90:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << DMA2_RCC_PERI_CLK_BIT_POS);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	601a      	str	r2, [r3, #0]
}
 8000e9e:	e032      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM2) {
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ea6:	d108      	bne.n	8000eba <EnablePeriClk+0x30e>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000ea8:	4b1a      	ldr	r3, [pc, #104]	; (8000f14 <EnablePeriClk+0x368>)
 8000eaa:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM2_RCC_PERI_CLK_BIT_POS);
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f043 0201 	orr.w	r2, r3, #1
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	601a      	str	r2, [r3, #0]
}
 8000eb8:	e025      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM3) {
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a1a      	ldr	r2, [pc, #104]	; (8000f28 <EnablePeriClk+0x37c>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d108      	bne.n	8000ed4 <EnablePeriClk+0x328>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000ec2:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <EnablePeriClk+0x368>)
 8000ec4:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM3_RCC_PERI_CLK_BIT_POS);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f043 0202 	orr.w	r2, r3, #2
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	601a      	str	r2, [r3, #0]
}
 8000ed2:	e018      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM4) {
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4a15      	ldr	r2, [pc, #84]	; (8000f2c <EnablePeriClk+0x380>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d108      	bne.n	8000eee <EnablePeriClk+0x342>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000edc:	4b0d      	ldr	r3, [pc, #52]	; (8000f14 <EnablePeriClk+0x368>)
 8000ede:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM4_RCC_PERI_CLK_BIT_POS);
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f043 0204 	orr.w	r2, r3, #4
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	601a      	str	r2, [r3, #0]
}
 8000eec:	e00b      	b.n	8000f06 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM5) {
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a0f      	ldr	r2, [pc, #60]	; (8000f30 <EnablePeriClk+0x384>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d107      	bne.n	8000f06 <EnablePeriClk+0x35a>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000ef6:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <EnablePeriClk+0x368>)
 8000ef8:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM5_RCC_PERI_CLK_BIT_POS);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f043 0208 	orr.w	r2, r3, #8
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	601a      	str	r2, [r3, #0]
}
 8000f06:	bf00      	nop
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr
 8000f10:	40001000 	.word	0x40001000
 8000f14:	40023840 	.word	0x40023840
 8000f18:	40001400 	.word	0x40001400
 8000f1c:	40026000 	.word	0x40026000
 8000f20:	40023830 	.word	0x40023830
 8000f24:	40026400 	.word	0x40026400
 8000f28:	40000400 	.word	0x40000400
 8000f2c:	40000800 	.word	0x40000800
 8000f30:	40000c00 	.word	0x40000c00

08000f34 <USART_Init>:
#include <stdio.h>

extern void USART_RXNEInterruptCallback(uint8_t data);

void USART_Init(struct USART_Handle_t *pUSART_Handle)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	//1. Configure Tx/Rx Mode

	if(pUSART_Handle->USART_Config.USART_Mode == USART_MODE_TX_ONLY)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d110      	bne.n	8000f66 <USART_Init+0x32>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_TE);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	68da      	ldr	r2, [r3, #12]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f042 0208 	orr.w	r2, r2, #8
 8000f52:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_RE);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	68da      	ldr	r2, [r3, #12]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f022 0204 	bic.w	r2, r2, #4
 8000f62:	60da      	str	r2, [r3, #12]
 8000f64:	e028      	b.n	8000fb8 <USART_Init+0x84>
	}else if(pUSART_Handle->USART_Config.USART_Mode == USART_MODE_RX_ONLY)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d110      	bne.n	8000f90 <USART_Init+0x5c>
	{
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_TE);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	68da      	ldr	r2, [r3, #12]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f022 0208 	bic.w	r2, r2, #8
 8000f7c:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_RE);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	68da      	ldr	r2, [r3, #12]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f042 0204 	orr.w	r2, r2, #4
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	e013      	b.n	8000fb8 <USART_Init+0x84>
	}else if(pUSART_Handle->USART_Config.USART_Mode == USART_MODE_TX_RX)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	d10f      	bne.n	8000fb8 <USART_Init+0x84>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_TE);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	68da      	ldr	r2, [r3, #12]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f042 0208 	orr.w	r2, r2, #8
 8000fa6:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_RE);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	68da      	ldr	r2, [r3, #12]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f042 0204 	orr.w	r2, r2, #4
 8000fb6:	60da      	str	r2, [r3, #12]
	}


	//2. Configure Data Word Length

	if(pUSART_Handle->USART_Config.USART_DataLength == USART_DATA_LEN_8_BITS)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d108      	bne.n	8000fd2 <USART_Init+0x9e>
	{
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_M);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000fce:	60da      	str	r2, [r3, #12]
 8000fd0:	e00b      	b.n	8000fea <USART_Init+0xb6>
	}else if(pUSART_Handle->USART_Config.USART_DataLength == USART_DATA_LEN_9_BITS)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d107      	bne.n	8000fea <USART_Init+0xb6>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_M);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	68da      	ldr	r2, [r3, #12]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000fe8:	60da      	str	r2, [r3, #12]
	}


	//3. Configure the No. of Stop Bits

	pUSART_Handle->pUSART->USART_CR2 &= ~(0x3 << USART_CR2_STOP);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	691a      	ldr	r2, [r3, #16]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000ff8:	611a      	str	r2, [r3, #16]
	pUSART_Handle->pUSART->USART_CR2 |= (pUSART_Handle->USART_Config.USART_StopBits << USART_CR2_STOP);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	6919      	ldr	r1, [r3, #16]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	031a      	lsls	r2, r3, #12
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	430a      	orrs	r2, r1
 800100c:	611a      	str	r2, [r3, #16]

	//4. Configure the Parity

	if(pUSART_Handle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	691b      	ldr	r3, [r3, #16]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d108      	bne.n	8001028 <USART_Init+0xf4>
	{
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_PCE);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	68da      	ldr	r2, [r3, #12]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	e028      	b.n	800107a <USART_Init+0x146>
	}else if(pUSART_Handle->USART_Config.USART_ParityControl == USART_PARITY_EVEN)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	691b      	ldr	r3, [r3, #16]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d110      	bne.n	8001052 <USART_Init+0x11e>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_PCE);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	68da      	ldr	r2, [r3, #12]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800103e:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_PS);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	68da      	ldr	r2, [r3, #12]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	e013      	b.n	800107a <USART_Init+0x146>
	}else if(pUSART_Handle->USART_Config.USART_ParityControl == USART_PARITY_ODD)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	691b      	ldr	r3, [r3, #16]
 8001056:	2b02      	cmp	r3, #2
 8001058:	d10f      	bne.n	800107a <USART_Init+0x146>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_PCE);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	68da      	ldr	r2, [r3, #12]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001068:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_PS);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	68da      	ldr	r2, [r3, #12]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001078:	60da      	str	r2, [r3, #12]
	}

	//5. Configure the Baud Rate
	USART_SetBaudRate(pUSART_Handle, pUSART_Handle->USART_Config.USART_BaudRate);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	4619      	mov	r1, r3
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f000 f868 	bl	8001156 <USART_SetBaudRate>

	//6. Configure HW Flow Control
	if(pUSART_Handle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CNTRL_NONE)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d110      	bne.n	80010b0 <USART_Init+0x17c>
	{
		pUSART_Handle->pUSART->USART_CR3 &= ~(1 << USART_CR3_RTSE);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	695a      	ldr	r2, [r3, #20]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800109c:	615a      	str	r2, [r3, #20]
		pUSART_Handle->pUSART->USART_CR3 &= ~(1 << USART_CR3_CTSE);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	695a      	ldr	r2, [r3, #20]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80010ac:	615a      	str	r2, [r3, #20]
	{
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_RTSE);
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_CTSE);
	}

}
 80010ae:	e03d      	b.n	800112c <USART_Init+0x1f8>
	}else if(pUSART_Handle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CNTRL_RTS)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d110      	bne.n	80010da <USART_Init+0x1a6>
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_RTSE);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	695a      	ldr	r2, [r3, #20]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010c6:	615a      	str	r2, [r3, #20]
		pUSART_Handle->pUSART->USART_CR3 &= ~(1 << USART_CR3_CTSE);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	695a      	ldr	r2, [r3, #20]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80010d6:	615a      	str	r2, [r3, #20]
}
 80010d8:	e028      	b.n	800112c <USART_Init+0x1f8>
	}else if(pUSART_Handle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CNTRL_CTS)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	699b      	ldr	r3, [r3, #24]
 80010de:	2b02      	cmp	r3, #2
 80010e0:	d110      	bne.n	8001104 <USART_Init+0x1d0>
		pUSART_Handle->pUSART->USART_CR3 &= ~(1 << USART_CR3_RTSE);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	695a      	ldr	r2, [r3, #20]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80010f0:	615a      	str	r2, [r3, #20]
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_CTSE);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	695a      	ldr	r2, [r3, #20]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001100:	615a      	str	r2, [r3, #20]
}
 8001102:	e013      	b.n	800112c <USART_Init+0x1f8>
	}else if(pUSART_Handle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CNTRL_RTS_CTS)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	2b03      	cmp	r3, #3
 800110a:	d10f      	bne.n	800112c <USART_Init+0x1f8>
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_RTSE);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	695a      	ldr	r2, [r3, #20]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800111a:	615a      	str	r2, [r3, #20]
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_CTSE);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	695a      	ldr	r2, [r3, #20]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800112a:	615a      	str	r2, [r3, #20]
}
 800112c:	bf00      	nop
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <USART_PeripheralEnable>:

void USART_PeripheralEnable(struct USART_Handle_t *pUSART_Handle)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_UE);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	68da      	ldr	r2, [r3, #12]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800114a:	60da      	str	r2, [r3, #12]
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr

08001156 <USART_SetBaudRate>:
		Len--;
	}
}

void USART_SetBaudRate(struct USART_Handle_t *pUSART_Handle, uint32_t BaudRate)
{
 8001156:	b480      	push	{r7}
 8001158:	b085      	sub	sp, #20
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	6039      	str	r1, [r7, #0]

	// Dummy Function. Need to implement code to calculate the USART_BRR_Value
	//0x683 corresponds to FPCLK=16MHz and Oversampling=0
	uint32_t USART_BRR_Value = 0x683;
 8001160:	f240 6383 	movw	r3, #1667	; 0x683
 8001164:	60fb      	str	r3, [r7, #12]

	pUSART_Handle->pUSART->USART_BRR = USART_BRR_Value;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	609a      	str	r2, [r3, #8]
}
 800116e:	bf00      	nop
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr

08001178 <main>:
uint8_t nrf_packet_tx_state;

struct USART_Handle_t Test_USART;

int main(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b090      	sub	sp, #64	; 0x40
 800117c:	af00      	add	r7, sp, #0
	uint8_t i;

	struct NRF_RADIO_CONFIG_t radio_config;
	uint8_t status;
	uint8_t addr[] = {0xA1,0xA2,0xA3,0xA4,0xA5};
 800117e:	4a52      	ldr	r2, [pc, #328]	; (80012c8 <main+0x150>)
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001186:	6018      	str	r0, [r3, #0]
 8001188:	3304      	adds	r3, #4
 800118a:	7019      	strb	r1, [r3, #0]

	tx_packet_length = strlen(tx_buffer);
 800118c:	484f      	ldr	r0, [pc, #316]	; (80012cc <main+0x154>)
 800118e:	f7ff f83f 	bl	8000210 <strlen>
 8001192:	4603      	mov	r3, r0
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4b4e      	ldr	r3, [pc, #312]	; (80012d0 <main+0x158>)
 8001198:	701a      	strb	r2, [r3, #0]
	tx_packet_length_2 = strlen(tx_buffer_2);
 800119a:	484e      	ldr	r0, [pc, #312]	; (80012d4 <main+0x15c>)
 800119c:	f7ff f838 	bl	8000210 <strlen>
 80011a0:	4603      	mov	r3, r0
 80011a2:	b2da      	uxtb	r2, r3
 80011a4:	4b4c      	ldr	r3, [pc, #304]	; (80012d8 <main+0x160>)
 80011a6:	701a      	strb	r2, [r3, #0]

	//1.a Configure the Timer Peripheral
	configure_delay_timer();
 80011a8:	f7ff f8a2 	bl	80002f0 <configure_delay_timer>

	//1.b Configure the UART Peripheral
	configure_uart();
 80011ac:	f000 fc3a 	bl	8001a24 <configure_uart>

	//1.c Configure Radio Interrupts
	//configure_radio_interrupts();

	//2. Configure the SPI Port connecting to NRF24L01 Radio
	configure_spi();
 80011b0:	f000 f89a 	bl	80012e8 <configure_spi>

	//3. Configure the NRF24L01 Radio
	memset(&radio_config,0,sizeof(radio_config));
 80011b4:	f107 030c 	add.w	r3, r7, #12
 80011b8:	2230      	movs	r2, #48	; 0x30
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f000 fdbd 	bl	8001d3c <memset>
	radio_config.radio_mode = NRF_RADIO_MODE_TX;
 80011c2:	2300      	movs	r3, #0
 80011c4:	733b      	strb	r3, [r7, #12]
	radio_config.radio_channel = 10;
 80011c6:	230a      	movs	r3, #10
 80011c8:	737b      	strb	r3, [r7, #13]
	radio_config.radio_data_rate = NRF_RADIO_DATA_RATE_250K;
 80011ca:	2300      	movs	r3, #0
 80011cc:	73bb      	strb	r3, [r7, #14]
	radio_config.radio_pa_level = NRF_RADIO_PA_LEVEL_0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	73fb      	strb	r3, [r7, #15]
	radio_config.radio_enable_data_pipes = (NRF_RADIO_ERX_P0);
 80011d2:	2301      	movs	r3, #1
 80011d4:	743b      	strb	r3, [r7, #16]
	radio_config.radio_enable_auto_acknowledgements = (NRF_RADIO_ENAA_P0);
 80011d6:	2301      	movs	r3, #1
 80011d8:	747b      	strb	r3, [r7, #17]
	radio_config.radio_address_width = NRF_RADIO_ADDRESS_WIDTH_5B;
 80011da:	2303      	movs	r3, #3
 80011dc:	74bb      	strb	r3, [r7, #18]
	radio_config.radio_auto_retransmit_count = NRF_RADIO_ARC_3;
 80011de:	2303      	movs	r3, #3
 80011e0:	74fb      	strb	r3, [r7, #19]
	radio_config.radio_auto_retransmit_delay = NRF_RADIO_ARD_1000US;
 80011e2:	2330      	movs	r3, #48	; 0x30
 80011e4:	753b      	strb	r3, [r7, #20]
	memcpy(&radio_config.radio_addr_p0, addr, sizeof(addr));
 80011e6:	f107 0315 	add.w	r3, r7, #21
 80011ea:	1d3a      	adds	r2, r7, #4
 80011ec:	6810      	ldr	r0, [r2, #0]
 80011ee:	6018      	str	r0, [r3, #0]
 80011f0:	7912      	ldrb	r2, [r2, #4]
 80011f2:	711a      	strb	r2, [r3, #4]
	memcpy(&radio_config.radio_addr_peer, addr, sizeof(addr));
 80011f4:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80011f8:	1d3a      	adds	r2, r7, #4
 80011fa:	6810      	ldr	r0, [r2, #0]
 80011fc:	6018      	str	r0, [r3, #0]
 80011fe:	7912      	ldrb	r2, [r2, #4]
 8001200:	711a      	strb	r2, [r3, #4]
	radio_config.radio_dynamic_payload_length_feature = NRF_RADIO_DPL_FEATURE_ENABLE;
 8001202:	2301      	movs	r3, #1
 8001204:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	radio_config.radio_dynamic_payload_enable_pipes = NRF_RADIO_DPL_P0;
 8001208:	2301      	movs	r3, #1
 800120a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	radio_config.radio_ack_payload_feature = NRF_RADIO_ACK_PAYLOAD_FEATURE_DISABLE;
 800120e:	2300      	movs	r3, #0
 8001210:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	radio_config.radio_dynamic_ack_feature = NRF_RADIO_DYNAMIC_ACK_FEATURE_ENABLE;
 8001214:	2301      	movs	r3, #1
 8001216:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

	configure_nrf_radio(&radio_config);
 800121a:	f107 030c 	add.w	r3, r7, #12
 800121e:	4618      	mov	r0, r3
 8001220:	f000 f8b4 	bl	800138c <configure_nrf_radio>

	for(i=1;i<=10;i++)
 8001224:	2301      	movs	r3, #1
 8001226:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800122a:	e048      	b.n	80012be <main+0x146>
	{

		status = nrf_radio_transmit_packet_1((uint8_t *)tx_buffer,tx_packet_length,NRF_RADIO_ACK);
 800122c:	4b28      	ldr	r3, [pc, #160]	; (80012d0 <main+0x158>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2200      	movs	r2, #0
 8001232:	4619      	mov	r1, r3
 8001234:	4825      	ldr	r0, [pc, #148]	; (80012cc <main+0x154>)
 8001236:	f000 fa2b 	bl	8001690 <nrf_radio_transmit_packet_1>
 800123a:	4603      	mov	r3, r0
 800123c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
		if(status == NRF_RADIO_PKT_TX_COMPLETE)
 8001240:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001244:	2b00      	cmp	r3, #0
 8001246:	d106      	bne.n	8001256 <main+0xde>
		{
			//Print Message
			printf("Packet %d Transmitted Successfully\r\n",i);
 8001248:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800124c:	4619      	mov	r1, r3
 800124e:	4823      	ldr	r0, [pc, #140]	; (80012dc <main+0x164>)
 8001250:	f000 fd7c 	bl	8001d4c <iprintf>
 8001254:	e009      	b.n	800126a <main+0xf2>
		}
		else if(status == NRF_RADIO_PKT_TX_FAIL)
 8001256:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800125a:	2b01      	cmp	r3, #1
 800125c:	d105      	bne.n	800126a <main+0xf2>
		{
			//Print Message
			printf("Packet %d Transmission Failed\r\n",i);
 800125e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001262:	4619      	mov	r1, r3
 8001264:	481e      	ldr	r0, [pc, #120]	; (80012e0 <main+0x168>)
 8001266:	f000 fd71 	bl	8001d4c <iprintf>
		}

		delay_us(5000000);
 800126a:	481e      	ldr	r0, [pc, #120]	; (80012e4 <main+0x16c>)
 800126c:	f7ff f828 	bl	80002c0 <delay_us>

		status = nrf_radio_transmit_packet_1((uint8_t *)tx_buffer_2,tx_packet_length_2,NRF_RADIO_ACK);
 8001270:	4b19      	ldr	r3, [pc, #100]	; (80012d8 <main+0x160>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2200      	movs	r2, #0
 8001276:	4619      	mov	r1, r3
 8001278:	4816      	ldr	r0, [pc, #88]	; (80012d4 <main+0x15c>)
 800127a:	f000 fa09 	bl	8001690 <nrf_radio_transmit_packet_1>
 800127e:	4603      	mov	r3, r0
 8001280:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
		if(status == NRF_RADIO_PKT_TX_COMPLETE)
 8001284:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001288:	2b00      	cmp	r3, #0
 800128a:	d106      	bne.n	800129a <main+0x122>
		{
			//Print Message
			printf("Packet %d Transmitted Successfully\r\n",i);
 800128c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001290:	4619      	mov	r1, r3
 8001292:	4812      	ldr	r0, [pc, #72]	; (80012dc <main+0x164>)
 8001294:	f000 fd5a 	bl	8001d4c <iprintf>
 8001298:	e009      	b.n	80012ae <main+0x136>
		}
		else if(status == NRF_RADIO_PKT_TX_FAIL)
 800129a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d105      	bne.n	80012ae <main+0x136>
		{
			//Print Message
			printf("Packet %d Transmission Failed\r\n",i);
 80012a2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80012a6:	4619      	mov	r1, r3
 80012a8:	480d      	ldr	r0, [pc, #52]	; (80012e0 <main+0x168>)
 80012aa:	f000 fd4f 	bl	8001d4c <iprintf>
		}

		delay_us(5000000);
 80012ae:	480d      	ldr	r0, [pc, #52]	; (80012e4 <main+0x16c>)
 80012b0:	f7ff f806 	bl	80002c0 <delay_us>
	for(i=1;i<=10;i++)
 80012b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80012b8:	3301      	adds	r3, #1
 80012ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80012be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80012c2:	2b0a      	cmp	r3, #10
 80012c4:	d9b2      	bls.n	800122c <main+0xb4>
	}

	while(1);
 80012c6:	e7fe      	b.n	80012c6 <main+0x14e>
 80012c8:	08002da4 	.word	0x08002da4
 80012cc:	20000000 	.word	0x20000000
 80012d0:	2000012d 	.word	0x2000012d
 80012d4:	20000020 	.word	0x20000020
 80012d8:	2000012e 	.word	0x2000012e
 80012dc:	08002d5c 	.word	0x08002d5c
 80012e0:	08002d84 	.word	0x08002d84
 80012e4:	004c4b40 	.word	0x004c4b40

080012e8 <configure_spi>:

	return 0;
}

void configure_spi(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
	struct SPI_Config_t SPI_Dev_Config;

	//Configuring the GPIO Pins for the SPI Port
	EnablePeriClk(SPI_PORT);
 80012ee:	4825      	ldr	r0, [pc, #148]	; (8001384 <configure_spi+0x9c>)
 80012f0:	f7ff fc5c 	bl	8000bac <EnablePeriClk>
	GPIOSetMode(SPI_PORT,SPI_PIN_MOSI,GPIO_MODE_ALTFN);
 80012f4:	2202      	movs	r2, #2
 80012f6:	210f      	movs	r1, #15
 80012f8:	4822      	ldr	r0, [pc, #136]	; (8001384 <configure_spi+0x9c>)
 80012fa:	f7ff fa54 	bl	80007a6 <GPIOSetMode>
	GPIOSetMode(SPI_PORT,SPI_PIN_MISO,GPIO_MODE_ALTFN);
 80012fe:	2202      	movs	r2, #2
 8001300:	210e      	movs	r1, #14
 8001302:	4820      	ldr	r0, [pc, #128]	; (8001384 <configure_spi+0x9c>)
 8001304:	f7ff fa4f 	bl	80007a6 <GPIOSetMode>
	GPIOSetMode(SPI_PORT,SPI_PIN_CLK,GPIO_MODE_ALTFN);
 8001308:	2202      	movs	r2, #2
 800130a:	210d      	movs	r1, #13
 800130c:	481d      	ldr	r0, [pc, #116]	; (8001384 <configure_spi+0x9c>)
 800130e:	f7ff fa4a 	bl	80007a6 <GPIOSetMode>
	GPIOSetMode(SPI_PORT,SPI_PIN_SS,GPIO_MODE_ALTFN);
 8001312:	2202      	movs	r2, #2
 8001314:	210c      	movs	r1, #12
 8001316:	481b      	ldr	r0, [pc, #108]	; (8001384 <configure_spi+0x9c>)
 8001318:	f7ff fa45 	bl	80007a6 <GPIOSetMode>
	GPIOSetAltFn(SPI_PORT,SPI_PIN_MOSI,GPIO_ALTFN_5);
 800131c:	2205      	movs	r2, #5
 800131e:	210f      	movs	r1, #15
 8001320:	4818      	ldr	r0, [pc, #96]	; (8001384 <configure_spi+0x9c>)
 8001322:	f7ff fa86 	bl	8000832 <GPIOSetAltFn>
	GPIOSetAltFn(SPI_PORT,SPI_PIN_MISO,GPIO_ALTFN_5);
 8001326:	2205      	movs	r2, #5
 8001328:	210e      	movs	r1, #14
 800132a:	4816      	ldr	r0, [pc, #88]	; (8001384 <configure_spi+0x9c>)
 800132c:	f7ff fa81 	bl	8000832 <GPIOSetAltFn>
	GPIOSetAltFn(SPI_PORT,SPI_PIN_CLK,GPIO_ALTFN_5);
 8001330:	2205      	movs	r2, #5
 8001332:	210d      	movs	r1, #13
 8001334:	4813      	ldr	r0, [pc, #76]	; (8001384 <configure_spi+0x9c>)
 8001336:	f7ff fa7c 	bl	8000832 <GPIOSetAltFn>
	GPIOSetAltFn(SPI_PORT,SPI_PIN_SS,GPIO_ALTFN_5);
 800133a:	2205      	movs	r2, #5
 800133c:	210c      	movs	r1, #12
 800133e:	4811      	ldr	r0, [pc, #68]	; (8001384 <configure_spi+0x9c>)
 8001340:	f7ff fa77 	bl	8000832 <GPIOSetAltFn>

	//Configuring the SPI Peripheral
	SPI_Dev_Config.SPIDeviceMode = SPI_DEVICE_MODE_MASTER;
 8001344:	2301      	movs	r3, #1
 8001346:	71bb      	strb	r3, [r7, #6]
	SPI_Dev_Config.SPIClockPol = SPI_CLK_POL_0;
 8001348:	2300      	movs	r3, #0
 800134a:	713b      	strb	r3, [r7, #4]
	SPI_Dev_Config.SPIClockPhase = SPI_CLK_PHA_LE;
 800134c:	2300      	movs	r3, #0
 800134e:	717b      	strb	r3, [r7, #5]
	SPI_Dev_Config.SPIClockFreq = SPI_CLK_FREQ_DIV8;
 8001350:	2302      	movs	r3, #2
 8001352:	723b      	strb	r3, [r7, #8]
	SPI_Dev_Config.SPIDataFrameFormat = SPI_DFF_8_BITS;
 8001354:	2300      	movs	r3, #0
 8001356:	727b      	strb	r3, [r7, #9]
	SPI_Dev_Config.SPISoftwareSlaveManagement = SPI_SW_SLAVE_MGNT_DI;
 8001358:	2300      	movs	r3, #0
 800135a:	72bb      	strb	r3, [r7, #10]
	SPI_Dev_Config.SPISSIFlag = SPI_SSI_1;
 800135c:	2301      	movs	r3, #1
 800135e:	72fb      	strb	r3, [r7, #11]
	SPI_Dev_Config.SPISSOEFlag = SPI_SSOE_EN;
 8001360:	2301      	movs	r3, #1
 8001362:	733b      	strb	r3, [r7, #12]

	EnablePeriClk(SPI_DEV);
 8001364:	4808      	ldr	r0, [pc, #32]	; (8001388 <configure_spi+0xa0>)
 8001366:	f7ff fc21 	bl	8000bac <EnablePeriClk>
	SPIPeriConfig(SPI_DEV, &SPI_Dev_Config);
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	4619      	mov	r1, r3
 800136e:	4806      	ldr	r0, [pc, #24]	; (8001388 <configure_spi+0xa0>)
 8001370:	f7ff fb02 	bl	8000978 <SPIPeriConfig>
	SPIEnable(SPI_DEV);
 8001374:	4804      	ldr	r0, [pc, #16]	; (8001388 <configure_spi+0xa0>)
 8001376:	f7ff fb7a 	bl	8000a6e <SPIEnable>
}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40020400 	.word	0x40020400
 8001388:	40003800 	.word	0x40003800

0800138c <configure_nrf_radio>:

void configure_nrf_radio(struct NRF_RADIO_CONFIG_t * radio_config)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	uint8_t i;

	//1. Configure the GPIO pins for CE and IRQ pins
	EnablePeriClk(RADIO_PORT);
 8001394:	4871      	ldr	r0, [pc, #452]	; (800155c <configure_nrf_radio+0x1d0>)
 8001396:	f7ff fc09 	bl	8000bac <EnablePeriClk>
	GPIOSetMode(RADIO_PORT,CE_PIN,GPIO_MODE_OUTPUT);
 800139a:	2201      	movs	r2, #1
 800139c:	2102      	movs	r1, #2
 800139e:	486f      	ldr	r0, [pc, #444]	; (800155c <configure_nrf_radio+0x1d0>)
 80013a0:	f7ff fa01 	bl	80007a6 <GPIOSetMode>
	GPIOWritePin(RADIO_PORT,CE_PIN,GPIO_LOW);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2102      	movs	r1, #2
 80013a8:	486c      	ldr	r0, [pc, #432]	; (800155c <configure_nrf_radio+0x1d0>)
 80013aa:	f7ff fa20 	bl	80007ee <GPIOWritePin>
	GPIOSetMode(RADIO_PORT,IRQ_PIN,GPIO_MODE_INPUT);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2100      	movs	r1, #0
 80013b2:	486a      	ldr	r0, [pc, #424]	; (800155c <configure_nrf_radio+0x1d0>)
 80013b4:	f7ff f9f7 	bl	80007a6 <GPIOSetMode>
	GPIOSetPullUpDownConfig(RADIO_PORT,IRQ_PIN,GPIO_PULL_UP);
 80013b8:	2201      	movs	r2, #1
 80013ba:	2100      	movs	r1, #0
 80013bc:	4867      	ldr	r0, [pc, #412]	; (800155c <configure_nrf_radio+0x1d0>)
 80013be:	f7ff fa93 	bl	80008e8 <GPIOSetPullUpDownConfig>
	GPIOSetMode(RADIO_PORT,SS_PIN,GPIO_MODE_OUTPUT);
 80013c2:	2201      	movs	r2, #1
 80013c4:	2104      	movs	r1, #4
 80013c6:	4865      	ldr	r0, [pc, #404]	; (800155c <configure_nrf_radio+0x1d0>)
 80013c8:	f7ff f9ed 	bl	80007a6 <GPIOSetMode>
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_HIGH);
 80013cc:	2201      	movs	r2, #1
 80013ce:	2104      	movs	r1, #4
 80013d0:	4862      	ldr	r0, [pc, #392]	; (800155c <configure_nrf_radio+0x1d0>)
 80013d2:	f7ff fa0c 	bl	80007ee <GPIOWritePin>

	//2. Configure the Radio Mode

	//3. Configure the RF Channel, Data Rate and PA Level
	//3.1 Configure the RF Channel
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_RF_CH;
 80013d6:	4b62      	ldr	r3, [pc, #392]	; (8001560 <configure_nrf_radio+0x1d4>)
 80013d8:	2225      	movs	r2, #37	; 0x25
 80013da:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_channel;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	785a      	ldrb	r2, [r3, #1]
 80013e0:	4b5f      	ldr	r3, [pc, #380]	; (8001560 <configure_nrf_radio+0x1d4>)
 80013e2:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 80013e4:	4b5f      	ldr	r3, [pc, #380]	; (8001564 <configure_nrf_radio+0x1d8>)
 80013e6:	2202      	movs	r2, #2
 80013e8:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 80013ea:	4b5e      	ldr	r3, [pc, #376]	; (8001564 <configure_nrf_radio+0x1d8>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	4619      	mov	r1, r3
 80013f0:	485b      	ldr	r0, [pc, #364]	; (8001560 <configure_nrf_radio+0x1d4>)
 80013f2:	f000 faf9 	bl	80019e8 <nrf_radio_cmd_write>

	//3.2 Configure the Data Rate and PA Level
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_RF_SETUP;
 80013f6:	4b5a      	ldr	r3, [pc, #360]	; (8001560 <configure_nrf_radio+0x1d4>)
 80013f8:	2226      	movs	r2, #38	; 0x26
 80013fa:	701a      	strb	r2, [r3, #0]

	cmd_buffer[1] &= 0x00;
 80013fc:	4b58      	ldr	r3, [pc, #352]	; (8001560 <configure_nrf_radio+0x1d4>)
 80013fe:	2200      	movs	r2, #0
 8001400:	705a      	strb	r2, [r3, #1]
	cmd_buffer[1] |= (radio_config->radio_pa_level << NRF_RADIO_RF_PWR_POS);
 8001402:	4b57      	ldr	r3, [pc, #348]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001404:	785b      	ldrb	r3, [r3, #1]
 8001406:	b25a      	sxtb	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	78db      	ldrb	r3, [r3, #3]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	b25b      	sxtb	r3, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	b25b      	sxtb	r3, r3
 8001414:	b2da      	uxtb	r2, r3
 8001416:	4b52      	ldr	r3, [pc, #328]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001418:	705a      	strb	r2, [r3, #1]

	if(radio_config->radio_data_rate == NRF_RADIO_DATA_RATE_250K)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	789b      	ldrb	r3, [r3, #2]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d10b      	bne.n	800143a <configure_nrf_radio+0xae>
	{
		cmd_buffer[1] |= (1 << NRF_RADIO_RF_DR_LOW_POS);
 8001422:	4b4f      	ldr	r3, [pc, #316]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001424:	785b      	ldrb	r3, [r3, #1]
 8001426:	f043 0320 	orr.w	r3, r3, #32
 800142a:	b2da      	uxtb	r2, r3
 800142c:	4b4c      	ldr	r3, [pc, #304]	; (8001560 <configure_nrf_radio+0x1d4>)
 800142e:	705a      	strb	r2, [r3, #1]
		cmd_buffer[1] |= (0 << NRF_RADIO_RF_DR_HIGH_POS);
 8001430:	4b4b      	ldr	r3, [pc, #300]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001432:	785a      	ldrb	r2, [r3, #1]
 8001434:	4b4a      	ldr	r3, [pc, #296]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001436:	705a      	strb	r2, [r3, #1]
 8001438:	e01b      	b.n	8001472 <configure_nrf_radio+0xe6>
	}
	else if(radio_config->radio_data_rate == NRF_RADIO_DATA_RATE_1M)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	789b      	ldrb	r3, [r3, #2]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d108      	bne.n	8001454 <configure_nrf_radio+0xc8>
	{
		cmd_buffer[1] |= (0 << NRF_RADIO_RF_DR_LOW_POS);
 8001442:	4b47      	ldr	r3, [pc, #284]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001444:	785a      	ldrb	r2, [r3, #1]
 8001446:	4b46      	ldr	r3, [pc, #280]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001448:	705a      	strb	r2, [r3, #1]
		cmd_buffer[1] |= (0 << NRF_RADIO_RF_DR_HIGH_POS);
 800144a:	4b45      	ldr	r3, [pc, #276]	; (8001560 <configure_nrf_radio+0x1d4>)
 800144c:	785a      	ldrb	r2, [r3, #1]
 800144e:	4b44      	ldr	r3, [pc, #272]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001450:	705a      	strb	r2, [r3, #1]
 8001452:	e00e      	b.n	8001472 <configure_nrf_radio+0xe6>
	}
	else if(radio_config->radio_data_rate == NRF_RADIO_DATA_RATE_2M)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	789b      	ldrb	r3, [r3, #2]
 8001458:	2b02      	cmp	r3, #2
 800145a:	d10a      	bne.n	8001472 <configure_nrf_radio+0xe6>
	{
		cmd_buffer[1] |= (0 << NRF_RADIO_RF_DR_LOW_POS);
 800145c:	4b40      	ldr	r3, [pc, #256]	; (8001560 <configure_nrf_radio+0x1d4>)
 800145e:	785a      	ldrb	r2, [r3, #1]
 8001460:	4b3f      	ldr	r3, [pc, #252]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001462:	705a      	strb	r2, [r3, #1]
		cmd_buffer[1] |= (1 << NRF_RADIO_RF_DR_HIGH_POS);
 8001464:	4b3e      	ldr	r3, [pc, #248]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001466:	785b      	ldrb	r3, [r3, #1]
 8001468:	f043 0308 	orr.w	r3, r3, #8
 800146c:	b2da      	uxtb	r2, r3
 800146e:	4b3c      	ldr	r3, [pc, #240]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001470:	705a      	strb	r2, [r3, #1]
	}

	cmd_packet_length = 2;
 8001472:	4b3c      	ldr	r3, [pc, #240]	; (8001564 <configure_nrf_radio+0x1d8>)
 8001474:	2202      	movs	r2, #2
 8001476:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001478:	4b3a      	ldr	r3, [pc, #232]	; (8001564 <configure_nrf_radio+0x1d8>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4619      	mov	r1, r3
 800147e:	4838      	ldr	r0, [pc, #224]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001480:	f000 fab2 	bl	80019e8 <nrf_radio_cmd_write>

	//4. Configure Data Pipes
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_EN_RXADDR;
 8001484:	4b36      	ldr	r3, [pc, #216]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001486:	2222      	movs	r2, #34	; 0x22
 8001488:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_enable_data_pipes;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	791a      	ldrb	r2, [r3, #4]
 800148e:	4b34      	ldr	r3, [pc, #208]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001490:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 8001492:	4b34      	ldr	r3, [pc, #208]	; (8001564 <configure_nrf_radio+0x1d8>)
 8001494:	2202      	movs	r2, #2
 8001496:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001498:	4b32      	ldr	r3, [pc, #200]	; (8001564 <configure_nrf_radio+0x1d8>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	4619      	mov	r1, r3
 800149e:	4830      	ldr	r0, [pc, #192]	; (8001560 <configure_nrf_radio+0x1d4>)
 80014a0:	f000 faa2 	bl	80019e8 <nrf_radio_cmd_write>

	//5. Configure Auto-Acknowledgements
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_EN_AA;
 80014a4:	4b2e      	ldr	r3, [pc, #184]	; (8001560 <configure_nrf_radio+0x1d4>)
 80014a6:	2221      	movs	r2, #33	; 0x21
 80014a8:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_enable_auto_acknowledgements;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	795a      	ldrb	r2, [r3, #5]
 80014ae:	4b2c      	ldr	r3, [pc, #176]	; (8001560 <configure_nrf_radio+0x1d4>)
 80014b0:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 80014b2:	4b2c      	ldr	r3, [pc, #176]	; (8001564 <configure_nrf_radio+0x1d8>)
 80014b4:	2202      	movs	r2, #2
 80014b6:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 80014b8:	4b2a      	ldr	r3, [pc, #168]	; (8001564 <configure_nrf_radio+0x1d8>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4619      	mov	r1, r3
 80014be:	4828      	ldr	r0, [pc, #160]	; (8001560 <configure_nrf_radio+0x1d4>)
 80014c0:	f000 fa92 	bl	80019e8 <nrf_radio_cmd_write>

	//6. Configure Address Width
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_SETUP_AW;
 80014c4:	4b26      	ldr	r3, [pc, #152]	; (8001560 <configure_nrf_radio+0x1d4>)
 80014c6:	2223      	movs	r2, #35	; 0x23
 80014c8:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_address_width;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	799a      	ldrb	r2, [r3, #6]
 80014ce:	4b24      	ldr	r3, [pc, #144]	; (8001560 <configure_nrf_radio+0x1d4>)
 80014d0:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 80014d2:	4b24      	ldr	r3, [pc, #144]	; (8001564 <configure_nrf_radio+0x1d8>)
 80014d4:	2202      	movs	r2, #2
 80014d6:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 80014d8:	4b22      	ldr	r3, [pc, #136]	; (8001564 <configure_nrf_radio+0x1d8>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	4619      	mov	r1, r3
 80014de:	4820      	ldr	r0, [pc, #128]	; (8001560 <configure_nrf_radio+0x1d4>)
 80014e0:	f000 fa82 	bl	80019e8 <nrf_radio_cmd_write>

	//7. Configure Retransmission Parameters
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_SETUP_RETR;
 80014e4:	4b1e      	ldr	r3, [pc, #120]	; (8001560 <configure_nrf_radio+0x1d4>)
 80014e6:	2224      	movs	r2, #36	; 0x24
 80014e8:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = (radio_config->radio_auto_retransmit_count | radio_config->radio_auto_retransmit_delay);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	79da      	ldrb	r2, [r3, #7]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	7a1b      	ldrb	r3, [r3, #8]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	4b1a      	ldr	r3, [pc, #104]	; (8001560 <configure_nrf_radio+0x1d4>)
 80014f8:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 80014fa:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <configure_nrf_radio+0x1d8>)
 80014fc:	2202      	movs	r2, #2
 80014fe:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001500:	4b18      	ldr	r3, [pc, #96]	; (8001564 <configure_nrf_radio+0x1d8>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	4619      	mov	r1, r3
 8001506:	4816      	ldr	r0, [pc, #88]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001508:	f000 fa6e 	bl	80019e8 <nrf_radio_cmd_write>

	//8. Configure Own Address (RX_ADDR_P0)
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_RX_ADDR_P0;
 800150c:	4b14      	ldr	r3, [pc, #80]	; (8001560 <configure_nrf_radio+0x1d4>)
 800150e:	222a      	movs	r2, #42	; 0x2a
 8001510:	701a      	strb	r2, [r3, #0]
	for(i=1;i<=radio_config->radio_address_width;i++)
 8001512:	2301      	movs	r3, #1
 8001514:	73fb      	strb	r3, [r7, #15]
 8001516:	e009      	b.n	800152c <configure_nrf_radio+0x1a0>
	{
		cmd_buffer[i] = radio_config->radio_addr_p0[i];
 8001518:	7bfa      	ldrb	r2, [r7, #15]
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	6879      	ldr	r1, [r7, #4]
 800151e:	440a      	add	r2, r1
 8001520:	7a51      	ldrb	r1, [r2, #9]
 8001522:	4a0f      	ldr	r2, [pc, #60]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001524:	54d1      	strb	r1, [r2, r3]
	for(i=1;i<=radio_config->radio_address_width;i++)
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	3301      	adds	r3, #1
 800152a:	73fb      	strb	r3, [r7, #15]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	799b      	ldrb	r3, [r3, #6]
 8001530:	7bfa      	ldrb	r2, [r7, #15]
 8001532:	429a      	cmp	r2, r3
 8001534:	d9f0      	bls.n	8001518 <configure_nrf_radio+0x18c>
	}
	cmd_packet_length = radio_config->radio_address_width + 1;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	799b      	ldrb	r3, [r3, #6]
 800153a:	3301      	adds	r3, #1
 800153c:	b2da      	uxtb	r2, r3
 800153e:	4b09      	ldr	r3, [pc, #36]	; (8001564 <configure_nrf_radio+0x1d8>)
 8001540:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001542:	4b08      	ldr	r3, [pc, #32]	; (8001564 <configure_nrf_radio+0x1d8>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	4619      	mov	r1, r3
 8001548:	4805      	ldr	r0, [pc, #20]	; (8001560 <configure_nrf_radio+0x1d4>)
 800154a:	f000 fa4d 	bl	80019e8 <nrf_radio_cmd_write>

	//9. Configure Peer Address (TX_ADDR)
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_TX_ADDR;
 800154e:	4b04      	ldr	r3, [pc, #16]	; (8001560 <configure_nrf_radio+0x1d4>)
 8001550:	2230      	movs	r2, #48	; 0x30
 8001552:	701a      	strb	r2, [r3, #0]
	for(i=1;i<=radio_config->radio_address_width;i++)
 8001554:	2301      	movs	r3, #1
 8001556:	73fb      	strb	r3, [r7, #15]
 8001558:	e011      	b.n	800157e <configure_nrf_radio+0x1f2>
 800155a:	bf00      	nop
 800155c:	40020000 	.word	0x40020000
 8001560:	2000010c 	.word	0x2000010c
 8001564:	20000130 	.word	0x20000130
	{
		cmd_buffer[i] = radio_config->radio_addr_peer[i];
 8001568:	7bfa      	ldrb	r2, [r7, #15]
 800156a:	7bfb      	ldrb	r3, [r7, #15]
 800156c:	6879      	ldr	r1, [r7, #4]
 800156e:	440a      	add	r2, r1
 8001570:	f892 1027 	ldrb.w	r1, [r2, #39]	; 0x27
 8001574:	4a43      	ldr	r2, [pc, #268]	; (8001684 <configure_nrf_radio+0x2f8>)
 8001576:	54d1      	strb	r1, [r2, r3]
	for(i=1;i<=radio_config->radio_address_width;i++)
 8001578:	7bfb      	ldrb	r3, [r7, #15]
 800157a:	3301      	adds	r3, #1
 800157c:	73fb      	strb	r3, [r7, #15]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	799b      	ldrb	r3, [r3, #6]
 8001582:	7bfa      	ldrb	r2, [r7, #15]
 8001584:	429a      	cmp	r2, r3
 8001586:	d9ef      	bls.n	8001568 <configure_nrf_radio+0x1dc>
	}
	cmd_packet_length = radio_config->radio_address_width + 1;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	799b      	ldrb	r3, [r3, #6]
 800158c:	3301      	adds	r3, #1
 800158e:	b2da      	uxtb	r2, r3
 8001590:	4b3d      	ldr	r3, [pc, #244]	; (8001688 <configure_nrf_radio+0x2fc>)
 8001592:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001594:	4b3c      	ldr	r3, [pc, #240]	; (8001688 <configure_nrf_radio+0x2fc>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4619      	mov	r1, r3
 800159a:	483a      	ldr	r0, [pc, #232]	; (8001684 <configure_nrf_radio+0x2f8>)
 800159c:	f000 fa24 	bl	80019e8 <nrf_radio_cmd_write>

	//10. Configure Dynamic Pay-load Length Feature for Individual Pipes
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_DYNPD;
 80015a0:	4b38      	ldr	r3, [pc, #224]	; (8001684 <configure_nrf_radio+0x2f8>)
 80015a2:	223c      	movs	r2, #60	; 0x3c
 80015a4:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_dynamic_payload_enable_pipes;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 80015ac:	4b35      	ldr	r3, [pc, #212]	; (8001684 <configure_nrf_radio+0x2f8>)
 80015ae:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 80015b0:	4b35      	ldr	r3, [pc, #212]	; (8001688 <configure_nrf_radio+0x2fc>)
 80015b2:	2202      	movs	r2, #2
 80015b4:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 80015b6:	4b34      	ldr	r3, [pc, #208]	; (8001688 <configure_nrf_radio+0x2fc>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	4619      	mov	r1, r3
 80015bc:	4831      	ldr	r0, [pc, #196]	; (8001684 <configure_nrf_radio+0x2f8>)
 80015be:	f000 fa13 	bl	80019e8 <nrf_radio_cmd_write>

	//11. Configure Feature Register
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_FEATURE;
 80015c2:	4b30      	ldr	r3, [pc, #192]	; (8001684 <configure_nrf_radio+0x2f8>)
 80015c4:	223d      	movs	r2, #61	; 0x3d
 80015c6:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] &= 0x00;
 80015c8:	4b2e      	ldr	r3, [pc, #184]	; (8001684 <configure_nrf_radio+0x2f8>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	705a      	strb	r2, [r3, #1]
	cmd_buffer[1] |= (radio_config->radio_dynamic_payload_length_feature << NRF_RADIO_DPL_FEATURE_BITPOS);
 80015ce:	4b2d      	ldr	r3, [pc, #180]	; (8001684 <configure_nrf_radio+0x2f8>)
 80015d0:	785b      	ldrb	r3, [r3, #1]
 80015d2:	b25a      	sxtb	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	b25b      	sxtb	r3, r3
 80015de:	4313      	orrs	r3, r2
 80015e0:	b25b      	sxtb	r3, r3
 80015e2:	b2da      	uxtb	r2, r3
 80015e4:	4b27      	ldr	r3, [pc, #156]	; (8001684 <configure_nrf_radio+0x2f8>)
 80015e6:	705a      	strb	r2, [r3, #1]
	cmd_buffer[1] |= (radio_config->radio_ack_payload_feature << NRF_RADIO_ACK_PAYLOAD_FEATURE_BITPOS);
 80015e8:	4b26      	ldr	r3, [pc, #152]	; (8001684 <configure_nrf_radio+0x2f8>)
 80015ea:	785b      	ldrb	r3, [r3, #1]
 80015ec:	b25a      	sxtb	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	b25b      	sxtb	r3, r3
 80015f8:	4313      	orrs	r3, r2
 80015fa:	b25b      	sxtb	r3, r3
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	4b21      	ldr	r3, [pc, #132]	; (8001684 <configure_nrf_radio+0x2f8>)
 8001600:	705a      	strb	r2, [r3, #1]
	cmd_buffer[1] |= (radio_config->radio_dynamic_ack_feature << NRF_RADIO_DYNAMIC_ACK_FEATURE_BITPOS);
 8001602:	4b20      	ldr	r3, [pc, #128]	; (8001684 <configure_nrf_radio+0x2f8>)
 8001604:	785a      	ldrb	r2, [r3, #1]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800160c:	4313      	orrs	r3, r2
 800160e:	b2da      	uxtb	r2, r3
 8001610:	4b1c      	ldr	r3, [pc, #112]	; (8001684 <configure_nrf_radio+0x2f8>)
 8001612:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 8001614:	4b1c      	ldr	r3, [pc, #112]	; (8001688 <configure_nrf_radio+0x2fc>)
 8001616:	2202      	movs	r2, #2
 8001618:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 800161a:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <configure_nrf_radio+0x2fc>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	4619      	mov	r1, r3
 8001620:	4818      	ldr	r0, [pc, #96]	; (8001684 <configure_nrf_radio+0x2f8>)
 8001622:	f000 f9e1 	bl	80019e8 <nrf_radio_cmd_write>

	//12. Configure CONFIG Register
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_CONFIG;
 8001626:	4b17      	ldr	r3, [pc, #92]	; (8001684 <configure_nrf_radio+0x2f8>)
 8001628:	2220      	movs	r2, #32
 800162a:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] &= 0x00;
 800162c:	4b15      	ldr	r3, [pc, #84]	; (8001684 <configure_nrf_radio+0x2f8>)
 800162e:	2200      	movs	r2, #0
 8001630:	705a      	strb	r2, [r3, #1]
	if(radio_config->radio_mode == NRF_RADIO_MODE_TX)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d103      	bne.n	8001642 <configure_nrf_radio+0x2b6>
	{
		cmd_buffer[1] = 0x0A;
 800163a:	4b12      	ldr	r3, [pc, #72]	; (8001684 <configure_nrf_radio+0x2f8>)
 800163c:	220a      	movs	r2, #10
 800163e:	705a      	strb	r2, [r3, #1]
 8001640:	e006      	b.n	8001650 <configure_nrf_radio+0x2c4>
	}
	else if(radio_config->radio_mode == NRF_RADIO_MODE_RX)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d102      	bne.n	8001650 <configure_nrf_radio+0x2c4>
	{
		cmd_buffer[1] = 0x0B;
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <configure_nrf_radio+0x2f8>)
 800164c:	220b      	movs	r2, #11
 800164e:	705a      	strb	r2, [r3, #1]
	}
	cmd_packet_length = 2;
 8001650:	4b0d      	ldr	r3, [pc, #52]	; (8001688 <configure_nrf_radio+0x2fc>)
 8001652:	2202      	movs	r2, #2
 8001654:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001656:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <configure_nrf_radio+0x2fc>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	4619      	mov	r1, r3
 800165c:	4809      	ldr	r0, [pc, #36]	; (8001684 <configure_nrf_radio+0x2f8>)
 800165e:	f000 f9c3 	bl	80019e8 <nrf_radio_cmd_write>

	if(radio_config->radio_mode == NRF_RADIO_MODE_RX)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d108      	bne.n	800167c <configure_nrf_radio+0x2f0>
	{
		delay_us(50);
 800166a:	2032      	movs	r0, #50	; 0x32
 800166c:	f7fe fe28 	bl	80002c0 <delay_us>
		GPIOWritePin(RADIO_PORT,CE_PIN,GPIO_HIGH);
 8001670:	2201      	movs	r2, #1
 8001672:	2102      	movs	r1, #2
 8001674:	4805      	ldr	r0, [pc, #20]	; (800168c <configure_nrf_radio+0x300>)
 8001676:	f7ff f8ba 	bl	80007ee <GPIOWritePin>
	}

	return;
 800167a:	bf00      	nop
 800167c:	bf00      	nop
}
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	2000010c 	.word	0x2000010c
 8001688:	20000130 	.word	0x20000130
 800168c:	40020000 	.word	0x40020000

08001690 <nrf_radio_transmit_packet_1>:

	return nrf_packet_tx_state;
}

uint8_t nrf_radio_transmit_packet_1(uint8_t *buffer,uint8_t length,uint8_t ack_policy)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	460b      	mov	r3, r1
 800169a:	70fb      	strb	r3, [r7, #3]
 800169c:	4613      	mov	r3, r2
 800169e:	70bb      	strb	r3, [r7, #2]

	nrf_packet_tx_state = NRF_RADIO_PKT_TX_START;
 80016a0:	4b12      	ldr	r3, [pc, #72]	; (80016ec <nrf_radio_transmit_packet_1+0x5c>)
 80016a2:	2202      	movs	r2, #2
 80016a4:	701a      	strb	r2, [r3, #0]

	//1. Send packet to radio using SPI interface
	nrf_radio_send_packet_to_fifo(buffer,length,ack_policy);
 80016a6:	78ba      	ldrb	r2, [r7, #2]
 80016a8:	78fb      	ldrb	r3, [r7, #3]
 80016aa:	4619      	mov	r1, r3
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f000 f961 	bl	8001974 <nrf_radio_send_packet_to_fifo>

	//2. Pulse the PTX CE line for more than 10us
	GPIOWritePin(RADIO_PORT,CE_PIN,GPIO_HIGH);
 80016b2:	2201      	movs	r2, #1
 80016b4:	2102      	movs	r1, #2
 80016b6:	480e      	ldr	r0, [pc, #56]	; (80016f0 <nrf_radio_transmit_packet_1+0x60>)
 80016b8:	f7ff f899 	bl	80007ee <GPIOWritePin>
	delay_us(10);
 80016bc:	200a      	movs	r0, #10
 80016be:	f7fe fdff 	bl	80002c0 <delay_us>
	GPIOWritePin(RADIO_PORT,CE_PIN,GPIO_LOW);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2102      	movs	r1, #2
 80016c6:	480a      	ldr	r0, [pc, #40]	; (80016f0 <nrf_radio_transmit_packet_1+0x60>)
 80016c8:	f7ff f891 	bl	80007ee <GPIOWritePin>

	//3. Wait for confirmation of packet transmission from NRF24L01 radio
	delay_us(1000000);
 80016cc:	4809      	ldr	r0, [pc, #36]	; (80016f4 <nrf_radio_transmit_packet_1+0x64>)
 80016ce:	f7fe fdf7 	bl	80002c0 <delay_us>
	nrf_radio_interrupt_callback();
 80016d2:	f000 f831 	bl	8001738 <nrf_radio_interrupt_callback>


	while(nrf_packet_tx_state == NRF_RADIO_PKT_TX_START);              //Packet TX state is updated in the ISR
 80016d6:	bf00      	nop
 80016d8:	4b04      	ldr	r3, [pc, #16]	; (80016ec <nrf_radio_transmit_packet_1+0x5c>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d0fb      	beq.n	80016d8 <nrf_radio_transmit_packet_1+0x48>

	return nrf_packet_tx_state;
 80016e0:	4b02      	ldr	r3, [pc, #8]	; (80016ec <nrf_radio_transmit_packet_1+0x5c>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20000131 	.word	0x20000131
 80016f0:	40020000 	.word	0x40020000
 80016f4:	000f4240 	.word	0x000f4240

080016f8 <nrf_radio_receive_packet_callback>:

void nrf_radio_receive_packet_callback(uint8_t *buffer, uint8_t length)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	460b      	mov	r3, r1
 8001702:	70fb      	strb	r3, [r7, #3]
	//Print message
	printf("Packet Received from Peer Radio\r\n");
 8001704:	4809      	ldr	r0, [pc, #36]	; (800172c <nrf_radio_receive_packet_callback+0x34>)
 8001706:	f000 fba7 	bl	8001e58 <puts>

	//Print packet length
	//The actual length of the message is one less than the value of length
	printf("Packet Length: %d\r\n",length-1);
 800170a:	78fb      	ldrb	r3, [r7, #3]
 800170c:	3b01      	subs	r3, #1
 800170e:	4619      	mov	r1, r3
 8001710:	4807      	ldr	r0, [pc, #28]	; (8001730 <nrf_radio_receive_packet_callback+0x38>)
 8001712:	f000 fb1b 	bl	8001d4c <iprintf>

	//Print packet contents
	//The actual Rx packet contents are stored from buffer[1] onwards as buffer[0] contains the value of STATUS Register
	printf("Packet Contents: %s\r\n",(char *)(buffer+1));
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3301      	adds	r3, #1
 800171a:	4619      	mov	r1, r3
 800171c:	4805      	ldr	r0, [pc, #20]	; (8001734 <nrf_radio_receive_packet_callback+0x3c>)
 800171e:	f000 fb15 	bl	8001d4c <iprintf>

	return;
 8001722:	bf00      	nop
}
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	08002dac 	.word	0x08002dac
 8001730:	08002dd0 	.word	0x08002dd0
 8001734:	08002de4 	.word	0x08002de4

08001738 <nrf_radio_interrupt_callback>:

void nrf_radio_interrupt_callback(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
	uint8_t interrupt_source, status;

	//1. Get the STATUS Register
	status = nrf_radio_get_status_register();
 800173e:	f000 f855 	bl	80017ec <nrf_radio_get_status_register>
 8001742:	4603      	mov	r3, r0
 8001744:	71fb      	strb	r3, [r7, #7]

	printf("Callback Status: %d\r\n", status);
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	4619      	mov	r1, r3
 800174a:	4821      	ldr	r0, [pc, #132]	; (80017d0 <nrf_radio_interrupt_callback+0x98>)
 800174c:	f000 fafe 	bl	8001d4c <iprintf>

	//2. Identify interrupt source
	interrupt_source = nrf_radio_get_interrupt_source();
 8001750:	f000 f878 	bl	8001844 <nrf_radio_get_interrupt_source>
 8001754:	4603      	mov	r3, r0
 8001756:	71bb      	strb	r3, [r7, #6]

	printf("Callback Interrupt Source: %d\r\n", interrupt_source);
 8001758:	79bb      	ldrb	r3, [r7, #6]
 800175a:	4619      	mov	r1, r3
 800175c:	481d      	ldr	r0, [pc, #116]	; (80017d4 <nrf_radio_interrupt_callback+0x9c>)
 800175e:	f000 faf5 	bl	8001d4c <iprintf>

	//3. Handle the interrupt source
	if(interrupt_source == NRF_RADIO_INT_SRC_RX_DR)
 8001762:	79bb      	ldrb	r3, [r7, #6]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d10c      	bne.n	8001782 <nrf_radio_interrupt_callback+0x4a>
	{
		nrf_radio_retreive_packet_from_fifo();
 8001768:	f000 f892 	bl	8001890 <nrf_radio_retreive_packet_from_fifo>
		nrf_radio_receive_packet_callback((uint8_t *)rx_buffer,rx_packet_length);
 800176c:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <nrf_radio_interrupt_callback+0xa0>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	4619      	mov	r1, r3
 8001772:	481a      	ldr	r0, [pc, #104]	; (80017dc <nrf_radio_interrupt_callback+0xa4>)
 8001774:	f7ff ffc0 	bl	80016f8 <nrf_radio_receive_packet_callback>
		status |= NRF_RADIO_INT_SRC_RX_DR_BITPOS;
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800177e:	71fb      	strb	r3, [r7, #7]
 8001780:	e012      	b.n	80017a8 <nrf_radio_interrupt_callback+0x70>
	}
	else if(interrupt_source == NRF_RADIO_INT_SRC_TX_DS)
 8001782:	79bb      	ldrb	r3, [r7, #6]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d105      	bne.n	8001794 <nrf_radio_interrupt_callback+0x5c>
	{
		nrf_packet_tx_state = NRF_RADIO_PKT_TX_COMPLETE;
 8001788:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <nrf_radio_interrupt_callback+0xa8>)
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
		//status |= NRF_RADIO_INT_SRC_TX_DS_BITPOS;
		status = NRF_RADIO_INT_SRC_TX_DS_BITPOS;
 800178e:	2320      	movs	r3, #32
 8001790:	71fb      	strb	r3, [r7, #7]
 8001792:	e009      	b.n	80017a8 <nrf_radio_interrupt_callback+0x70>
	}
	else if(interrupt_source == NRF_RADIO_INT_SRC_MAX_RT)
 8001794:	79bb      	ldrb	r3, [r7, #6]
 8001796:	2b02      	cmp	r3, #2
 8001798:	d105      	bne.n	80017a6 <nrf_radio_interrupt_callback+0x6e>
	{
		nrf_packet_tx_state = NRF_RADIO_PKT_TX_FAIL;
 800179a:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <nrf_radio_interrupt_callback+0xa8>)
 800179c:	2201      	movs	r2, #1
 800179e:	701a      	strb	r2, [r3, #0]
		//status |= NRF_RADIO_INT_SRC_MAX_RT_BITPOS;
		status = NRF_RADIO_INT_SRC_MAX_RT_BITPOS;
 80017a0:	2310      	movs	r3, #16
 80017a2:	71fb      	strb	r3, [r7, #7]
 80017a4:	e000      	b.n	80017a8 <nrf_radio_interrupt_callback+0x70>
	}
	else
	{
		while(1);
 80017a6:	e7fe      	b.n	80017a6 <nrf_radio_interrupt_callback+0x6e>
	}

	//4. Clear the interrupt by writing to STATUS Register
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_STATUS;
 80017a8:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <nrf_radio_interrupt_callback+0xac>)
 80017aa:	2227      	movs	r2, #39	; 0x27
 80017ac:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = status;
 80017ae:	4a0d      	ldr	r2, [pc, #52]	; (80017e4 <nrf_radio_interrupt_callback+0xac>)
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	7053      	strb	r3, [r2, #1]
	cmd_packet_length = 2;
 80017b4:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <nrf_radio_interrupt_callback+0xb0>)
 80017b6:	2202      	movs	r2, #2
 80017b8:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 80017ba:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <nrf_radio_interrupt_callback+0xb0>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	4619      	mov	r1, r3
 80017c0:	4808      	ldr	r0, [pc, #32]	; (80017e4 <nrf_radio_interrupt_callback+0xac>)
 80017c2:	f000 f911 	bl	80019e8 <nrf_radio_cmd_write>

	return;
 80017c6:	bf00      	nop
}
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	08002dfc 	.word	0x08002dfc
 80017d4:	08002e14 	.word	0x08002e14
 80017d8:	2000012f 	.word	0x2000012f
 80017dc:	200000ec 	.word	0x200000ec
 80017e0:	20000131 	.word	0x20000131
 80017e4:	2000010c 	.word	0x2000010c
 80017e8:	20000130 	.word	0x20000130

080017ec <nrf_radio_get_status_register>:
	}

}

uint8_t nrf_radio_get_status_register(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
	uint8_t status;

	//1. Read the STATUS register (using NOP command)
	cmd_buffer[0] = NRF_RADIO_CMD_NOP;
 80017f2:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <nrf_radio_get_status_register+0x44>)
 80017f4:	22ff      	movs	r2, #255	; 0xff
 80017f6:	701a      	strb	r2, [r3, #0]
	cmd_packet_length = 1;
 80017f8:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <nrf_radio_get_status_register+0x48>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	701a      	strb	r2, [r3, #0]

	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_LOW);
 80017fe:	2200      	movs	r2, #0
 8001800:	2104      	movs	r1, #4
 8001802:	480d      	ldr	r0, [pc, #52]	; (8001838 <nrf_radio_get_status_register+0x4c>)
 8001804:	f7fe fff3 	bl	80007ee <GPIOWritePin>
	SPIMasterRecvData(SPI_DEV,(uint8_t *)cmd_buffer,(uint8_t *)rx_buffer,cmd_packet_length);
 8001808:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <nrf_radio_get_status_register+0x48>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4a0b      	ldr	r2, [pc, #44]	; (800183c <nrf_radio_get_status_register+0x50>)
 800180e:	4908      	ldr	r1, [pc, #32]	; (8001830 <nrf_radio_get_status_register+0x44>)
 8001810:	480b      	ldr	r0, [pc, #44]	; (8001840 <nrf_radio_get_status_register+0x54>)
 8001812:	f7ff f980 	bl	8000b16 <SPIMasterRecvData>
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_HIGH);
 8001816:	2201      	movs	r2, #1
 8001818:	2104      	movs	r1, #4
 800181a:	4807      	ldr	r0, [pc, #28]	; (8001838 <nrf_radio_get_status_register+0x4c>)
 800181c:	f7fe ffe7 	bl	80007ee <GPIOWritePin>

	status = (uint8_t) rx_buffer[0];
 8001820:	4b06      	ldr	r3, [pc, #24]	; (800183c <nrf_radio_get_status_register+0x50>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	71fb      	strb	r3, [r7, #7]

	return status;
 8001826:	79fb      	ldrb	r3, [r7, #7]
}
 8001828:	4618      	mov	r0, r3
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	2000010c 	.word	0x2000010c
 8001834:	20000130 	.word	0x20000130
 8001838:	40020000 	.word	0x40020000
 800183c:	200000ec 	.word	0x200000ec
 8001840:	40003800 	.word	0x40003800

08001844 <nrf_radio_get_interrupt_source>:

uint8_t nrf_radio_get_interrupt_source(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
	uint8_t status, interrupt_source;

	//1. Read the STATUS register
	status = nrf_radio_get_status_register();
 800184a:	f7ff ffcf 	bl	80017ec <nrf_radio_get_status_register>
 800184e:	4603      	mov	r3, r0
 8001850:	71bb      	strb	r3, [r7, #6]

	if(status & NRF_RADIO_INT_SRC_TX_DS_BITPOS)
 8001852:	79bb      	ldrb	r3, [r7, #6]
 8001854:	f003 0320 	and.w	r3, r3, #32
 8001858:	2b00      	cmp	r3, #0
 800185a:	d002      	beq.n	8001862 <nrf_radio_get_interrupt_source+0x1e>
	{
		interrupt_source = NRF_RADIO_INT_SRC_TX_DS;
 800185c:	2300      	movs	r3, #0
 800185e:	71fb      	strb	r3, [r7, #7]
 8001860:	e011      	b.n	8001886 <nrf_radio_get_interrupt_source+0x42>
	}
	else if(status & NRF_RADIO_INT_SRC_RX_DR_BITPOS)
 8001862:	79bb      	ldrb	r3, [r7, #6]
 8001864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001868:	2b00      	cmp	r3, #0
 800186a:	d002      	beq.n	8001872 <nrf_radio_get_interrupt_source+0x2e>
	{
		interrupt_source = NRF_RADIO_INT_SRC_RX_DR;
 800186c:	2301      	movs	r3, #1
 800186e:	71fb      	strb	r3, [r7, #7]
 8001870:	e009      	b.n	8001886 <nrf_radio_get_interrupt_source+0x42>
	}
	else if(status & NRF_RADIO_INT_SRC_MAX_RT_BITPOS)
 8001872:	79bb      	ldrb	r3, [r7, #6]
 8001874:	f003 0310 	and.w	r3, r3, #16
 8001878:	2b00      	cmp	r3, #0
 800187a:	d002      	beq.n	8001882 <nrf_radio_get_interrupt_source+0x3e>
	{
		interrupt_source = NRF_RADIO_INT_SRC_MAX_RT;
 800187c:	2302      	movs	r3, #2
 800187e:	71fb      	strb	r3, [r7, #7]
 8001880:	e001      	b.n	8001886 <nrf_radio_get_interrupt_source+0x42>
	}
	else
	{
		interrupt_source = NRF_RADIO_INT_SRC_NONE;
 8001882:	2303      	movs	r3, #3
 8001884:	71fb      	strb	r3, [r7, #7]
	}

	return interrupt_source;
 8001886:	79fb      	ldrb	r3, [r7, #7]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <nrf_radio_retreive_packet_from_fifo>:

void nrf_radio_retreive_packet_from_fifo(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
	uint8_t packet_length, i;

	//1. Get the length of the RX Pay-load (from Data Pipe P0)
	packet_length = nrf_radio_get_rx_packet_length();
 8001896:	f000 f83d 	bl	8001914 <nrf_radio_get_rx_packet_length>
 800189a:	4603      	mov	r3, r0
 800189c:	71bb      	strb	r3, [r7, #6]

	//2. Read the RX Pay-load
	cmd_buffer[0] = NRF_RADIO_CMD_R_RX_PAYLOAD;
 800189e:	4b17      	ldr	r3, [pc, #92]	; (80018fc <nrf_radio_retreive_packet_from_fifo+0x6c>)
 80018a0:	2261      	movs	r2, #97	; 0x61
 80018a2:	701a      	strb	r2, [r3, #0]
	for(i=1;i<=packet_length;i++)
 80018a4:	2301      	movs	r3, #1
 80018a6:	71fb      	strb	r3, [r7, #7]
 80018a8:	e006      	b.n	80018b8 <nrf_radio_retreive_packet_from_fifo+0x28>
		cmd_buffer[i] = 0x00;
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	4a13      	ldr	r2, [pc, #76]	; (80018fc <nrf_radio_retreive_packet_from_fifo+0x6c>)
 80018ae:	2100      	movs	r1, #0
 80018b0:	54d1      	strb	r1, [r2, r3]
	for(i=1;i<=packet_length;i++)
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	3301      	adds	r3, #1
 80018b6:	71fb      	strb	r3, [r7, #7]
 80018b8:	79fa      	ldrb	r2, [r7, #7]
 80018ba:	79bb      	ldrb	r3, [r7, #6]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d9f4      	bls.n	80018aa <nrf_radio_retreive_packet_from_fifo+0x1a>
	cmd_packet_length = packet_length + 1;
 80018c0:	79bb      	ldrb	r3, [r7, #6]
 80018c2:	3301      	adds	r3, #1
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <nrf_radio_retreive_packet_from_fifo+0x70>)
 80018c8:	701a      	strb	r2, [r3, #0]

	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_LOW);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2104      	movs	r1, #4
 80018ce:	480d      	ldr	r0, [pc, #52]	; (8001904 <nrf_radio_retreive_packet_from_fifo+0x74>)
 80018d0:	f7fe ff8d 	bl	80007ee <GPIOWritePin>
	SPIMasterRecvData(SPI_DEV,(uint8_t *)cmd_buffer,(uint8_t *)rx_buffer,cmd_packet_length);
 80018d4:	4b0a      	ldr	r3, [pc, #40]	; (8001900 <nrf_radio_retreive_packet_from_fifo+0x70>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	4a0b      	ldr	r2, [pc, #44]	; (8001908 <nrf_radio_retreive_packet_from_fifo+0x78>)
 80018da:	4908      	ldr	r1, [pc, #32]	; (80018fc <nrf_radio_retreive_packet_from_fifo+0x6c>)
 80018dc:	480b      	ldr	r0, [pc, #44]	; (800190c <nrf_radio_retreive_packet_from_fifo+0x7c>)
 80018de:	f7ff f91a 	bl	8000b16 <SPIMasterRecvData>
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_HIGH);
 80018e2:	2201      	movs	r2, #1
 80018e4:	2104      	movs	r1, #4
 80018e6:	4807      	ldr	r0, [pc, #28]	; (8001904 <nrf_radio_retreive_packet_from_fifo+0x74>)
 80018e8:	f7fe ff81 	bl	80007ee <GPIOWritePin>

	//3. Update the global variable rx_packet_length
	rx_packet_length = packet_length;
 80018ec:	4a08      	ldr	r2, [pc, #32]	; (8001910 <nrf_radio_retreive_packet_from_fifo+0x80>)
 80018ee:	79bb      	ldrb	r3, [r7, #6]
 80018f0:	7013      	strb	r3, [r2, #0]
}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	2000010c 	.word	0x2000010c
 8001900:	20000130 	.word	0x20000130
 8001904:	40020000 	.word	0x40020000
 8001908:	200000ec 	.word	0x200000ec
 800190c:	40003800 	.word	0x40003800
 8001910:	2000012f 	.word	0x2000012f

08001914 <nrf_radio_get_rx_packet_length>:

uint8_t nrf_radio_get_rx_packet_length(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0

	uint8_t length;
	//1. Read the RX_PW_P0 Register
	cmd_buffer[0] = NRF_RADIO_CMD_R_REGISTER_RX_PW_P0;
 800191a:	4b11      	ldr	r3, [pc, #68]	; (8001960 <nrf_radio_get_rx_packet_length+0x4c>)
 800191c:	2211      	movs	r2, #17
 800191e:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = 0x00;
 8001920:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <nrf_radio_get_rx_packet_length+0x4c>)
 8001922:	2200      	movs	r2, #0
 8001924:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 8001926:	4b0f      	ldr	r3, [pc, #60]	; (8001964 <nrf_radio_get_rx_packet_length+0x50>)
 8001928:	2202      	movs	r2, #2
 800192a:	701a      	strb	r2, [r3, #0]

	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_LOW);
 800192c:	2200      	movs	r2, #0
 800192e:	2104      	movs	r1, #4
 8001930:	480d      	ldr	r0, [pc, #52]	; (8001968 <nrf_radio_get_rx_packet_length+0x54>)
 8001932:	f7fe ff5c 	bl	80007ee <GPIOWritePin>
	SPIMasterRecvData(SPI_DEV,(uint8_t *)cmd_buffer,(uint8_t *)rx_buffer,cmd_packet_length);
 8001936:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <nrf_radio_get_rx_packet_length+0x50>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	4a0c      	ldr	r2, [pc, #48]	; (800196c <nrf_radio_get_rx_packet_length+0x58>)
 800193c:	4908      	ldr	r1, [pc, #32]	; (8001960 <nrf_radio_get_rx_packet_length+0x4c>)
 800193e:	480c      	ldr	r0, [pc, #48]	; (8001970 <nrf_radio_get_rx_packet_length+0x5c>)
 8001940:	f7ff f8e9 	bl	8000b16 <SPIMasterRecvData>
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_HIGH);
 8001944:	2201      	movs	r2, #1
 8001946:	2104      	movs	r1, #4
 8001948:	4807      	ldr	r0, [pc, #28]	; (8001968 <nrf_radio_get_rx_packet_length+0x54>)
 800194a:	f7fe ff50 	bl	80007ee <GPIOWritePin>

	length = (uint8_t) rx_buffer[1];
 800194e:	4b07      	ldr	r3, [pc, #28]	; (800196c <nrf_radio_get_rx_packet_length+0x58>)
 8001950:	785b      	ldrb	r3, [r3, #1]
 8001952:	71fb      	strb	r3, [r7, #7]

	return length;
 8001954:	79fb      	ldrb	r3, [r7, #7]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	2000010c 	.word	0x2000010c
 8001964:	20000130 	.word	0x20000130
 8001968:	40020000 	.word	0x40020000
 800196c:	200000ec 	.word	0x200000ec
 8001970:	40003800 	.word	0x40003800

08001974 <nrf_radio_send_packet_to_fifo>:

void nrf_radio_send_packet_to_fifo(uint8_t *buffer,uint8_t length,uint8_t ack_policy)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	460b      	mov	r3, r1
 800197e:	70fb      	strb	r3, [r7, #3]
 8001980:	4613      	mov	r3, r2
 8001982:	70bb      	strb	r3, [r7, #2]
	uint8_t i;

	if(ack_policy == NRF_RADIO_ACK)
 8001984:	78bb      	ldrb	r3, [r7, #2]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d103      	bne.n	8001992 <nrf_radio_send_packet_to_fifo+0x1e>
	{
		cmd_buffer[0] = NRF_RADIO_CMD_W_TX_PAYLOAD;
 800198a:	4b15      	ldr	r3, [pc, #84]	; (80019e0 <nrf_radio_send_packet_to_fifo+0x6c>)
 800198c:	22a0      	movs	r2, #160	; 0xa0
 800198e:	701a      	strb	r2, [r3, #0]
 8001990:	e005      	b.n	800199e <nrf_radio_send_packet_to_fifo+0x2a>
	}
	else if(ack_policy == NRF_RADIO_NO_ACK)
 8001992:	78bb      	ldrb	r3, [r7, #2]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d102      	bne.n	800199e <nrf_radio_send_packet_to_fifo+0x2a>
	{
		cmd_buffer[0] = NRF_RADIO_CMD_W_TX_PAYLOAD_NOACK;
 8001998:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <nrf_radio_send_packet_to_fifo+0x6c>)
 800199a:	22b0      	movs	r2, #176	; 0xb0
 800199c:	701a      	strb	r2, [r3, #0]
	}

	for(i=1;i<=length;i++)
 800199e:	2301      	movs	r3, #1
 80019a0:	73fb      	strb	r3, [r7, #15]
 80019a2:	e00a      	b.n	80019ba <nrf_radio_send_packet_to_fifo+0x46>
	{
		cmd_buffer[i] = buffer[i-1];
 80019a4:	7bfb      	ldrb	r3, [r7, #15]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	441a      	add	r2, r3
 80019ac:	7bfb      	ldrb	r3, [r7, #15]
 80019ae:	7811      	ldrb	r1, [r2, #0]
 80019b0:	4a0b      	ldr	r2, [pc, #44]	; (80019e0 <nrf_radio_send_packet_to_fifo+0x6c>)
 80019b2:	54d1      	strb	r1, [r2, r3]
	for(i=1;i<=length;i++)
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	3301      	adds	r3, #1
 80019b8:	73fb      	strb	r3, [r7, #15]
 80019ba:	7bfa      	ldrb	r2, [r7, #15]
 80019bc:	78fb      	ldrb	r3, [r7, #3]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d9f0      	bls.n	80019a4 <nrf_radio_send_packet_to_fifo+0x30>
	}

	cmd_packet_length = length + 1;
 80019c2:	78fb      	ldrb	r3, [r7, #3]
 80019c4:	3301      	adds	r3, #1
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <nrf_radio_send_packet_to_fifo+0x70>)
 80019ca:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 80019cc:	4b05      	ldr	r3, [pc, #20]	; (80019e4 <nrf_radio_send_packet_to_fifo+0x70>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4619      	mov	r1, r3
 80019d2:	4803      	ldr	r0, [pc, #12]	; (80019e0 <nrf_radio_send_packet_to_fifo+0x6c>)
 80019d4:	f000 f808 	bl	80019e8 <nrf_radio_cmd_write>

	return;
 80019d8:	bf00      	nop
}
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	2000010c 	.word	0x2000010c
 80019e4:	20000130 	.word	0x20000130

080019e8 <nrf_radio_cmd_write>:

void nrf_radio_cmd_write(uint8_t *buffer,uint8_t length)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	460b      	mov	r3, r1
 80019f2:	70fb      	strb	r3, [r7, #3]
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_LOW);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2104      	movs	r1, #4
 80019f8:	4808      	ldr	r0, [pc, #32]	; (8001a1c <nrf_radio_cmd_write+0x34>)
 80019fa:	f7fe fef8 	bl	80007ee <GPIOWritePin>
	SPISendData(SPI_DEV,buffer,length);
 80019fe:	78fb      	ldrb	r3, [r7, #3]
 8001a00:	461a      	mov	r2, r3
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	4806      	ldr	r0, [pc, #24]	; (8001a20 <nrf_radio_cmd_write+0x38>)
 8001a06:	f7ff f859 	bl	8000abc <SPISendData>
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_HIGH);
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	2104      	movs	r1, #4
 8001a0e:	4803      	ldr	r0, [pc, #12]	; (8001a1c <nrf_radio_cmd_write+0x34>)
 8001a10:	f7fe feed 	bl	80007ee <GPIOWritePin>
}
 8001a14:	bf00      	nop
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40020000 	.word	0x40020000
 8001a20:	40003800 	.word	0x40003800

08001a24 <configure_uart>:
	cmd_packet_length = 1;
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
}

void configure_uart(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
	//GPIO Pin Configuration
	EnablePeriClk(UART_GPIO_PORT);
 8001a28:	482a      	ldr	r0, [pc, #168]	; (8001ad4 <configure_uart+0xb0>)
 8001a2a:	f7ff f8bf 	bl	8000bac <EnablePeriClk>
	GPIOSetMode(UART_GPIO_PORT,UART_TX_PIN,GPIO_MODE_ALTFN);
 8001a2e:	2202      	movs	r2, #2
 8001a30:	2105      	movs	r1, #5
 8001a32:	4828      	ldr	r0, [pc, #160]	; (8001ad4 <configure_uart+0xb0>)
 8001a34:	f7fe feb7 	bl	80007a6 <GPIOSetMode>
	GPIOSetMode(UART_GPIO_PORT,UART_RX_PIN,GPIO_MODE_ALTFN);
 8001a38:	2202      	movs	r2, #2
 8001a3a:	2106      	movs	r1, #6
 8001a3c:	4825      	ldr	r0, [pc, #148]	; (8001ad4 <configure_uart+0xb0>)
 8001a3e:	f7fe feb2 	bl	80007a6 <GPIOSetMode>
	GPIOSetAltFn(UART_GPIO_PORT,UART_TX_PIN,GPIO_ALTFN_7);
 8001a42:	2207      	movs	r2, #7
 8001a44:	2105      	movs	r1, #5
 8001a46:	4823      	ldr	r0, [pc, #140]	; (8001ad4 <configure_uart+0xb0>)
 8001a48:	f7fe fef3 	bl	8000832 <GPIOSetAltFn>
	GPIOSetAltFn(UART_GPIO_PORT,UART_RX_PIN,GPIO_ALTFN_7);
 8001a4c:	2207      	movs	r2, #7
 8001a4e:	2106      	movs	r1, #6
 8001a50:	4820      	ldr	r0, [pc, #128]	; (8001ad4 <configure_uart+0xb0>)
 8001a52:	f7fe feee 	bl	8000832 <GPIOSetAltFn>
	GPIOSetOutputType(UART_GPIO_PORT,UART_TX_PIN,GPIO_OPTYPE_PP);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2105      	movs	r1, #5
 8001a5a:	481e      	ldr	r0, [pc, #120]	; (8001ad4 <configure_uart+0xb0>)
 8001a5c:	f7fe ff22 	bl	80008a4 <GPIOSetOutputType>
	GPIOSetOutputType(UART_GPIO_PORT,UART_RX_PIN,GPIO_OPTYPE_PP);
 8001a60:	2200      	movs	r2, #0
 8001a62:	2106      	movs	r1, #6
 8001a64:	481b      	ldr	r0, [pc, #108]	; (8001ad4 <configure_uart+0xb0>)
 8001a66:	f7fe ff1d 	bl	80008a4 <GPIOSetOutputType>
	GPIOSetOutputSpeed(UART_GPIO_PORT,UART_TX_PIN,GPIO_OPSPEED_HIGH);
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	2105      	movs	r1, #5
 8001a6e:	4819      	ldr	r0, [pc, #100]	; (8001ad4 <configure_uart+0xb0>)
 8001a70:	f7fe ff5e 	bl	8000930 <GPIOSetOutputSpeed>
	GPIOSetOutputSpeed(UART_GPIO_PORT,UART_RX_PIN,GPIO_OPSPEED_HIGH);
 8001a74:	2202      	movs	r2, #2
 8001a76:	2106      	movs	r1, #6
 8001a78:	4816      	ldr	r0, [pc, #88]	; (8001ad4 <configure_uart+0xb0>)
 8001a7a:	f7fe ff59 	bl	8000930 <GPIOSetOutputSpeed>
	GPIOSetPullUpDownConfig(UART_GPIO_PORT,UART_TX_PIN,GPIO_PULL_UP);
 8001a7e:	2201      	movs	r2, #1
 8001a80:	2105      	movs	r1, #5
 8001a82:	4814      	ldr	r0, [pc, #80]	; (8001ad4 <configure_uart+0xb0>)
 8001a84:	f7fe ff30 	bl	80008e8 <GPIOSetPullUpDownConfig>
	GPIOSetPullUpDownConfig(UART_GPIO_PORT,UART_RX_PIN,GPIO_PULL_UP);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2106      	movs	r1, #6
 8001a8c:	4811      	ldr	r0, [pc, #68]	; (8001ad4 <configure_uart+0xb0>)
 8001a8e:	f7fe ff2b 	bl	80008e8 <GPIOSetPullUpDownConfig>

	//USART Configuration
	Test_USART.pUSART = (struct USART_RegDef_t *) USART2;
 8001a92:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <configure_uart+0xb4>)
 8001a94:	4a11      	ldr	r2, [pc, #68]	; (8001adc <configure_uart+0xb8>)
 8001a96:	601a      	str	r2, [r3, #0]
	Test_USART.USART_Config.USART_Mode = USART_MODE_TX_RX;
 8001a98:	4b0f      	ldr	r3, [pc, #60]	; (8001ad8 <configure_uart+0xb4>)
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	605a      	str	r2, [r3, #4]
	Test_USART.USART_Config.USART_DataLength = USART_DATA_LEN_8_BITS;
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <configure_uart+0xb4>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
	Test_USART.USART_Config.USART_StopBits = USART_STOP_BITS_1;
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	; (8001ad8 <configure_uart+0xb4>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60da      	str	r2, [r3, #12]
	Test_USART.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 8001aaa:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <configure_uart+0xb4>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
	Test_USART.USART_Config.USART_BaudRate = USART_SB_RATE_9600;
 8001ab0:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <configure_uart+0xb4>)
 8001ab2:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ab6:	615a      	str	r2, [r3, #20]
	Test_USART.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CNTRL_NONE;
 8001ab8:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <configure_uart+0xb4>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	619a      	str	r2, [r3, #24]

	EnablePeriClk(USART2);
 8001abe:	4807      	ldr	r0, [pc, #28]	; (8001adc <configure_uart+0xb8>)
 8001ac0:	f7ff f874 	bl	8000bac <EnablePeriClk>
	USART_Init(&Test_USART);
 8001ac4:	4804      	ldr	r0, [pc, #16]	; (8001ad8 <configure_uart+0xb4>)
 8001ac6:	f7ff fa35 	bl	8000f34 <USART_Init>
	USART_PeripheralEnable(&Test_USART);
 8001aca:	4803      	ldr	r0, [pc, #12]	; (8001ad8 <configure_uart+0xb4>)
 8001acc:	f7ff fb32 	bl	8001134 <USART_PeripheralEnable>
}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40020c00 	.word	0x40020c00
 8001ad8:	20000134 	.word	0x20000134
 8001adc:	40004400 	.word	0x40004400

08001ae0 <EXTI0_IRQHandler>:
{
	configure_external_interrupt();
}

void EXTI0_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
	uint32_t *pEXTI_PR = (uint32_t *) EXTI_PR_ADDR;
 8001ae6:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <EXTI0_IRQHandler+0x24>)
 8001ae8:	607b      	str	r3, [r7, #4]

	//1. Handling the interrupt
	nrf_radio_interrupt_callback();
 8001aea:	f7ff fe25 	bl	8001738 <nrf_radio_interrupt_callback>

	//2. Clearing the EXTI_PR Register
	*pEXTI_PR |= (1 << INTERRUPT_PIN);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f043 0201 	orr.w	r2, r3, #1
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	601a      	str	r2, [r3, #0]

	return;
 8001afa:	bf00      	nop
}
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40013c14 	.word	0x40013c14

08001b08 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8001b12:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <ITM_SendChar+0x44>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a0d      	ldr	r2, [pc, #52]	; (8001b4c <ITM_SendChar+0x44>)
 8001b18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b1c:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <ITM_SendChar+0x48>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a0b      	ldr	r2, [pc, #44]	; (8001b50 <ITM_SendChar+0x48>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001b2a:	bf00      	nop
 8001b2c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0f8      	beq.n	8001b2c <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001b3a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	6013      	str	r3, [r2, #0]
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr
 8001b4c:	e000edfc 	.word	0xe000edfc
 8001b50:	e0000e00 	.word	0xe0000e00

08001b54 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	e00a      	b.n	8001b7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b66:	f3af 8000 	nop.w
 8001b6a:	4601      	mov	r1, r0
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	60ba      	str	r2, [r7, #8]
 8001b72:	b2ca      	uxtb	r2, r1
 8001b74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	617b      	str	r3, [r7, #20]
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	dbf0      	blt.n	8001b66 <_read+0x12>
  }

  return len;
 8001b84:	687b      	ldr	r3, [r7, #4]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	60f8      	str	r0, [r7, #12]
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	e009      	b.n	8001bb4 <_write+0x26>
  {
    //__io_putchar(*ptr++);
    ITM_SendChar(*ptr++);
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	60ba      	str	r2, [r7, #8]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ffad 	bl	8001b08 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dbf1      	blt.n	8001ba0 <_write+0x12>
  }
  return len;
 8001bbc:	687b      	ldr	r3, [r7, #4]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_close>:

int _close(int file)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr

08001bdc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bec:	605a      	str	r2, [r3, #4]
  return 0;
 8001bee:	2300      	movs	r3, #0
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr

08001bfa <_isatty>:

int _isatty(int file)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c02:	2301      	movs	r3, #1
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr

08001c0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b085      	sub	sp, #20
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	60f8      	str	r0, [r7, #12]
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
	...

08001c28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c30:	4a14      	ldr	r2, [pc, #80]	; (8001c84 <_sbrk+0x5c>)
 8001c32:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <_sbrk+0x60>)
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c3c:	4b13      	ldr	r3, [pc, #76]	; (8001c8c <_sbrk+0x64>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d102      	bne.n	8001c4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c44:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <_sbrk+0x64>)
 8001c46:	4a12      	ldr	r2, [pc, #72]	; (8001c90 <_sbrk+0x68>)
 8001c48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c4a:	4b10      	ldr	r3, [pc, #64]	; (8001c8c <_sbrk+0x64>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d207      	bcs.n	8001c68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c58:	f000 f846 	bl	8001ce8 <__errno>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	220c      	movs	r2, #12
 8001c60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c66:	e009      	b.n	8001c7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c68:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <_sbrk+0x64>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c6e:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	4a05      	ldr	r2, [pc, #20]	; (8001c8c <_sbrk+0x64>)
 8001c78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3718      	adds	r7, #24
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20020000 	.word	0x20020000
 8001c88:	00000400 	.word	0x00000400
 8001c8c:	20000150 	.word	0x20000150
 8001c90:	20000168 	.word	0x20000168

08001c94 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c94:	480d      	ldr	r0, [pc, #52]	; (8001ccc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c96:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c98:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c9c:	480c      	ldr	r0, [pc, #48]	; (8001cd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c9e:	490d      	ldr	r1, [pc, #52]	; (8001cd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ca0:	4a0d      	ldr	r2, [pc, #52]	; (8001cd8 <LoopForever+0xe>)
  movs r3, #0
 8001ca2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ca4:	e002      	b.n	8001cac <LoopCopyDataInit>

08001ca6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ca6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001caa:	3304      	adds	r3, #4

08001cac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cb0:	d3f9      	bcc.n	8001ca6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	; (8001cdc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cb4:	4c0a      	ldr	r4, [pc, #40]	; (8001ce0 <LoopForever+0x16>)
  movs r3, #0
 8001cb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb8:	e001      	b.n	8001cbe <LoopFillZerobss>

08001cba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cbc:	3204      	adds	r2, #4

08001cbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cc0:	d3fb      	bcc.n	8001cba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001cc2:	f000 f817 	bl	8001cf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cc6:	f7ff fa57 	bl	8001178 <main>

08001cca <LoopForever>:

LoopForever:
  b LoopForever
 8001cca:	e7fe      	b.n	8001cca <LoopForever>
  ldr   r0, =_estack
 8001ccc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cd4:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8001cd8:	08002ed4 	.word	0x08002ed4
  ldr r2, =_sbss
 8001cdc:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8001ce0:	20000164 	.word	0x20000164

08001ce4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ce4:	e7fe      	b.n	8001ce4 <ADC_IRQHandler>
	...

08001ce8 <__errno>:
 8001ce8:	4b01      	ldr	r3, [pc, #4]	; (8001cf0 <__errno+0x8>)
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	20000040 	.word	0x20000040

08001cf4 <__libc_init_array>:
 8001cf4:	b570      	push	{r4, r5, r6, lr}
 8001cf6:	4d0d      	ldr	r5, [pc, #52]	; (8001d2c <__libc_init_array+0x38>)
 8001cf8:	4c0d      	ldr	r4, [pc, #52]	; (8001d30 <__libc_init_array+0x3c>)
 8001cfa:	1b64      	subs	r4, r4, r5
 8001cfc:	10a4      	asrs	r4, r4, #2
 8001cfe:	2600      	movs	r6, #0
 8001d00:	42a6      	cmp	r6, r4
 8001d02:	d109      	bne.n	8001d18 <__libc_init_array+0x24>
 8001d04:	4d0b      	ldr	r5, [pc, #44]	; (8001d34 <__libc_init_array+0x40>)
 8001d06:	4c0c      	ldr	r4, [pc, #48]	; (8001d38 <__libc_init_array+0x44>)
 8001d08:	f001 f81c 	bl	8002d44 <_init>
 8001d0c:	1b64      	subs	r4, r4, r5
 8001d0e:	10a4      	asrs	r4, r4, #2
 8001d10:	2600      	movs	r6, #0
 8001d12:	42a6      	cmp	r6, r4
 8001d14:	d105      	bne.n	8001d22 <__libc_init_array+0x2e>
 8001d16:	bd70      	pop	{r4, r5, r6, pc}
 8001d18:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d1c:	4798      	blx	r3
 8001d1e:	3601      	adds	r6, #1
 8001d20:	e7ee      	b.n	8001d00 <__libc_init_array+0xc>
 8001d22:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d26:	4798      	blx	r3
 8001d28:	3601      	adds	r6, #1
 8001d2a:	e7f2      	b.n	8001d12 <__libc_init_array+0x1e>
 8001d2c:	08002ecc 	.word	0x08002ecc
 8001d30:	08002ecc 	.word	0x08002ecc
 8001d34:	08002ecc 	.word	0x08002ecc
 8001d38:	08002ed0 	.word	0x08002ed0

08001d3c <memset>:
 8001d3c:	4402      	add	r2, r0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d100      	bne.n	8001d46 <memset+0xa>
 8001d44:	4770      	bx	lr
 8001d46:	f803 1b01 	strb.w	r1, [r3], #1
 8001d4a:	e7f9      	b.n	8001d40 <memset+0x4>

08001d4c <iprintf>:
 8001d4c:	b40f      	push	{r0, r1, r2, r3}
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <iprintf+0x2c>)
 8001d50:	b513      	push	{r0, r1, r4, lr}
 8001d52:	681c      	ldr	r4, [r3, #0]
 8001d54:	b124      	cbz	r4, 8001d60 <iprintf+0x14>
 8001d56:	69a3      	ldr	r3, [r4, #24]
 8001d58:	b913      	cbnz	r3, 8001d60 <iprintf+0x14>
 8001d5a:	4620      	mov	r0, r4
 8001d5c:	f000 fa5a 	bl	8002214 <__sinit>
 8001d60:	ab05      	add	r3, sp, #20
 8001d62:	9a04      	ldr	r2, [sp, #16]
 8001d64:	68a1      	ldr	r1, [r4, #8]
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	4620      	mov	r0, r4
 8001d6a:	f000 fc5f 	bl	800262c <_vfiprintf_r>
 8001d6e:	b002      	add	sp, #8
 8001d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d74:	b004      	add	sp, #16
 8001d76:	4770      	bx	lr
 8001d78:	20000040 	.word	0x20000040

08001d7c <_puts_r>:
 8001d7c:	b570      	push	{r4, r5, r6, lr}
 8001d7e:	460e      	mov	r6, r1
 8001d80:	4605      	mov	r5, r0
 8001d82:	b118      	cbz	r0, 8001d8c <_puts_r+0x10>
 8001d84:	6983      	ldr	r3, [r0, #24]
 8001d86:	b90b      	cbnz	r3, 8001d8c <_puts_r+0x10>
 8001d88:	f000 fa44 	bl	8002214 <__sinit>
 8001d8c:	69ab      	ldr	r3, [r5, #24]
 8001d8e:	68ac      	ldr	r4, [r5, #8]
 8001d90:	b913      	cbnz	r3, 8001d98 <_puts_r+0x1c>
 8001d92:	4628      	mov	r0, r5
 8001d94:	f000 fa3e 	bl	8002214 <__sinit>
 8001d98:	4b2c      	ldr	r3, [pc, #176]	; (8001e4c <_puts_r+0xd0>)
 8001d9a:	429c      	cmp	r4, r3
 8001d9c:	d120      	bne.n	8001de0 <_puts_r+0x64>
 8001d9e:	686c      	ldr	r4, [r5, #4]
 8001da0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001da2:	07db      	lsls	r3, r3, #31
 8001da4:	d405      	bmi.n	8001db2 <_puts_r+0x36>
 8001da6:	89a3      	ldrh	r3, [r4, #12]
 8001da8:	0598      	lsls	r0, r3, #22
 8001daa:	d402      	bmi.n	8001db2 <_puts_r+0x36>
 8001dac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001dae:	f000 facf 	bl	8002350 <__retarget_lock_acquire_recursive>
 8001db2:	89a3      	ldrh	r3, [r4, #12]
 8001db4:	0719      	lsls	r1, r3, #28
 8001db6:	d51d      	bpl.n	8001df4 <_puts_r+0x78>
 8001db8:	6923      	ldr	r3, [r4, #16]
 8001dba:	b1db      	cbz	r3, 8001df4 <_puts_r+0x78>
 8001dbc:	3e01      	subs	r6, #1
 8001dbe:	68a3      	ldr	r3, [r4, #8]
 8001dc0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	60a3      	str	r3, [r4, #8]
 8001dc8:	bb39      	cbnz	r1, 8001e1a <_puts_r+0x9e>
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	da38      	bge.n	8001e40 <_puts_r+0xc4>
 8001dce:	4622      	mov	r2, r4
 8001dd0:	210a      	movs	r1, #10
 8001dd2:	4628      	mov	r0, r5
 8001dd4:	f000 f848 	bl	8001e68 <__swbuf_r>
 8001dd8:	3001      	adds	r0, #1
 8001dda:	d011      	beq.n	8001e00 <_puts_r+0x84>
 8001ddc:	250a      	movs	r5, #10
 8001dde:	e011      	b.n	8001e04 <_puts_r+0x88>
 8001de0:	4b1b      	ldr	r3, [pc, #108]	; (8001e50 <_puts_r+0xd4>)
 8001de2:	429c      	cmp	r4, r3
 8001de4:	d101      	bne.n	8001dea <_puts_r+0x6e>
 8001de6:	68ac      	ldr	r4, [r5, #8]
 8001de8:	e7da      	b.n	8001da0 <_puts_r+0x24>
 8001dea:	4b1a      	ldr	r3, [pc, #104]	; (8001e54 <_puts_r+0xd8>)
 8001dec:	429c      	cmp	r4, r3
 8001dee:	bf08      	it	eq
 8001df0:	68ec      	ldreq	r4, [r5, #12]
 8001df2:	e7d5      	b.n	8001da0 <_puts_r+0x24>
 8001df4:	4621      	mov	r1, r4
 8001df6:	4628      	mov	r0, r5
 8001df8:	f000 f888 	bl	8001f0c <__swsetup_r>
 8001dfc:	2800      	cmp	r0, #0
 8001dfe:	d0dd      	beq.n	8001dbc <_puts_r+0x40>
 8001e00:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001e04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001e06:	07da      	lsls	r2, r3, #31
 8001e08:	d405      	bmi.n	8001e16 <_puts_r+0x9a>
 8001e0a:	89a3      	ldrh	r3, [r4, #12]
 8001e0c:	059b      	lsls	r3, r3, #22
 8001e0e:	d402      	bmi.n	8001e16 <_puts_r+0x9a>
 8001e10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e12:	f000 fa9e 	bl	8002352 <__retarget_lock_release_recursive>
 8001e16:	4628      	mov	r0, r5
 8001e18:	bd70      	pop	{r4, r5, r6, pc}
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	da04      	bge.n	8001e28 <_puts_r+0xac>
 8001e1e:	69a2      	ldr	r2, [r4, #24]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	dc06      	bgt.n	8001e32 <_puts_r+0xb6>
 8001e24:	290a      	cmp	r1, #10
 8001e26:	d004      	beq.n	8001e32 <_puts_r+0xb6>
 8001e28:	6823      	ldr	r3, [r4, #0]
 8001e2a:	1c5a      	adds	r2, r3, #1
 8001e2c:	6022      	str	r2, [r4, #0]
 8001e2e:	7019      	strb	r1, [r3, #0]
 8001e30:	e7c5      	b.n	8001dbe <_puts_r+0x42>
 8001e32:	4622      	mov	r2, r4
 8001e34:	4628      	mov	r0, r5
 8001e36:	f000 f817 	bl	8001e68 <__swbuf_r>
 8001e3a:	3001      	adds	r0, #1
 8001e3c:	d1bf      	bne.n	8001dbe <_puts_r+0x42>
 8001e3e:	e7df      	b.n	8001e00 <_puts_r+0x84>
 8001e40:	6823      	ldr	r3, [r4, #0]
 8001e42:	250a      	movs	r5, #10
 8001e44:	1c5a      	adds	r2, r3, #1
 8001e46:	6022      	str	r2, [r4, #0]
 8001e48:	701d      	strb	r5, [r3, #0]
 8001e4a:	e7db      	b.n	8001e04 <_puts_r+0x88>
 8001e4c:	08002e58 	.word	0x08002e58
 8001e50:	08002e78 	.word	0x08002e78
 8001e54:	08002e38 	.word	0x08002e38

08001e58 <puts>:
 8001e58:	4b02      	ldr	r3, [pc, #8]	; (8001e64 <puts+0xc>)
 8001e5a:	4601      	mov	r1, r0
 8001e5c:	6818      	ldr	r0, [r3, #0]
 8001e5e:	f7ff bf8d 	b.w	8001d7c <_puts_r>
 8001e62:	bf00      	nop
 8001e64:	20000040 	.word	0x20000040

08001e68 <__swbuf_r>:
 8001e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e6a:	460e      	mov	r6, r1
 8001e6c:	4614      	mov	r4, r2
 8001e6e:	4605      	mov	r5, r0
 8001e70:	b118      	cbz	r0, 8001e7a <__swbuf_r+0x12>
 8001e72:	6983      	ldr	r3, [r0, #24]
 8001e74:	b90b      	cbnz	r3, 8001e7a <__swbuf_r+0x12>
 8001e76:	f000 f9cd 	bl	8002214 <__sinit>
 8001e7a:	4b21      	ldr	r3, [pc, #132]	; (8001f00 <__swbuf_r+0x98>)
 8001e7c:	429c      	cmp	r4, r3
 8001e7e:	d12b      	bne.n	8001ed8 <__swbuf_r+0x70>
 8001e80:	686c      	ldr	r4, [r5, #4]
 8001e82:	69a3      	ldr	r3, [r4, #24]
 8001e84:	60a3      	str	r3, [r4, #8]
 8001e86:	89a3      	ldrh	r3, [r4, #12]
 8001e88:	071a      	lsls	r2, r3, #28
 8001e8a:	d52f      	bpl.n	8001eec <__swbuf_r+0x84>
 8001e8c:	6923      	ldr	r3, [r4, #16]
 8001e8e:	b36b      	cbz	r3, 8001eec <__swbuf_r+0x84>
 8001e90:	6923      	ldr	r3, [r4, #16]
 8001e92:	6820      	ldr	r0, [r4, #0]
 8001e94:	1ac0      	subs	r0, r0, r3
 8001e96:	6963      	ldr	r3, [r4, #20]
 8001e98:	b2f6      	uxtb	r6, r6
 8001e9a:	4283      	cmp	r3, r0
 8001e9c:	4637      	mov	r7, r6
 8001e9e:	dc04      	bgt.n	8001eaa <__swbuf_r+0x42>
 8001ea0:	4621      	mov	r1, r4
 8001ea2:	4628      	mov	r0, r5
 8001ea4:	f000 f922 	bl	80020ec <_fflush_r>
 8001ea8:	bb30      	cbnz	r0, 8001ef8 <__swbuf_r+0x90>
 8001eaa:	68a3      	ldr	r3, [r4, #8]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	60a3      	str	r3, [r4, #8]
 8001eb0:	6823      	ldr	r3, [r4, #0]
 8001eb2:	1c5a      	adds	r2, r3, #1
 8001eb4:	6022      	str	r2, [r4, #0]
 8001eb6:	701e      	strb	r6, [r3, #0]
 8001eb8:	6963      	ldr	r3, [r4, #20]
 8001eba:	3001      	adds	r0, #1
 8001ebc:	4283      	cmp	r3, r0
 8001ebe:	d004      	beq.n	8001eca <__swbuf_r+0x62>
 8001ec0:	89a3      	ldrh	r3, [r4, #12]
 8001ec2:	07db      	lsls	r3, r3, #31
 8001ec4:	d506      	bpl.n	8001ed4 <__swbuf_r+0x6c>
 8001ec6:	2e0a      	cmp	r6, #10
 8001ec8:	d104      	bne.n	8001ed4 <__swbuf_r+0x6c>
 8001eca:	4621      	mov	r1, r4
 8001ecc:	4628      	mov	r0, r5
 8001ece:	f000 f90d 	bl	80020ec <_fflush_r>
 8001ed2:	b988      	cbnz	r0, 8001ef8 <__swbuf_r+0x90>
 8001ed4:	4638      	mov	r0, r7
 8001ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ed8:	4b0a      	ldr	r3, [pc, #40]	; (8001f04 <__swbuf_r+0x9c>)
 8001eda:	429c      	cmp	r4, r3
 8001edc:	d101      	bne.n	8001ee2 <__swbuf_r+0x7a>
 8001ede:	68ac      	ldr	r4, [r5, #8]
 8001ee0:	e7cf      	b.n	8001e82 <__swbuf_r+0x1a>
 8001ee2:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <__swbuf_r+0xa0>)
 8001ee4:	429c      	cmp	r4, r3
 8001ee6:	bf08      	it	eq
 8001ee8:	68ec      	ldreq	r4, [r5, #12]
 8001eea:	e7ca      	b.n	8001e82 <__swbuf_r+0x1a>
 8001eec:	4621      	mov	r1, r4
 8001eee:	4628      	mov	r0, r5
 8001ef0:	f000 f80c 	bl	8001f0c <__swsetup_r>
 8001ef4:	2800      	cmp	r0, #0
 8001ef6:	d0cb      	beq.n	8001e90 <__swbuf_r+0x28>
 8001ef8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8001efc:	e7ea      	b.n	8001ed4 <__swbuf_r+0x6c>
 8001efe:	bf00      	nop
 8001f00:	08002e58 	.word	0x08002e58
 8001f04:	08002e78 	.word	0x08002e78
 8001f08:	08002e38 	.word	0x08002e38

08001f0c <__swsetup_r>:
 8001f0c:	4b32      	ldr	r3, [pc, #200]	; (8001fd8 <__swsetup_r+0xcc>)
 8001f0e:	b570      	push	{r4, r5, r6, lr}
 8001f10:	681d      	ldr	r5, [r3, #0]
 8001f12:	4606      	mov	r6, r0
 8001f14:	460c      	mov	r4, r1
 8001f16:	b125      	cbz	r5, 8001f22 <__swsetup_r+0x16>
 8001f18:	69ab      	ldr	r3, [r5, #24]
 8001f1a:	b913      	cbnz	r3, 8001f22 <__swsetup_r+0x16>
 8001f1c:	4628      	mov	r0, r5
 8001f1e:	f000 f979 	bl	8002214 <__sinit>
 8001f22:	4b2e      	ldr	r3, [pc, #184]	; (8001fdc <__swsetup_r+0xd0>)
 8001f24:	429c      	cmp	r4, r3
 8001f26:	d10f      	bne.n	8001f48 <__swsetup_r+0x3c>
 8001f28:	686c      	ldr	r4, [r5, #4]
 8001f2a:	89a3      	ldrh	r3, [r4, #12]
 8001f2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001f30:	0719      	lsls	r1, r3, #28
 8001f32:	d42c      	bmi.n	8001f8e <__swsetup_r+0x82>
 8001f34:	06dd      	lsls	r5, r3, #27
 8001f36:	d411      	bmi.n	8001f5c <__swsetup_r+0x50>
 8001f38:	2309      	movs	r3, #9
 8001f3a:	6033      	str	r3, [r6, #0]
 8001f3c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001f40:	81a3      	strh	r3, [r4, #12]
 8001f42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f46:	e03e      	b.n	8001fc6 <__swsetup_r+0xba>
 8001f48:	4b25      	ldr	r3, [pc, #148]	; (8001fe0 <__swsetup_r+0xd4>)
 8001f4a:	429c      	cmp	r4, r3
 8001f4c:	d101      	bne.n	8001f52 <__swsetup_r+0x46>
 8001f4e:	68ac      	ldr	r4, [r5, #8]
 8001f50:	e7eb      	b.n	8001f2a <__swsetup_r+0x1e>
 8001f52:	4b24      	ldr	r3, [pc, #144]	; (8001fe4 <__swsetup_r+0xd8>)
 8001f54:	429c      	cmp	r4, r3
 8001f56:	bf08      	it	eq
 8001f58:	68ec      	ldreq	r4, [r5, #12]
 8001f5a:	e7e6      	b.n	8001f2a <__swsetup_r+0x1e>
 8001f5c:	0758      	lsls	r0, r3, #29
 8001f5e:	d512      	bpl.n	8001f86 <__swsetup_r+0x7a>
 8001f60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001f62:	b141      	cbz	r1, 8001f76 <__swsetup_r+0x6a>
 8001f64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001f68:	4299      	cmp	r1, r3
 8001f6a:	d002      	beq.n	8001f72 <__swsetup_r+0x66>
 8001f6c:	4630      	mov	r0, r6
 8001f6e:	f000 fa57 	bl	8002420 <_free_r>
 8001f72:	2300      	movs	r3, #0
 8001f74:	6363      	str	r3, [r4, #52]	; 0x34
 8001f76:	89a3      	ldrh	r3, [r4, #12]
 8001f78:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001f7c:	81a3      	strh	r3, [r4, #12]
 8001f7e:	2300      	movs	r3, #0
 8001f80:	6063      	str	r3, [r4, #4]
 8001f82:	6923      	ldr	r3, [r4, #16]
 8001f84:	6023      	str	r3, [r4, #0]
 8001f86:	89a3      	ldrh	r3, [r4, #12]
 8001f88:	f043 0308 	orr.w	r3, r3, #8
 8001f8c:	81a3      	strh	r3, [r4, #12]
 8001f8e:	6923      	ldr	r3, [r4, #16]
 8001f90:	b94b      	cbnz	r3, 8001fa6 <__swsetup_r+0x9a>
 8001f92:	89a3      	ldrh	r3, [r4, #12]
 8001f94:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001f98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f9c:	d003      	beq.n	8001fa6 <__swsetup_r+0x9a>
 8001f9e:	4621      	mov	r1, r4
 8001fa0:	4630      	mov	r0, r6
 8001fa2:	f000 f9fd 	bl	80023a0 <__smakebuf_r>
 8001fa6:	89a0      	ldrh	r0, [r4, #12]
 8001fa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001fac:	f010 0301 	ands.w	r3, r0, #1
 8001fb0:	d00a      	beq.n	8001fc8 <__swsetup_r+0xbc>
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60a3      	str	r3, [r4, #8]
 8001fb6:	6963      	ldr	r3, [r4, #20]
 8001fb8:	425b      	negs	r3, r3
 8001fba:	61a3      	str	r3, [r4, #24]
 8001fbc:	6923      	ldr	r3, [r4, #16]
 8001fbe:	b943      	cbnz	r3, 8001fd2 <__swsetup_r+0xc6>
 8001fc0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001fc4:	d1ba      	bne.n	8001f3c <__swsetup_r+0x30>
 8001fc6:	bd70      	pop	{r4, r5, r6, pc}
 8001fc8:	0781      	lsls	r1, r0, #30
 8001fca:	bf58      	it	pl
 8001fcc:	6963      	ldrpl	r3, [r4, #20]
 8001fce:	60a3      	str	r3, [r4, #8]
 8001fd0:	e7f4      	b.n	8001fbc <__swsetup_r+0xb0>
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	e7f7      	b.n	8001fc6 <__swsetup_r+0xba>
 8001fd6:	bf00      	nop
 8001fd8:	20000040 	.word	0x20000040
 8001fdc:	08002e58 	.word	0x08002e58
 8001fe0:	08002e78 	.word	0x08002e78
 8001fe4:	08002e38 	.word	0x08002e38

08001fe8 <__sflush_r>:
 8001fe8:	898a      	ldrh	r2, [r1, #12]
 8001fea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fec:	4605      	mov	r5, r0
 8001fee:	0710      	lsls	r0, r2, #28
 8001ff0:	460c      	mov	r4, r1
 8001ff2:	d457      	bmi.n	80020a4 <__sflush_r+0xbc>
 8001ff4:	684b      	ldr	r3, [r1, #4]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	dc04      	bgt.n	8002004 <__sflush_r+0x1c>
 8001ffa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	dc01      	bgt.n	8002004 <__sflush_r+0x1c>
 8002000:	2000      	movs	r0, #0
 8002002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002004:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002006:	2e00      	cmp	r6, #0
 8002008:	d0fa      	beq.n	8002000 <__sflush_r+0x18>
 800200a:	2300      	movs	r3, #0
 800200c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002010:	682f      	ldr	r7, [r5, #0]
 8002012:	602b      	str	r3, [r5, #0]
 8002014:	d032      	beq.n	800207c <__sflush_r+0x94>
 8002016:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002018:	89a3      	ldrh	r3, [r4, #12]
 800201a:	075a      	lsls	r2, r3, #29
 800201c:	d505      	bpl.n	800202a <__sflush_r+0x42>
 800201e:	6863      	ldr	r3, [r4, #4]
 8002020:	1ac0      	subs	r0, r0, r3
 8002022:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002024:	b10b      	cbz	r3, 800202a <__sflush_r+0x42>
 8002026:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002028:	1ac0      	subs	r0, r0, r3
 800202a:	2300      	movs	r3, #0
 800202c:	4602      	mov	r2, r0
 800202e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002030:	6a21      	ldr	r1, [r4, #32]
 8002032:	4628      	mov	r0, r5
 8002034:	47b0      	blx	r6
 8002036:	1c43      	adds	r3, r0, #1
 8002038:	89a3      	ldrh	r3, [r4, #12]
 800203a:	d106      	bne.n	800204a <__sflush_r+0x62>
 800203c:	6829      	ldr	r1, [r5, #0]
 800203e:	291d      	cmp	r1, #29
 8002040:	d82c      	bhi.n	800209c <__sflush_r+0xb4>
 8002042:	4a29      	ldr	r2, [pc, #164]	; (80020e8 <__sflush_r+0x100>)
 8002044:	40ca      	lsrs	r2, r1
 8002046:	07d6      	lsls	r6, r2, #31
 8002048:	d528      	bpl.n	800209c <__sflush_r+0xb4>
 800204a:	2200      	movs	r2, #0
 800204c:	6062      	str	r2, [r4, #4]
 800204e:	04d9      	lsls	r1, r3, #19
 8002050:	6922      	ldr	r2, [r4, #16]
 8002052:	6022      	str	r2, [r4, #0]
 8002054:	d504      	bpl.n	8002060 <__sflush_r+0x78>
 8002056:	1c42      	adds	r2, r0, #1
 8002058:	d101      	bne.n	800205e <__sflush_r+0x76>
 800205a:	682b      	ldr	r3, [r5, #0]
 800205c:	b903      	cbnz	r3, 8002060 <__sflush_r+0x78>
 800205e:	6560      	str	r0, [r4, #84]	; 0x54
 8002060:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002062:	602f      	str	r7, [r5, #0]
 8002064:	2900      	cmp	r1, #0
 8002066:	d0cb      	beq.n	8002000 <__sflush_r+0x18>
 8002068:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800206c:	4299      	cmp	r1, r3
 800206e:	d002      	beq.n	8002076 <__sflush_r+0x8e>
 8002070:	4628      	mov	r0, r5
 8002072:	f000 f9d5 	bl	8002420 <_free_r>
 8002076:	2000      	movs	r0, #0
 8002078:	6360      	str	r0, [r4, #52]	; 0x34
 800207a:	e7c2      	b.n	8002002 <__sflush_r+0x1a>
 800207c:	6a21      	ldr	r1, [r4, #32]
 800207e:	2301      	movs	r3, #1
 8002080:	4628      	mov	r0, r5
 8002082:	47b0      	blx	r6
 8002084:	1c41      	adds	r1, r0, #1
 8002086:	d1c7      	bne.n	8002018 <__sflush_r+0x30>
 8002088:	682b      	ldr	r3, [r5, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d0c4      	beq.n	8002018 <__sflush_r+0x30>
 800208e:	2b1d      	cmp	r3, #29
 8002090:	d001      	beq.n	8002096 <__sflush_r+0xae>
 8002092:	2b16      	cmp	r3, #22
 8002094:	d101      	bne.n	800209a <__sflush_r+0xb2>
 8002096:	602f      	str	r7, [r5, #0]
 8002098:	e7b2      	b.n	8002000 <__sflush_r+0x18>
 800209a:	89a3      	ldrh	r3, [r4, #12]
 800209c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020a0:	81a3      	strh	r3, [r4, #12]
 80020a2:	e7ae      	b.n	8002002 <__sflush_r+0x1a>
 80020a4:	690f      	ldr	r7, [r1, #16]
 80020a6:	2f00      	cmp	r7, #0
 80020a8:	d0aa      	beq.n	8002000 <__sflush_r+0x18>
 80020aa:	0793      	lsls	r3, r2, #30
 80020ac:	680e      	ldr	r6, [r1, #0]
 80020ae:	bf08      	it	eq
 80020b0:	694b      	ldreq	r3, [r1, #20]
 80020b2:	600f      	str	r7, [r1, #0]
 80020b4:	bf18      	it	ne
 80020b6:	2300      	movne	r3, #0
 80020b8:	1bf6      	subs	r6, r6, r7
 80020ba:	608b      	str	r3, [r1, #8]
 80020bc:	2e00      	cmp	r6, #0
 80020be:	dd9f      	ble.n	8002000 <__sflush_r+0x18>
 80020c0:	6a21      	ldr	r1, [r4, #32]
 80020c2:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80020c6:	4633      	mov	r3, r6
 80020c8:	463a      	mov	r2, r7
 80020ca:	4628      	mov	r0, r5
 80020cc:	47e0      	blx	ip
 80020ce:	2800      	cmp	r0, #0
 80020d0:	dc06      	bgt.n	80020e0 <__sflush_r+0xf8>
 80020d2:	89a3      	ldrh	r3, [r4, #12]
 80020d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020d8:	81a3      	strh	r3, [r4, #12]
 80020da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020de:	e790      	b.n	8002002 <__sflush_r+0x1a>
 80020e0:	4407      	add	r7, r0
 80020e2:	1a36      	subs	r6, r6, r0
 80020e4:	e7ea      	b.n	80020bc <__sflush_r+0xd4>
 80020e6:	bf00      	nop
 80020e8:	20400001 	.word	0x20400001

080020ec <_fflush_r>:
 80020ec:	b538      	push	{r3, r4, r5, lr}
 80020ee:	690b      	ldr	r3, [r1, #16]
 80020f0:	4605      	mov	r5, r0
 80020f2:	460c      	mov	r4, r1
 80020f4:	b913      	cbnz	r3, 80020fc <_fflush_r+0x10>
 80020f6:	2500      	movs	r5, #0
 80020f8:	4628      	mov	r0, r5
 80020fa:	bd38      	pop	{r3, r4, r5, pc}
 80020fc:	b118      	cbz	r0, 8002106 <_fflush_r+0x1a>
 80020fe:	6983      	ldr	r3, [r0, #24]
 8002100:	b90b      	cbnz	r3, 8002106 <_fflush_r+0x1a>
 8002102:	f000 f887 	bl	8002214 <__sinit>
 8002106:	4b14      	ldr	r3, [pc, #80]	; (8002158 <_fflush_r+0x6c>)
 8002108:	429c      	cmp	r4, r3
 800210a:	d11b      	bne.n	8002144 <_fflush_r+0x58>
 800210c:	686c      	ldr	r4, [r5, #4]
 800210e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d0ef      	beq.n	80020f6 <_fflush_r+0xa>
 8002116:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002118:	07d0      	lsls	r0, r2, #31
 800211a:	d404      	bmi.n	8002126 <_fflush_r+0x3a>
 800211c:	0599      	lsls	r1, r3, #22
 800211e:	d402      	bmi.n	8002126 <_fflush_r+0x3a>
 8002120:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002122:	f000 f915 	bl	8002350 <__retarget_lock_acquire_recursive>
 8002126:	4628      	mov	r0, r5
 8002128:	4621      	mov	r1, r4
 800212a:	f7ff ff5d 	bl	8001fe8 <__sflush_r>
 800212e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002130:	07da      	lsls	r2, r3, #31
 8002132:	4605      	mov	r5, r0
 8002134:	d4e0      	bmi.n	80020f8 <_fflush_r+0xc>
 8002136:	89a3      	ldrh	r3, [r4, #12]
 8002138:	059b      	lsls	r3, r3, #22
 800213a:	d4dd      	bmi.n	80020f8 <_fflush_r+0xc>
 800213c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800213e:	f000 f908 	bl	8002352 <__retarget_lock_release_recursive>
 8002142:	e7d9      	b.n	80020f8 <_fflush_r+0xc>
 8002144:	4b05      	ldr	r3, [pc, #20]	; (800215c <_fflush_r+0x70>)
 8002146:	429c      	cmp	r4, r3
 8002148:	d101      	bne.n	800214e <_fflush_r+0x62>
 800214a:	68ac      	ldr	r4, [r5, #8]
 800214c:	e7df      	b.n	800210e <_fflush_r+0x22>
 800214e:	4b04      	ldr	r3, [pc, #16]	; (8002160 <_fflush_r+0x74>)
 8002150:	429c      	cmp	r4, r3
 8002152:	bf08      	it	eq
 8002154:	68ec      	ldreq	r4, [r5, #12]
 8002156:	e7da      	b.n	800210e <_fflush_r+0x22>
 8002158:	08002e58 	.word	0x08002e58
 800215c:	08002e78 	.word	0x08002e78
 8002160:	08002e38 	.word	0x08002e38

08002164 <std>:
 8002164:	2300      	movs	r3, #0
 8002166:	b510      	push	{r4, lr}
 8002168:	4604      	mov	r4, r0
 800216a:	e9c0 3300 	strd	r3, r3, [r0]
 800216e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002172:	6083      	str	r3, [r0, #8]
 8002174:	8181      	strh	r1, [r0, #12]
 8002176:	6643      	str	r3, [r0, #100]	; 0x64
 8002178:	81c2      	strh	r2, [r0, #14]
 800217a:	6183      	str	r3, [r0, #24]
 800217c:	4619      	mov	r1, r3
 800217e:	2208      	movs	r2, #8
 8002180:	305c      	adds	r0, #92	; 0x5c
 8002182:	f7ff fddb 	bl	8001d3c <memset>
 8002186:	4b05      	ldr	r3, [pc, #20]	; (800219c <std+0x38>)
 8002188:	6263      	str	r3, [r4, #36]	; 0x24
 800218a:	4b05      	ldr	r3, [pc, #20]	; (80021a0 <std+0x3c>)
 800218c:	62a3      	str	r3, [r4, #40]	; 0x28
 800218e:	4b05      	ldr	r3, [pc, #20]	; (80021a4 <std+0x40>)
 8002190:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002192:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <std+0x44>)
 8002194:	6224      	str	r4, [r4, #32]
 8002196:	6323      	str	r3, [r4, #48]	; 0x30
 8002198:	bd10      	pop	{r4, pc}
 800219a:	bf00      	nop
 800219c:	08002bd5 	.word	0x08002bd5
 80021a0:	08002bf7 	.word	0x08002bf7
 80021a4:	08002c2f 	.word	0x08002c2f
 80021a8:	08002c53 	.word	0x08002c53

080021ac <_cleanup_r>:
 80021ac:	4901      	ldr	r1, [pc, #4]	; (80021b4 <_cleanup_r+0x8>)
 80021ae:	f000 b8af 	b.w	8002310 <_fwalk_reent>
 80021b2:	bf00      	nop
 80021b4:	080020ed 	.word	0x080020ed

080021b8 <__sfmoreglue>:
 80021b8:	b570      	push	{r4, r5, r6, lr}
 80021ba:	2268      	movs	r2, #104	; 0x68
 80021bc:	1e4d      	subs	r5, r1, #1
 80021be:	4355      	muls	r5, r2
 80021c0:	460e      	mov	r6, r1
 80021c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80021c6:	f000 f995 	bl	80024f4 <_malloc_r>
 80021ca:	4604      	mov	r4, r0
 80021cc:	b140      	cbz	r0, 80021e0 <__sfmoreglue+0x28>
 80021ce:	2100      	movs	r1, #0
 80021d0:	e9c0 1600 	strd	r1, r6, [r0]
 80021d4:	300c      	adds	r0, #12
 80021d6:	60a0      	str	r0, [r4, #8]
 80021d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80021dc:	f7ff fdae 	bl	8001d3c <memset>
 80021e0:	4620      	mov	r0, r4
 80021e2:	bd70      	pop	{r4, r5, r6, pc}

080021e4 <__sfp_lock_acquire>:
 80021e4:	4801      	ldr	r0, [pc, #4]	; (80021ec <__sfp_lock_acquire+0x8>)
 80021e6:	f000 b8b3 	b.w	8002350 <__retarget_lock_acquire_recursive>
 80021ea:	bf00      	nop
 80021ec:	20000155 	.word	0x20000155

080021f0 <__sfp_lock_release>:
 80021f0:	4801      	ldr	r0, [pc, #4]	; (80021f8 <__sfp_lock_release+0x8>)
 80021f2:	f000 b8ae 	b.w	8002352 <__retarget_lock_release_recursive>
 80021f6:	bf00      	nop
 80021f8:	20000155 	.word	0x20000155

080021fc <__sinit_lock_acquire>:
 80021fc:	4801      	ldr	r0, [pc, #4]	; (8002204 <__sinit_lock_acquire+0x8>)
 80021fe:	f000 b8a7 	b.w	8002350 <__retarget_lock_acquire_recursive>
 8002202:	bf00      	nop
 8002204:	20000156 	.word	0x20000156

08002208 <__sinit_lock_release>:
 8002208:	4801      	ldr	r0, [pc, #4]	; (8002210 <__sinit_lock_release+0x8>)
 800220a:	f000 b8a2 	b.w	8002352 <__retarget_lock_release_recursive>
 800220e:	bf00      	nop
 8002210:	20000156 	.word	0x20000156

08002214 <__sinit>:
 8002214:	b510      	push	{r4, lr}
 8002216:	4604      	mov	r4, r0
 8002218:	f7ff fff0 	bl	80021fc <__sinit_lock_acquire>
 800221c:	69a3      	ldr	r3, [r4, #24]
 800221e:	b11b      	cbz	r3, 8002228 <__sinit+0x14>
 8002220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002224:	f7ff bff0 	b.w	8002208 <__sinit_lock_release>
 8002228:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800222c:	6523      	str	r3, [r4, #80]	; 0x50
 800222e:	4b13      	ldr	r3, [pc, #76]	; (800227c <__sinit+0x68>)
 8002230:	4a13      	ldr	r2, [pc, #76]	; (8002280 <__sinit+0x6c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	62a2      	str	r2, [r4, #40]	; 0x28
 8002236:	42a3      	cmp	r3, r4
 8002238:	bf04      	itt	eq
 800223a:	2301      	moveq	r3, #1
 800223c:	61a3      	streq	r3, [r4, #24]
 800223e:	4620      	mov	r0, r4
 8002240:	f000 f820 	bl	8002284 <__sfp>
 8002244:	6060      	str	r0, [r4, #4]
 8002246:	4620      	mov	r0, r4
 8002248:	f000 f81c 	bl	8002284 <__sfp>
 800224c:	60a0      	str	r0, [r4, #8]
 800224e:	4620      	mov	r0, r4
 8002250:	f000 f818 	bl	8002284 <__sfp>
 8002254:	2200      	movs	r2, #0
 8002256:	60e0      	str	r0, [r4, #12]
 8002258:	2104      	movs	r1, #4
 800225a:	6860      	ldr	r0, [r4, #4]
 800225c:	f7ff ff82 	bl	8002164 <std>
 8002260:	68a0      	ldr	r0, [r4, #8]
 8002262:	2201      	movs	r2, #1
 8002264:	2109      	movs	r1, #9
 8002266:	f7ff ff7d 	bl	8002164 <std>
 800226a:	68e0      	ldr	r0, [r4, #12]
 800226c:	2202      	movs	r2, #2
 800226e:	2112      	movs	r1, #18
 8002270:	f7ff ff78 	bl	8002164 <std>
 8002274:	2301      	movs	r3, #1
 8002276:	61a3      	str	r3, [r4, #24]
 8002278:	e7d2      	b.n	8002220 <__sinit+0xc>
 800227a:	bf00      	nop
 800227c:	08002e34 	.word	0x08002e34
 8002280:	080021ad 	.word	0x080021ad

08002284 <__sfp>:
 8002284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002286:	4607      	mov	r7, r0
 8002288:	f7ff ffac 	bl	80021e4 <__sfp_lock_acquire>
 800228c:	4b1e      	ldr	r3, [pc, #120]	; (8002308 <__sfp+0x84>)
 800228e:	681e      	ldr	r6, [r3, #0]
 8002290:	69b3      	ldr	r3, [r6, #24]
 8002292:	b913      	cbnz	r3, 800229a <__sfp+0x16>
 8002294:	4630      	mov	r0, r6
 8002296:	f7ff ffbd 	bl	8002214 <__sinit>
 800229a:	3648      	adds	r6, #72	; 0x48
 800229c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80022a0:	3b01      	subs	r3, #1
 80022a2:	d503      	bpl.n	80022ac <__sfp+0x28>
 80022a4:	6833      	ldr	r3, [r6, #0]
 80022a6:	b30b      	cbz	r3, 80022ec <__sfp+0x68>
 80022a8:	6836      	ldr	r6, [r6, #0]
 80022aa:	e7f7      	b.n	800229c <__sfp+0x18>
 80022ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80022b0:	b9d5      	cbnz	r5, 80022e8 <__sfp+0x64>
 80022b2:	4b16      	ldr	r3, [pc, #88]	; (800230c <__sfp+0x88>)
 80022b4:	60e3      	str	r3, [r4, #12]
 80022b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80022ba:	6665      	str	r5, [r4, #100]	; 0x64
 80022bc:	f000 f847 	bl	800234e <__retarget_lock_init_recursive>
 80022c0:	f7ff ff96 	bl	80021f0 <__sfp_lock_release>
 80022c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80022c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80022cc:	6025      	str	r5, [r4, #0]
 80022ce:	61a5      	str	r5, [r4, #24]
 80022d0:	2208      	movs	r2, #8
 80022d2:	4629      	mov	r1, r5
 80022d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80022d8:	f7ff fd30 	bl	8001d3c <memset>
 80022dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80022e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80022e4:	4620      	mov	r0, r4
 80022e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022e8:	3468      	adds	r4, #104	; 0x68
 80022ea:	e7d9      	b.n	80022a0 <__sfp+0x1c>
 80022ec:	2104      	movs	r1, #4
 80022ee:	4638      	mov	r0, r7
 80022f0:	f7ff ff62 	bl	80021b8 <__sfmoreglue>
 80022f4:	4604      	mov	r4, r0
 80022f6:	6030      	str	r0, [r6, #0]
 80022f8:	2800      	cmp	r0, #0
 80022fa:	d1d5      	bne.n	80022a8 <__sfp+0x24>
 80022fc:	f7ff ff78 	bl	80021f0 <__sfp_lock_release>
 8002300:	230c      	movs	r3, #12
 8002302:	603b      	str	r3, [r7, #0]
 8002304:	e7ee      	b.n	80022e4 <__sfp+0x60>
 8002306:	bf00      	nop
 8002308:	08002e34 	.word	0x08002e34
 800230c:	ffff0001 	.word	0xffff0001

08002310 <_fwalk_reent>:
 8002310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002314:	4606      	mov	r6, r0
 8002316:	4688      	mov	r8, r1
 8002318:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800231c:	2700      	movs	r7, #0
 800231e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002322:	f1b9 0901 	subs.w	r9, r9, #1
 8002326:	d505      	bpl.n	8002334 <_fwalk_reent+0x24>
 8002328:	6824      	ldr	r4, [r4, #0]
 800232a:	2c00      	cmp	r4, #0
 800232c:	d1f7      	bne.n	800231e <_fwalk_reent+0xe>
 800232e:	4638      	mov	r0, r7
 8002330:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002334:	89ab      	ldrh	r3, [r5, #12]
 8002336:	2b01      	cmp	r3, #1
 8002338:	d907      	bls.n	800234a <_fwalk_reent+0x3a>
 800233a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800233e:	3301      	adds	r3, #1
 8002340:	d003      	beq.n	800234a <_fwalk_reent+0x3a>
 8002342:	4629      	mov	r1, r5
 8002344:	4630      	mov	r0, r6
 8002346:	47c0      	blx	r8
 8002348:	4307      	orrs	r7, r0
 800234a:	3568      	adds	r5, #104	; 0x68
 800234c:	e7e9      	b.n	8002322 <_fwalk_reent+0x12>

0800234e <__retarget_lock_init_recursive>:
 800234e:	4770      	bx	lr

08002350 <__retarget_lock_acquire_recursive>:
 8002350:	4770      	bx	lr

08002352 <__retarget_lock_release_recursive>:
 8002352:	4770      	bx	lr

08002354 <__swhatbuf_r>:
 8002354:	b570      	push	{r4, r5, r6, lr}
 8002356:	460e      	mov	r6, r1
 8002358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800235c:	2900      	cmp	r1, #0
 800235e:	b096      	sub	sp, #88	; 0x58
 8002360:	4614      	mov	r4, r2
 8002362:	461d      	mov	r5, r3
 8002364:	da08      	bge.n	8002378 <__swhatbuf_r+0x24>
 8002366:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800236a:	2200      	movs	r2, #0
 800236c:	602a      	str	r2, [r5, #0]
 800236e:	061a      	lsls	r2, r3, #24
 8002370:	d410      	bmi.n	8002394 <__swhatbuf_r+0x40>
 8002372:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002376:	e00e      	b.n	8002396 <__swhatbuf_r+0x42>
 8002378:	466a      	mov	r2, sp
 800237a:	f000 fc91 	bl	8002ca0 <_fstat_r>
 800237e:	2800      	cmp	r0, #0
 8002380:	dbf1      	blt.n	8002366 <__swhatbuf_r+0x12>
 8002382:	9a01      	ldr	r2, [sp, #4]
 8002384:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002388:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800238c:	425a      	negs	r2, r3
 800238e:	415a      	adcs	r2, r3
 8002390:	602a      	str	r2, [r5, #0]
 8002392:	e7ee      	b.n	8002372 <__swhatbuf_r+0x1e>
 8002394:	2340      	movs	r3, #64	; 0x40
 8002396:	2000      	movs	r0, #0
 8002398:	6023      	str	r3, [r4, #0]
 800239a:	b016      	add	sp, #88	; 0x58
 800239c:	bd70      	pop	{r4, r5, r6, pc}
	...

080023a0 <__smakebuf_r>:
 80023a0:	898b      	ldrh	r3, [r1, #12]
 80023a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80023a4:	079d      	lsls	r5, r3, #30
 80023a6:	4606      	mov	r6, r0
 80023a8:	460c      	mov	r4, r1
 80023aa:	d507      	bpl.n	80023bc <__smakebuf_r+0x1c>
 80023ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80023b0:	6023      	str	r3, [r4, #0]
 80023b2:	6123      	str	r3, [r4, #16]
 80023b4:	2301      	movs	r3, #1
 80023b6:	6163      	str	r3, [r4, #20]
 80023b8:	b002      	add	sp, #8
 80023ba:	bd70      	pop	{r4, r5, r6, pc}
 80023bc:	ab01      	add	r3, sp, #4
 80023be:	466a      	mov	r2, sp
 80023c0:	f7ff ffc8 	bl	8002354 <__swhatbuf_r>
 80023c4:	9900      	ldr	r1, [sp, #0]
 80023c6:	4605      	mov	r5, r0
 80023c8:	4630      	mov	r0, r6
 80023ca:	f000 f893 	bl	80024f4 <_malloc_r>
 80023ce:	b948      	cbnz	r0, 80023e4 <__smakebuf_r+0x44>
 80023d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023d4:	059a      	lsls	r2, r3, #22
 80023d6:	d4ef      	bmi.n	80023b8 <__smakebuf_r+0x18>
 80023d8:	f023 0303 	bic.w	r3, r3, #3
 80023dc:	f043 0302 	orr.w	r3, r3, #2
 80023e0:	81a3      	strh	r3, [r4, #12]
 80023e2:	e7e3      	b.n	80023ac <__smakebuf_r+0xc>
 80023e4:	4b0d      	ldr	r3, [pc, #52]	; (800241c <__smakebuf_r+0x7c>)
 80023e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80023e8:	89a3      	ldrh	r3, [r4, #12]
 80023ea:	6020      	str	r0, [r4, #0]
 80023ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023f0:	81a3      	strh	r3, [r4, #12]
 80023f2:	9b00      	ldr	r3, [sp, #0]
 80023f4:	6163      	str	r3, [r4, #20]
 80023f6:	9b01      	ldr	r3, [sp, #4]
 80023f8:	6120      	str	r0, [r4, #16]
 80023fa:	b15b      	cbz	r3, 8002414 <__smakebuf_r+0x74>
 80023fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002400:	4630      	mov	r0, r6
 8002402:	f000 fc5f 	bl	8002cc4 <_isatty_r>
 8002406:	b128      	cbz	r0, 8002414 <__smakebuf_r+0x74>
 8002408:	89a3      	ldrh	r3, [r4, #12]
 800240a:	f023 0303 	bic.w	r3, r3, #3
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	81a3      	strh	r3, [r4, #12]
 8002414:	89a0      	ldrh	r0, [r4, #12]
 8002416:	4305      	orrs	r5, r0
 8002418:	81a5      	strh	r5, [r4, #12]
 800241a:	e7cd      	b.n	80023b8 <__smakebuf_r+0x18>
 800241c:	080021ad 	.word	0x080021ad

08002420 <_free_r>:
 8002420:	b538      	push	{r3, r4, r5, lr}
 8002422:	4605      	mov	r5, r0
 8002424:	2900      	cmp	r1, #0
 8002426:	d041      	beq.n	80024ac <_free_r+0x8c>
 8002428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800242c:	1f0c      	subs	r4, r1, #4
 800242e:	2b00      	cmp	r3, #0
 8002430:	bfb8      	it	lt
 8002432:	18e4      	addlt	r4, r4, r3
 8002434:	f000 fc68 	bl	8002d08 <__malloc_lock>
 8002438:	4a1d      	ldr	r2, [pc, #116]	; (80024b0 <_free_r+0x90>)
 800243a:	6813      	ldr	r3, [r2, #0]
 800243c:	b933      	cbnz	r3, 800244c <_free_r+0x2c>
 800243e:	6063      	str	r3, [r4, #4]
 8002440:	6014      	str	r4, [r2, #0]
 8002442:	4628      	mov	r0, r5
 8002444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002448:	f000 bc64 	b.w	8002d14 <__malloc_unlock>
 800244c:	42a3      	cmp	r3, r4
 800244e:	d908      	bls.n	8002462 <_free_r+0x42>
 8002450:	6820      	ldr	r0, [r4, #0]
 8002452:	1821      	adds	r1, r4, r0
 8002454:	428b      	cmp	r3, r1
 8002456:	bf01      	itttt	eq
 8002458:	6819      	ldreq	r1, [r3, #0]
 800245a:	685b      	ldreq	r3, [r3, #4]
 800245c:	1809      	addeq	r1, r1, r0
 800245e:	6021      	streq	r1, [r4, #0]
 8002460:	e7ed      	b.n	800243e <_free_r+0x1e>
 8002462:	461a      	mov	r2, r3
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	b10b      	cbz	r3, 800246c <_free_r+0x4c>
 8002468:	42a3      	cmp	r3, r4
 800246a:	d9fa      	bls.n	8002462 <_free_r+0x42>
 800246c:	6811      	ldr	r1, [r2, #0]
 800246e:	1850      	adds	r0, r2, r1
 8002470:	42a0      	cmp	r0, r4
 8002472:	d10b      	bne.n	800248c <_free_r+0x6c>
 8002474:	6820      	ldr	r0, [r4, #0]
 8002476:	4401      	add	r1, r0
 8002478:	1850      	adds	r0, r2, r1
 800247a:	4283      	cmp	r3, r0
 800247c:	6011      	str	r1, [r2, #0]
 800247e:	d1e0      	bne.n	8002442 <_free_r+0x22>
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	6053      	str	r3, [r2, #4]
 8002486:	4401      	add	r1, r0
 8002488:	6011      	str	r1, [r2, #0]
 800248a:	e7da      	b.n	8002442 <_free_r+0x22>
 800248c:	d902      	bls.n	8002494 <_free_r+0x74>
 800248e:	230c      	movs	r3, #12
 8002490:	602b      	str	r3, [r5, #0]
 8002492:	e7d6      	b.n	8002442 <_free_r+0x22>
 8002494:	6820      	ldr	r0, [r4, #0]
 8002496:	1821      	adds	r1, r4, r0
 8002498:	428b      	cmp	r3, r1
 800249a:	bf04      	itt	eq
 800249c:	6819      	ldreq	r1, [r3, #0]
 800249e:	685b      	ldreq	r3, [r3, #4]
 80024a0:	6063      	str	r3, [r4, #4]
 80024a2:	bf04      	itt	eq
 80024a4:	1809      	addeq	r1, r1, r0
 80024a6:	6021      	streq	r1, [r4, #0]
 80024a8:	6054      	str	r4, [r2, #4]
 80024aa:	e7ca      	b.n	8002442 <_free_r+0x22>
 80024ac:	bd38      	pop	{r3, r4, r5, pc}
 80024ae:	bf00      	nop
 80024b0:	20000158 	.word	0x20000158

080024b4 <sbrk_aligned>:
 80024b4:	b570      	push	{r4, r5, r6, lr}
 80024b6:	4e0e      	ldr	r6, [pc, #56]	; (80024f0 <sbrk_aligned+0x3c>)
 80024b8:	460c      	mov	r4, r1
 80024ba:	6831      	ldr	r1, [r6, #0]
 80024bc:	4605      	mov	r5, r0
 80024be:	b911      	cbnz	r1, 80024c6 <sbrk_aligned+0x12>
 80024c0:	f000 fb78 	bl	8002bb4 <_sbrk_r>
 80024c4:	6030      	str	r0, [r6, #0]
 80024c6:	4621      	mov	r1, r4
 80024c8:	4628      	mov	r0, r5
 80024ca:	f000 fb73 	bl	8002bb4 <_sbrk_r>
 80024ce:	1c43      	adds	r3, r0, #1
 80024d0:	d00a      	beq.n	80024e8 <sbrk_aligned+0x34>
 80024d2:	1cc4      	adds	r4, r0, #3
 80024d4:	f024 0403 	bic.w	r4, r4, #3
 80024d8:	42a0      	cmp	r0, r4
 80024da:	d007      	beq.n	80024ec <sbrk_aligned+0x38>
 80024dc:	1a21      	subs	r1, r4, r0
 80024de:	4628      	mov	r0, r5
 80024e0:	f000 fb68 	bl	8002bb4 <_sbrk_r>
 80024e4:	3001      	adds	r0, #1
 80024e6:	d101      	bne.n	80024ec <sbrk_aligned+0x38>
 80024e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80024ec:	4620      	mov	r0, r4
 80024ee:	bd70      	pop	{r4, r5, r6, pc}
 80024f0:	2000015c 	.word	0x2000015c

080024f4 <_malloc_r>:
 80024f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024f8:	1ccd      	adds	r5, r1, #3
 80024fa:	f025 0503 	bic.w	r5, r5, #3
 80024fe:	3508      	adds	r5, #8
 8002500:	2d0c      	cmp	r5, #12
 8002502:	bf38      	it	cc
 8002504:	250c      	movcc	r5, #12
 8002506:	2d00      	cmp	r5, #0
 8002508:	4607      	mov	r7, r0
 800250a:	db01      	blt.n	8002510 <_malloc_r+0x1c>
 800250c:	42a9      	cmp	r1, r5
 800250e:	d905      	bls.n	800251c <_malloc_r+0x28>
 8002510:	230c      	movs	r3, #12
 8002512:	603b      	str	r3, [r7, #0]
 8002514:	2600      	movs	r6, #0
 8002516:	4630      	mov	r0, r6
 8002518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800251c:	4e2e      	ldr	r6, [pc, #184]	; (80025d8 <_malloc_r+0xe4>)
 800251e:	f000 fbf3 	bl	8002d08 <__malloc_lock>
 8002522:	6833      	ldr	r3, [r6, #0]
 8002524:	461c      	mov	r4, r3
 8002526:	bb34      	cbnz	r4, 8002576 <_malloc_r+0x82>
 8002528:	4629      	mov	r1, r5
 800252a:	4638      	mov	r0, r7
 800252c:	f7ff ffc2 	bl	80024b4 <sbrk_aligned>
 8002530:	1c43      	adds	r3, r0, #1
 8002532:	4604      	mov	r4, r0
 8002534:	d14d      	bne.n	80025d2 <_malloc_r+0xde>
 8002536:	6834      	ldr	r4, [r6, #0]
 8002538:	4626      	mov	r6, r4
 800253a:	2e00      	cmp	r6, #0
 800253c:	d140      	bne.n	80025c0 <_malloc_r+0xcc>
 800253e:	6823      	ldr	r3, [r4, #0]
 8002540:	4631      	mov	r1, r6
 8002542:	4638      	mov	r0, r7
 8002544:	eb04 0803 	add.w	r8, r4, r3
 8002548:	f000 fb34 	bl	8002bb4 <_sbrk_r>
 800254c:	4580      	cmp	r8, r0
 800254e:	d13a      	bne.n	80025c6 <_malloc_r+0xd2>
 8002550:	6821      	ldr	r1, [r4, #0]
 8002552:	3503      	adds	r5, #3
 8002554:	1a6d      	subs	r5, r5, r1
 8002556:	f025 0503 	bic.w	r5, r5, #3
 800255a:	3508      	adds	r5, #8
 800255c:	2d0c      	cmp	r5, #12
 800255e:	bf38      	it	cc
 8002560:	250c      	movcc	r5, #12
 8002562:	4629      	mov	r1, r5
 8002564:	4638      	mov	r0, r7
 8002566:	f7ff ffa5 	bl	80024b4 <sbrk_aligned>
 800256a:	3001      	adds	r0, #1
 800256c:	d02b      	beq.n	80025c6 <_malloc_r+0xd2>
 800256e:	6823      	ldr	r3, [r4, #0]
 8002570:	442b      	add	r3, r5
 8002572:	6023      	str	r3, [r4, #0]
 8002574:	e00e      	b.n	8002594 <_malloc_r+0xa0>
 8002576:	6822      	ldr	r2, [r4, #0]
 8002578:	1b52      	subs	r2, r2, r5
 800257a:	d41e      	bmi.n	80025ba <_malloc_r+0xc6>
 800257c:	2a0b      	cmp	r2, #11
 800257e:	d916      	bls.n	80025ae <_malloc_r+0xba>
 8002580:	1961      	adds	r1, r4, r5
 8002582:	42a3      	cmp	r3, r4
 8002584:	6025      	str	r5, [r4, #0]
 8002586:	bf18      	it	ne
 8002588:	6059      	strne	r1, [r3, #4]
 800258a:	6863      	ldr	r3, [r4, #4]
 800258c:	bf08      	it	eq
 800258e:	6031      	streq	r1, [r6, #0]
 8002590:	5162      	str	r2, [r4, r5]
 8002592:	604b      	str	r3, [r1, #4]
 8002594:	4638      	mov	r0, r7
 8002596:	f104 060b 	add.w	r6, r4, #11
 800259a:	f000 fbbb 	bl	8002d14 <__malloc_unlock>
 800259e:	f026 0607 	bic.w	r6, r6, #7
 80025a2:	1d23      	adds	r3, r4, #4
 80025a4:	1af2      	subs	r2, r6, r3
 80025a6:	d0b6      	beq.n	8002516 <_malloc_r+0x22>
 80025a8:	1b9b      	subs	r3, r3, r6
 80025aa:	50a3      	str	r3, [r4, r2]
 80025ac:	e7b3      	b.n	8002516 <_malloc_r+0x22>
 80025ae:	6862      	ldr	r2, [r4, #4]
 80025b0:	42a3      	cmp	r3, r4
 80025b2:	bf0c      	ite	eq
 80025b4:	6032      	streq	r2, [r6, #0]
 80025b6:	605a      	strne	r2, [r3, #4]
 80025b8:	e7ec      	b.n	8002594 <_malloc_r+0xa0>
 80025ba:	4623      	mov	r3, r4
 80025bc:	6864      	ldr	r4, [r4, #4]
 80025be:	e7b2      	b.n	8002526 <_malloc_r+0x32>
 80025c0:	4634      	mov	r4, r6
 80025c2:	6876      	ldr	r6, [r6, #4]
 80025c4:	e7b9      	b.n	800253a <_malloc_r+0x46>
 80025c6:	230c      	movs	r3, #12
 80025c8:	603b      	str	r3, [r7, #0]
 80025ca:	4638      	mov	r0, r7
 80025cc:	f000 fba2 	bl	8002d14 <__malloc_unlock>
 80025d0:	e7a1      	b.n	8002516 <_malloc_r+0x22>
 80025d2:	6025      	str	r5, [r4, #0]
 80025d4:	e7de      	b.n	8002594 <_malloc_r+0xa0>
 80025d6:	bf00      	nop
 80025d8:	20000158 	.word	0x20000158

080025dc <__sfputc_r>:
 80025dc:	6893      	ldr	r3, [r2, #8]
 80025de:	3b01      	subs	r3, #1
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	b410      	push	{r4}
 80025e4:	6093      	str	r3, [r2, #8]
 80025e6:	da07      	bge.n	80025f8 <__sfputc_r+0x1c>
 80025e8:	6994      	ldr	r4, [r2, #24]
 80025ea:	42a3      	cmp	r3, r4
 80025ec:	db01      	blt.n	80025f2 <__sfputc_r+0x16>
 80025ee:	290a      	cmp	r1, #10
 80025f0:	d102      	bne.n	80025f8 <__sfputc_r+0x1c>
 80025f2:	bc10      	pop	{r4}
 80025f4:	f7ff bc38 	b.w	8001e68 <__swbuf_r>
 80025f8:	6813      	ldr	r3, [r2, #0]
 80025fa:	1c58      	adds	r0, r3, #1
 80025fc:	6010      	str	r0, [r2, #0]
 80025fe:	7019      	strb	r1, [r3, #0]
 8002600:	4608      	mov	r0, r1
 8002602:	bc10      	pop	{r4}
 8002604:	4770      	bx	lr

08002606 <__sfputs_r>:
 8002606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002608:	4606      	mov	r6, r0
 800260a:	460f      	mov	r7, r1
 800260c:	4614      	mov	r4, r2
 800260e:	18d5      	adds	r5, r2, r3
 8002610:	42ac      	cmp	r4, r5
 8002612:	d101      	bne.n	8002618 <__sfputs_r+0x12>
 8002614:	2000      	movs	r0, #0
 8002616:	e007      	b.n	8002628 <__sfputs_r+0x22>
 8002618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800261c:	463a      	mov	r2, r7
 800261e:	4630      	mov	r0, r6
 8002620:	f7ff ffdc 	bl	80025dc <__sfputc_r>
 8002624:	1c43      	adds	r3, r0, #1
 8002626:	d1f3      	bne.n	8002610 <__sfputs_r+0xa>
 8002628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800262c <_vfiprintf_r>:
 800262c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002630:	460d      	mov	r5, r1
 8002632:	b09d      	sub	sp, #116	; 0x74
 8002634:	4614      	mov	r4, r2
 8002636:	4698      	mov	r8, r3
 8002638:	4606      	mov	r6, r0
 800263a:	b118      	cbz	r0, 8002644 <_vfiprintf_r+0x18>
 800263c:	6983      	ldr	r3, [r0, #24]
 800263e:	b90b      	cbnz	r3, 8002644 <_vfiprintf_r+0x18>
 8002640:	f7ff fde8 	bl	8002214 <__sinit>
 8002644:	4b89      	ldr	r3, [pc, #548]	; (800286c <_vfiprintf_r+0x240>)
 8002646:	429d      	cmp	r5, r3
 8002648:	d11b      	bne.n	8002682 <_vfiprintf_r+0x56>
 800264a:	6875      	ldr	r5, [r6, #4]
 800264c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800264e:	07d9      	lsls	r1, r3, #31
 8002650:	d405      	bmi.n	800265e <_vfiprintf_r+0x32>
 8002652:	89ab      	ldrh	r3, [r5, #12]
 8002654:	059a      	lsls	r2, r3, #22
 8002656:	d402      	bmi.n	800265e <_vfiprintf_r+0x32>
 8002658:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800265a:	f7ff fe79 	bl	8002350 <__retarget_lock_acquire_recursive>
 800265e:	89ab      	ldrh	r3, [r5, #12]
 8002660:	071b      	lsls	r3, r3, #28
 8002662:	d501      	bpl.n	8002668 <_vfiprintf_r+0x3c>
 8002664:	692b      	ldr	r3, [r5, #16]
 8002666:	b9eb      	cbnz	r3, 80026a4 <_vfiprintf_r+0x78>
 8002668:	4629      	mov	r1, r5
 800266a:	4630      	mov	r0, r6
 800266c:	f7ff fc4e 	bl	8001f0c <__swsetup_r>
 8002670:	b1c0      	cbz	r0, 80026a4 <_vfiprintf_r+0x78>
 8002672:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002674:	07dc      	lsls	r4, r3, #31
 8002676:	d50e      	bpl.n	8002696 <_vfiprintf_r+0x6a>
 8002678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800267c:	b01d      	add	sp, #116	; 0x74
 800267e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002682:	4b7b      	ldr	r3, [pc, #492]	; (8002870 <_vfiprintf_r+0x244>)
 8002684:	429d      	cmp	r5, r3
 8002686:	d101      	bne.n	800268c <_vfiprintf_r+0x60>
 8002688:	68b5      	ldr	r5, [r6, #8]
 800268a:	e7df      	b.n	800264c <_vfiprintf_r+0x20>
 800268c:	4b79      	ldr	r3, [pc, #484]	; (8002874 <_vfiprintf_r+0x248>)
 800268e:	429d      	cmp	r5, r3
 8002690:	bf08      	it	eq
 8002692:	68f5      	ldreq	r5, [r6, #12]
 8002694:	e7da      	b.n	800264c <_vfiprintf_r+0x20>
 8002696:	89ab      	ldrh	r3, [r5, #12]
 8002698:	0598      	lsls	r0, r3, #22
 800269a:	d4ed      	bmi.n	8002678 <_vfiprintf_r+0x4c>
 800269c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800269e:	f7ff fe58 	bl	8002352 <__retarget_lock_release_recursive>
 80026a2:	e7e9      	b.n	8002678 <_vfiprintf_r+0x4c>
 80026a4:	2300      	movs	r3, #0
 80026a6:	9309      	str	r3, [sp, #36]	; 0x24
 80026a8:	2320      	movs	r3, #32
 80026aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80026ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80026b2:	2330      	movs	r3, #48	; 0x30
 80026b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002878 <_vfiprintf_r+0x24c>
 80026b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80026bc:	f04f 0901 	mov.w	r9, #1
 80026c0:	4623      	mov	r3, r4
 80026c2:	469a      	mov	sl, r3
 80026c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80026c8:	b10a      	cbz	r2, 80026ce <_vfiprintf_r+0xa2>
 80026ca:	2a25      	cmp	r2, #37	; 0x25
 80026cc:	d1f9      	bne.n	80026c2 <_vfiprintf_r+0x96>
 80026ce:	ebba 0b04 	subs.w	fp, sl, r4
 80026d2:	d00b      	beq.n	80026ec <_vfiprintf_r+0xc0>
 80026d4:	465b      	mov	r3, fp
 80026d6:	4622      	mov	r2, r4
 80026d8:	4629      	mov	r1, r5
 80026da:	4630      	mov	r0, r6
 80026dc:	f7ff ff93 	bl	8002606 <__sfputs_r>
 80026e0:	3001      	adds	r0, #1
 80026e2:	f000 80aa 	beq.w	800283a <_vfiprintf_r+0x20e>
 80026e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80026e8:	445a      	add	r2, fp
 80026ea:	9209      	str	r2, [sp, #36]	; 0x24
 80026ec:	f89a 3000 	ldrb.w	r3, [sl]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 80a2 	beq.w	800283a <_vfiprintf_r+0x20e>
 80026f6:	2300      	movs	r3, #0
 80026f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002700:	f10a 0a01 	add.w	sl, sl, #1
 8002704:	9304      	str	r3, [sp, #16]
 8002706:	9307      	str	r3, [sp, #28]
 8002708:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800270c:	931a      	str	r3, [sp, #104]	; 0x68
 800270e:	4654      	mov	r4, sl
 8002710:	2205      	movs	r2, #5
 8002712:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002716:	4858      	ldr	r0, [pc, #352]	; (8002878 <_vfiprintf_r+0x24c>)
 8002718:	f7fd fd82 	bl	8000220 <memchr>
 800271c:	9a04      	ldr	r2, [sp, #16]
 800271e:	b9d8      	cbnz	r0, 8002758 <_vfiprintf_r+0x12c>
 8002720:	06d1      	lsls	r1, r2, #27
 8002722:	bf44      	itt	mi
 8002724:	2320      	movmi	r3, #32
 8002726:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800272a:	0713      	lsls	r3, r2, #28
 800272c:	bf44      	itt	mi
 800272e:	232b      	movmi	r3, #43	; 0x2b
 8002730:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002734:	f89a 3000 	ldrb.w	r3, [sl]
 8002738:	2b2a      	cmp	r3, #42	; 0x2a
 800273a:	d015      	beq.n	8002768 <_vfiprintf_r+0x13c>
 800273c:	9a07      	ldr	r2, [sp, #28]
 800273e:	4654      	mov	r4, sl
 8002740:	2000      	movs	r0, #0
 8002742:	f04f 0c0a 	mov.w	ip, #10
 8002746:	4621      	mov	r1, r4
 8002748:	f811 3b01 	ldrb.w	r3, [r1], #1
 800274c:	3b30      	subs	r3, #48	; 0x30
 800274e:	2b09      	cmp	r3, #9
 8002750:	d94e      	bls.n	80027f0 <_vfiprintf_r+0x1c4>
 8002752:	b1b0      	cbz	r0, 8002782 <_vfiprintf_r+0x156>
 8002754:	9207      	str	r2, [sp, #28]
 8002756:	e014      	b.n	8002782 <_vfiprintf_r+0x156>
 8002758:	eba0 0308 	sub.w	r3, r0, r8
 800275c:	fa09 f303 	lsl.w	r3, r9, r3
 8002760:	4313      	orrs	r3, r2
 8002762:	9304      	str	r3, [sp, #16]
 8002764:	46a2      	mov	sl, r4
 8002766:	e7d2      	b.n	800270e <_vfiprintf_r+0xe2>
 8002768:	9b03      	ldr	r3, [sp, #12]
 800276a:	1d19      	adds	r1, r3, #4
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	9103      	str	r1, [sp, #12]
 8002770:	2b00      	cmp	r3, #0
 8002772:	bfbb      	ittet	lt
 8002774:	425b      	neglt	r3, r3
 8002776:	f042 0202 	orrlt.w	r2, r2, #2
 800277a:	9307      	strge	r3, [sp, #28]
 800277c:	9307      	strlt	r3, [sp, #28]
 800277e:	bfb8      	it	lt
 8002780:	9204      	strlt	r2, [sp, #16]
 8002782:	7823      	ldrb	r3, [r4, #0]
 8002784:	2b2e      	cmp	r3, #46	; 0x2e
 8002786:	d10c      	bne.n	80027a2 <_vfiprintf_r+0x176>
 8002788:	7863      	ldrb	r3, [r4, #1]
 800278a:	2b2a      	cmp	r3, #42	; 0x2a
 800278c:	d135      	bne.n	80027fa <_vfiprintf_r+0x1ce>
 800278e:	9b03      	ldr	r3, [sp, #12]
 8002790:	1d1a      	adds	r2, r3, #4
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	9203      	str	r2, [sp, #12]
 8002796:	2b00      	cmp	r3, #0
 8002798:	bfb8      	it	lt
 800279a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800279e:	3402      	adds	r4, #2
 80027a0:	9305      	str	r3, [sp, #20]
 80027a2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800287c <_vfiprintf_r+0x250>
 80027a6:	7821      	ldrb	r1, [r4, #0]
 80027a8:	2203      	movs	r2, #3
 80027aa:	4650      	mov	r0, sl
 80027ac:	f7fd fd38 	bl	8000220 <memchr>
 80027b0:	b140      	cbz	r0, 80027c4 <_vfiprintf_r+0x198>
 80027b2:	2340      	movs	r3, #64	; 0x40
 80027b4:	eba0 000a 	sub.w	r0, r0, sl
 80027b8:	fa03 f000 	lsl.w	r0, r3, r0
 80027bc:	9b04      	ldr	r3, [sp, #16]
 80027be:	4303      	orrs	r3, r0
 80027c0:	3401      	adds	r4, #1
 80027c2:	9304      	str	r3, [sp, #16]
 80027c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027c8:	482d      	ldr	r0, [pc, #180]	; (8002880 <_vfiprintf_r+0x254>)
 80027ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80027ce:	2206      	movs	r2, #6
 80027d0:	f7fd fd26 	bl	8000220 <memchr>
 80027d4:	2800      	cmp	r0, #0
 80027d6:	d03f      	beq.n	8002858 <_vfiprintf_r+0x22c>
 80027d8:	4b2a      	ldr	r3, [pc, #168]	; (8002884 <_vfiprintf_r+0x258>)
 80027da:	bb1b      	cbnz	r3, 8002824 <_vfiprintf_r+0x1f8>
 80027dc:	9b03      	ldr	r3, [sp, #12]
 80027de:	3307      	adds	r3, #7
 80027e0:	f023 0307 	bic.w	r3, r3, #7
 80027e4:	3308      	adds	r3, #8
 80027e6:	9303      	str	r3, [sp, #12]
 80027e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027ea:	443b      	add	r3, r7
 80027ec:	9309      	str	r3, [sp, #36]	; 0x24
 80027ee:	e767      	b.n	80026c0 <_vfiprintf_r+0x94>
 80027f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80027f4:	460c      	mov	r4, r1
 80027f6:	2001      	movs	r0, #1
 80027f8:	e7a5      	b.n	8002746 <_vfiprintf_r+0x11a>
 80027fa:	2300      	movs	r3, #0
 80027fc:	3401      	adds	r4, #1
 80027fe:	9305      	str	r3, [sp, #20]
 8002800:	4619      	mov	r1, r3
 8002802:	f04f 0c0a 	mov.w	ip, #10
 8002806:	4620      	mov	r0, r4
 8002808:	f810 2b01 	ldrb.w	r2, [r0], #1
 800280c:	3a30      	subs	r2, #48	; 0x30
 800280e:	2a09      	cmp	r2, #9
 8002810:	d903      	bls.n	800281a <_vfiprintf_r+0x1ee>
 8002812:	2b00      	cmp	r3, #0
 8002814:	d0c5      	beq.n	80027a2 <_vfiprintf_r+0x176>
 8002816:	9105      	str	r1, [sp, #20]
 8002818:	e7c3      	b.n	80027a2 <_vfiprintf_r+0x176>
 800281a:	fb0c 2101 	mla	r1, ip, r1, r2
 800281e:	4604      	mov	r4, r0
 8002820:	2301      	movs	r3, #1
 8002822:	e7f0      	b.n	8002806 <_vfiprintf_r+0x1da>
 8002824:	ab03      	add	r3, sp, #12
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	462a      	mov	r2, r5
 800282a:	4b17      	ldr	r3, [pc, #92]	; (8002888 <_vfiprintf_r+0x25c>)
 800282c:	a904      	add	r1, sp, #16
 800282e:	4630      	mov	r0, r6
 8002830:	f3af 8000 	nop.w
 8002834:	4607      	mov	r7, r0
 8002836:	1c78      	adds	r0, r7, #1
 8002838:	d1d6      	bne.n	80027e8 <_vfiprintf_r+0x1bc>
 800283a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800283c:	07d9      	lsls	r1, r3, #31
 800283e:	d405      	bmi.n	800284c <_vfiprintf_r+0x220>
 8002840:	89ab      	ldrh	r3, [r5, #12]
 8002842:	059a      	lsls	r2, r3, #22
 8002844:	d402      	bmi.n	800284c <_vfiprintf_r+0x220>
 8002846:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002848:	f7ff fd83 	bl	8002352 <__retarget_lock_release_recursive>
 800284c:	89ab      	ldrh	r3, [r5, #12]
 800284e:	065b      	lsls	r3, r3, #25
 8002850:	f53f af12 	bmi.w	8002678 <_vfiprintf_r+0x4c>
 8002854:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002856:	e711      	b.n	800267c <_vfiprintf_r+0x50>
 8002858:	ab03      	add	r3, sp, #12
 800285a:	9300      	str	r3, [sp, #0]
 800285c:	462a      	mov	r2, r5
 800285e:	4b0a      	ldr	r3, [pc, #40]	; (8002888 <_vfiprintf_r+0x25c>)
 8002860:	a904      	add	r1, sp, #16
 8002862:	4630      	mov	r0, r6
 8002864:	f000 f880 	bl	8002968 <_printf_i>
 8002868:	e7e4      	b.n	8002834 <_vfiprintf_r+0x208>
 800286a:	bf00      	nop
 800286c:	08002e58 	.word	0x08002e58
 8002870:	08002e78 	.word	0x08002e78
 8002874:	08002e38 	.word	0x08002e38
 8002878:	08002e98 	.word	0x08002e98
 800287c:	08002e9e 	.word	0x08002e9e
 8002880:	08002ea2 	.word	0x08002ea2
 8002884:	00000000 	.word	0x00000000
 8002888:	08002607 	.word	0x08002607

0800288c <_printf_common>:
 800288c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002890:	4616      	mov	r6, r2
 8002892:	4699      	mov	r9, r3
 8002894:	688a      	ldr	r2, [r1, #8]
 8002896:	690b      	ldr	r3, [r1, #16]
 8002898:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800289c:	4293      	cmp	r3, r2
 800289e:	bfb8      	it	lt
 80028a0:	4613      	movlt	r3, r2
 80028a2:	6033      	str	r3, [r6, #0]
 80028a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80028a8:	4607      	mov	r7, r0
 80028aa:	460c      	mov	r4, r1
 80028ac:	b10a      	cbz	r2, 80028b2 <_printf_common+0x26>
 80028ae:	3301      	adds	r3, #1
 80028b0:	6033      	str	r3, [r6, #0]
 80028b2:	6823      	ldr	r3, [r4, #0]
 80028b4:	0699      	lsls	r1, r3, #26
 80028b6:	bf42      	ittt	mi
 80028b8:	6833      	ldrmi	r3, [r6, #0]
 80028ba:	3302      	addmi	r3, #2
 80028bc:	6033      	strmi	r3, [r6, #0]
 80028be:	6825      	ldr	r5, [r4, #0]
 80028c0:	f015 0506 	ands.w	r5, r5, #6
 80028c4:	d106      	bne.n	80028d4 <_printf_common+0x48>
 80028c6:	f104 0a19 	add.w	sl, r4, #25
 80028ca:	68e3      	ldr	r3, [r4, #12]
 80028cc:	6832      	ldr	r2, [r6, #0]
 80028ce:	1a9b      	subs	r3, r3, r2
 80028d0:	42ab      	cmp	r3, r5
 80028d2:	dc26      	bgt.n	8002922 <_printf_common+0x96>
 80028d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80028d8:	1e13      	subs	r3, r2, #0
 80028da:	6822      	ldr	r2, [r4, #0]
 80028dc:	bf18      	it	ne
 80028de:	2301      	movne	r3, #1
 80028e0:	0692      	lsls	r2, r2, #26
 80028e2:	d42b      	bmi.n	800293c <_printf_common+0xb0>
 80028e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80028e8:	4649      	mov	r1, r9
 80028ea:	4638      	mov	r0, r7
 80028ec:	47c0      	blx	r8
 80028ee:	3001      	adds	r0, #1
 80028f0:	d01e      	beq.n	8002930 <_printf_common+0xa4>
 80028f2:	6823      	ldr	r3, [r4, #0]
 80028f4:	68e5      	ldr	r5, [r4, #12]
 80028f6:	6832      	ldr	r2, [r6, #0]
 80028f8:	f003 0306 	and.w	r3, r3, #6
 80028fc:	2b04      	cmp	r3, #4
 80028fe:	bf08      	it	eq
 8002900:	1aad      	subeq	r5, r5, r2
 8002902:	68a3      	ldr	r3, [r4, #8]
 8002904:	6922      	ldr	r2, [r4, #16]
 8002906:	bf0c      	ite	eq
 8002908:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800290c:	2500      	movne	r5, #0
 800290e:	4293      	cmp	r3, r2
 8002910:	bfc4      	itt	gt
 8002912:	1a9b      	subgt	r3, r3, r2
 8002914:	18ed      	addgt	r5, r5, r3
 8002916:	2600      	movs	r6, #0
 8002918:	341a      	adds	r4, #26
 800291a:	42b5      	cmp	r5, r6
 800291c:	d11a      	bne.n	8002954 <_printf_common+0xc8>
 800291e:	2000      	movs	r0, #0
 8002920:	e008      	b.n	8002934 <_printf_common+0xa8>
 8002922:	2301      	movs	r3, #1
 8002924:	4652      	mov	r2, sl
 8002926:	4649      	mov	r1, r9
 8002928:	4638      	mov	r0, r7
 800292a:	47c0      	blx	r8
 800292c:	3001      	adds	r0, #1
 800292e:	d103      	bne.n	8002938 <_printf_common+0xac>
 8002930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002938:	3501      	adds	r5, #1
 800293a:	e7c6      	b.n	80028ca <_printf_common+0x3e>
 800293c:	18e1      	adds	r1, r4, r3
 800293e:	1c5a      	adds	r2, r3, #1
 8002940:	2030      	movs	r0, #48	; 0x30
 8002942:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002946:	4422      	add	r2, r4
 8002948:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800294c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002950:	3302      	adds	r3, #2
 8002952:	e7c7      	b.n	80028e4 <_printf_common+0x58>
 8002954:	2301      	movs	r3, #1
 8002956:	4622      	mov	r2, r4
 8002958:	4649      	mov	r1, r9
 800295a:	4638      	mov	r0, r7
 800295c:	47c0      	blx	r8
 800295e:	3001      	adds	r0, #1
 8002960:	d0e6      	beq.n	8002930 <_printf_common+0xa4>
 8002962:	3601      	adds	r6, #1
 8002964:	e7d9      	b.n	800291a <_printf_common+0x8e>
	...

08002968 <_printf_i>:
 8002968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800296c:	7e0f      	ldrb	r7, [r1, #24]
 800296e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002970:	2f78      	cmp	r7, #120	; 0x78
 8002972:	4691      	mov	r9, r2
 8002974:	4680      	mov	r8, r0
 8002976:	460c      	mov	r4, r1
 8002978:	469a      	mov	sl, r3
 800297a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800297e:	d807      	bhi.n	8002990 <_printf_i+0x28>
 8002980:	2f62      	cmp	r7, #98	; 0x62
 8002982:	d80a      	bhi.n	800299a <_printf_i+0x32>
 8002984:	2f00      	cmp	r7, #0
 8002986:	f000 80d8 	beq.w	8002b3a <_printf_i+0x1d2>
 800298a:	2f58      	cmp	r7, #88	; 0x58
 800298c:	f000 80a3 	beq.w	8002ad6 <_printf_i+0x16e>
 8002990:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002994:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002998:	e03a      	b.n	8002a10 <_printf_i+0xa8>
 800299a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800299e:	2b15      	cmp	r3, #21
 80029a0:	d8f6      	bhi.n	8002990 <_printf_i+0x28>
 80029a2:	a101      	add	r1, pc, #4	; (adr r1, 80029a8 <_printf_i+0x40>)
 80029a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80029a8:	08002a01 	.word	0x08002a01
 80029ac:	08002a15 	.word	0x08002a15
 80029b0:	08002991 	.word	0x08002991
 80029b4:	08002991 	.word	0x08002991
 80029b8:	08002991 	.word	0x08002991
 80029bc:	08002991 	.word	0x08002991
 80029c0:	08002a15 	.word	0x08002a15
 80029c4:	08002991 	.word	0x08002991
 80029c8:	08002991 	.word	0x08002991
 80029cc:	08002991 	.word	0x08002991
 80029d0:	08002991 	.word	0x08002991
 80029d4:	08002b21 	.word	0x08002b21
 80029d8:	08002a45 	.word	0x08002a45
 80029dc:	08002b03 	.word	0x08002b03
 80029e0:	08002991 	.word	0x08002991
 80029e4:	08002991 	.word	0x08002991
 80029e8:	08002b43 	.word	0x08002b43
 80029ec:	08002991 	.word	0x08002991
 80029f0:	08002a45 	.word	0x08002a45
 80029f4:	08002991 	.word	0x08002991
 80029f8:	08002991 	.word	0x08002991
 80029fc:	08002b0b 	.word	0x08002b0b
 8002a00:	682b      	ldr	r3, [r5, #0]
 8002a02:	1d1a      	adds	r2, r3, #4
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	602a      	str	r2, [r5, #0]
 8002a08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002a10:	2301      	movs	r3, #1
 8002a12:	e0a3      	b.n	8002b5c <_printf_i+0x1f4>
 8002a14:	6820      	ldr	r0, [r4, #0]
 8002a16:	6829      	ldr	r1, [r5, #0]
 8002a18:	0606      	lsls	r6, r0, #24
 8002a1a:	f101 0304 	add.w	r3, r1, #4
 8002a1e:	d50a      	bpl.n	8002a36 <_printf_i+0xce>
 8002a20:	680e      	ldr	r6, [r1, #0]
 8002a22:	602b      	str	r3, [r5, #0]
 8002a24:	2e00      	cmp	r6, #0
 8002a26:	da03      	bge.n	8002a30 <_printf_i+0xc8>
 8002a28:	232d      	movs	r3, #45	; 0x2d
 8002a2a:	4276      	negs	r6, r6
 8002a2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a30:	485e      	ldr	r0, [pc, #376]	; (8002bac <_printf_i+0x244>)
 8002a32:	230a      	movs	r3, #10
 8002a34:	e019      	b.n	8002a6a <_printf_i+0x102>
 8002a36:	680e      	ldr	r6, [r1, #0]
 8002a38:	602b      	str	r3, [r5, #0]
 8002a3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a3e:	bf18      	it	ne
 8002a40:	b236      	sxthne	r6, r6
 8002a42:	e7ef      	b.n	8002a24 <_printf_i+0xbc>
 8002a44:	682b      	ldr	r3, [r5, #0]
 8002a46:	6820      	ldr	r0, [r4, #0]
 8002a48:	1d19      	adds	r1, r3, #4
 8002a4a:	6029      	str	r1, [r5, #0]
 8002a4c:	0601      	lsls	r1, r0, #24
 8002a4e:	d501      	bpl.n	8002a54 <_printf_i+0xec>
 8002a50:	681e      	ldr	r6, [r3, #0]
 8002a52:	e002      	b.n	8002a5a <_printf_i+0xf2>
 8002a54:	0646      	lsls	r6, r0, #25
 8002a56:	d5fb      	bpl.n	8002a50 <_printf_i+0xe8>
 8002a58:	881e      	ldrh	r6, [r3, #0]
 8002a5a:	4854      	ldr	r0, [pc, #336]	; (8002bac <_printf_i+0x244>)
 8002a5c:	2f6f      	cmp	r7, #111	; 0x6f
 8002a5e:	bf0c      	ite	eq
 8002a60:	2308      	moveq	r3, #8
 8002a62:	230a      	movne	r3, #10
 8002a64:	2100      	movs	r1, #0
 8002a66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002a6a:	6865      	ldr	r5, [r4, #4]
 8002a6c:	60a5      	str	r5, [r4, #8]
 8002a6e:	2d00      	cmp	r5, #0
 8002a70:	bfa2      	ittt	ge
 8002a72:	6821      	ldrge	r1, [r4, #0]
 8002a74:	f021 0104 	bicge.w	r1, r1, #4
 8002a78:	6021      	strge	r1, [r4, #0]
 8002a7a:	b90e      	cbnz	r6, 8002a80 <_printf_i+0x118>
 8002a7c:	2d00      	cmp	r5, #0
 8002a7e:	d04d      	beq.n	8002b1c <_printf_i+0x1b4>
 8002a80:	4615      	mov	r5, r2
 8002a82:	fbb6 f1f3 	udiv	r1, r6, r3
 8002a86:	fb03 6711 	mls	r7, r3, r1, r6
 8002a8a:	5dc7      	ldrb	r7, [r0, r7]
 8002a8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002a90:	4637      	mov	r7, r6
 8002a92:	42bb      	cmp	r3, r7
 8002a94:	460e      	mov	r6, r1
 8002a96:	d9f4      	bls.n	8002a82 <_printf_i+0x11a>
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d10b      	bne.n	8002ab4 <_printf_i+0x14c>
 8002a9c:	6823      	ldr	r3, [r4, #0]
 8002a9e:	07de      	lsls	r6, r3, #31
 8002aa0:	d508      	bpl.n	8002ab4 <_printf_i+0x14c>
 8002aa2:	6923      	ldr	r3, [r4, #16]
 8002aa4:	6861      	ldr	r1, [r4, #4]
 8002aa6:	4299      	cmp	r1, r3
 8002aa8:	bfde      	ittt	le
 8002aaa:	2330      	movle	r3, #48	; 0x30
 8002aac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ab0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002ab4:	1b52      	subs	r2, r2, r5
 8002ab6:	6122      	str	r2, [r4, #16]
 8002ab8:	f8cd a000 	str.w	sl, [sp]
 8002abc:	464b      	mov	r3, r9
 8002abe:	aa03      	add	r2, sp, #12
 8002ac0:	4621      	mov	r1, r4
 8002ac2:	4640      	mov	r0, r8
 8002ac4:	f7ff fee2 	bl	800288c <_printf_common>
 8002ac8:	3001      	adds	r0, #1
 8002aca:	d14c      	bne.n	8002b66 <_printf_i+0x1fe>
 8002acc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ad0:	b004      	add	sp, #16
 8002ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ad6:	4835      	ldr	r0, [pc, #212]	; (8002bac <_printf_i+0x244>)
 8002ad8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002adc:	6829      	ldr	r1, [r5, #0]
 8002ade:	6823      	ldr	r3, [r4, #0]
 8002ae0:	f851 6b04 	ldr.w	r6, [r1], #4
 8002ae4:	6029      	str	r1, [r5, #0]
 8002ae6:	061d      	lsls	r5, r3, #24
 8002ae8:	d514      	bpl.n	8002b14 <_printf_i+0x1ac>
 8002aea:	07df      	lsls	r7, r3, #31
 8002aec:	bf44      	itt	mi
 8002aee:	f043 0320 	orrmi.w	r3, r3, #32
 8002af2:	6023      	strmi	r3, [r4, #0]
 8002af4:	b91e      	cbnz	r6, 8002afe <_printf_i+0x196>
 8002af6:	6823      	ldr	r3, [r4, #0]
 8002af8:	f023 0320 	bic.w	r3, r3, #32
 8002afc:	6023      	str	r3, [r4, #0]
 8002afe:	2310      	movs	r3, #16
 8002b00:	e7b0      	b.n	8002a64 <_printf_i+0xfc>
 8002b02:	6823      	ldr	r3, [r4, #0]
 8002b04:	f043 0320 	orr.w	r3, r3, #32
 8002b08:	6023      	str	r3, [r4, #0]
 8002b0a:	2378      	movs	r3, #120	; 0x78
 8002b0c:	4828      	ldr	r0, [pc, #160]	; (8002bb0 <_printf_i+0x248>)
 8002b0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002b12:	e7e3      	b.n	8002adc <_printf_i+0x174>
 8002b14:	0659      	lsls	r1, r3, #25
 8002b16:	bf48      	it	mi
 8002b18:	b2b6      	uxthmi	r6, r6
 8002b1a:	e7e6      	b.n	8002aea <_printf_i+0x182>
 8002b1c:	4615      	mov	r5, r2
 8002b1e:	e7bb      	b.n	8002a98 <_printf_i+0x130>
 8002b20:	682b      	ldr	r3, [r5, #0]
 8002b22:	6826      	ldr	r6, [r4, #0]
 8002b24:	6961      	ldr	r1, [r4, #20]
 8002b26:	1d18      	adds	r0, r3, #4
 8002b28:	6028      	str	r0, [r5, #0]
 8002b2a:	0635      	lsls	r5, r6, #24
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	d501      	bpl.n	8002b34 <_printf_i+0x1cc>
 8002b30:	6019      	str	r1, [r3, #0]
 8002b32:	e002      	b.n	8002b3a <_printf_i+0x1d2>
 8002b34:	0670      	lsls	r0, r6, #25
 8002b36:	d5fb      	bpl.n	8002b30 <_printf_i+0x1c8>
 8002b38:	8019      	strh	r1, [r3, #0]
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	6123      	str	r3, [r4, #16]
 8002b3e:	4615      	mov	r5, r2
 8002b40:	e7ba      	b.n	8002ab8 <_printf_i+0x150>
 8002b42:	682b      	ldr	r3, [r5, #0]
 8002b44:	1d1a      	adds	r2, r3, #4
 8002b46:	602a      	str	r2, [r5, #0]
 8002b48:	681d      	ldr	r5, [r3, #0]
 8002b4a:	6862      	ldr	r2, [r4, #4]
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	4628      	mov	r0, r5
 8002b50:	f7fd fb66 	bl	8000220 <memchr>
 8002b54:	b108      	cbz	r0, 8002b5a <_printf_i+0x1f2>
 8002b56:	1b40      	subs	r0, r0, r5
 8002b58:	6060      	str	r0, [r4, #4]
 8002b5a:	6863      	ldr	r3, [r4, #4]
 8002b5c:	6123      	str	r3, [r4, #16]
 8002b5e:	2300      	movs	r3, #0
 8002b60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b64:	e7a8      	b.n	8002ab8 <_printf_i+0x150>
 8002b66:	6923      	ldr	r3, [r4, #16]
 8002b68:	462a      	mov	r2, r5
 8002b6a:	4649      	mov	r1, r9
 8002b6c:	4640      	mov	r0, r8
 8002b6e:	47d0      	blx	sl
 8002b70:	3001      	adds	r0, #1
 8002b72:	d0ab      	beq.n	8002acc <_printf_i+0x164>
 8002b74:	6823      	ldr	r3, [r4, #0]
 8002b76:	079b      	lsls	r3, r3, #30
 8002b78:	d413      	bmi.n	8002ba2 <_printf_i+0x23a>
 8002b7a:	68e0      	ldr	r0, [r4, #12]
 8002b7c:	9b03      	ldr	r3, [sp, #12]
 8002b7e:	4298      	cmp	r0, r3
 8002b80:	bfb8      	it	lt
 8002b82:	4618      	movlt	r0, r3
 8002b84:	e7a4      	b.n	8002ad0 <_printf_i+0x168>
 8002b86:	2301      	movs	r3, #1
 8002b88:	4632      	mov	r2, r6
 8002b8a:	4649      	mov	r1, r9
 8002b8c:	4640      	mov	r0, r8
 8002b8e:	47d0      	blx	sl
 8002b90:	3001      	adds	r0, #1
 8002b92:	d09b      	beq.n	8002acc <_printf_i+0x164>
 8002b94:	3501      	adds	r5, #1
 8002b96:	68e3      	ldr	r3, [r4, #12]
 8002b98:	9903      	ldr	r1, [sp, #12]
 8002b9a:	1a5b      	subs	r3, r3, r1
 8002b9c:	42ab      	cmp	r3, r5
 8002b9e:	dcf2      	bgt.n	8002b86 <_printf_i+0x21e>
 8002ba0:	e7eb      	b.n	8002b7a <_printf_i+0x212>
 8002ba2:	2500      	movs	r5, #0
 8002ba4:	f104 0619 	add.w	r6, r4, #25
 8002ba8:	e7f5      	b.n	8002b96 <_printf_i+0x22e>
 8002baa:	bf00      	nop
 8002bac:	08002ea9 	.word	0x08002ea9
 8002bb0:	08002eba 	.word	0x08002eba

08002bb4 <_sbrk_r>:
 8002bb4:	b538      	push	{r3, r4, r5, lr}
 8002bb6:	4d06      	ldr	r5, [pc, #24]	; (8002bd0 <_sbrk_r+0x1c>)
 8002bb8:	2300      	movs	r3, #0
 8002bba:	4604      	mov	r4, r0
 8002bbc:	4608      	mov	r0, r1
 8002bbe:	602b      	str	r3, [r5, #0]
 8002bc0:	f7ff f832 	bl	8001c28 <_sbrk>
 8002bc4:	1c43      	adds	r3, r0, #1
 8002bc6:	d102      	bne.n	8002bce <_sbrk_r+0x1a>
 8002bc8:	682b      	ldr	r3, [r5, #0]
 8002bca:	b103      	cbz	r3, 8002bce <_sbrk_r+0x1a>
 8002bcc:	6023      	str	r3, [r4, #0]
 8002bce:	bd38      	pop	{r3, r4, r5, pc}
 8002bd0:	20000160 	.word	0x20000160

08002bd4 <__sread>:
 8002bd4:	b510      	push	{r4, lr}
 8002bd6:	460c      	mov	r4, r1
 8002bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bdc:	f000 f8a0 	bl	8002d20 <_read_r>
 8002be0:	2800      	cmp	r0, #0
 8002be2:	bfab      	itete	ge
 8002be4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002be6:	89a3      	ldrhlt	r3, [r4, #12]
 8002be8:	181b      	addge	r3, r3, r0
 8002bea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002bee:	bfac      	ite	ge
 8002bf0:	6563      	strge	r3, [r4, #84]	; 0x54
 8002bf2:	81a3      	strhlt	r3, [r4, #12]
 8002bf4:	bd10      	pop	{r4, pc}

08002bf6 <__swrite>:
 8002bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bfa:	461f      	mov	r7, r3
 8002bfc:	898b      	ldrh	r3, [r1, #12]
 8002bfe:	05db      	lsls	r3, r3, #23
 8002c00:	4605      	mov	r5, r0
 8002c02:	460c      	mov	r4, r1
 8002c04:	4616      	mov	r6, r2
 8002c06:	d505      	bpl.n	8002c14 <__swrite+0x1e>
 8002c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f000 f868 	bl	8002ce4 <_lseek_r>
 8002c14:	89a3      	ldrh	r3, [r4, #12]
 8002c16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c1e:	81a3      	strh	r3, [r4, #12]
 8002c20:	4632      	mov	r2, r6
 8002c22:	463b      	mov	r3, r7
 8002c24:	4628      	mov	r0, r5
 8002c26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c2a:	f000 b817 	b.w	8002c5c <_write_r>

08002c2e <__sseek>:
 8002c2e:	b510      	push	{r4, lr}
 8002c30:	460c      	mov	r4, r1
 8002c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c36:	f000 f855 	bl	8002ce4 <_lseek_r>
 8002c3a:	1c43      	adds	r3, r0, #1
 8002c3c:	89a3      	ldrh	r3, [r4, #12]
 8002c3e:	bf15      	itete	ne
 8002c40:	6560      	strne	r0, [r4, #84]	; 0x54
 8002c42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002c46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002c4a:	81a3      	strheq	r3, [r4, #12]
 8002c4c:	bf18      	it	ne
 8002c4e:	81a3      	strhne	r3, [r4, #12]
 8002c50:	bd10      	pop	{r4, pc}

08002c52 <__sclose>:
 8002c52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c56:	f000 b813 	b.w	8002c80 <_close_r>
	...

08002c5c <_write_r>:
 8002c5c:	b538      	push	{r3, r4, r5, lr}
 8002c5e:	4d07      	ldr	r5, [pc, #28]	; (8002c7c <_write_r+0x20>)
 8002c60:	4604      	mov	r4, r0
 8002c62:	4608      	mov	r0, r1
 8002c64:	4611      	mov	r1, r2
 8002c66:	2200      	movs	r2, #0
 8002c68:	602a      	str	r2, [r5, #0]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	f7fe ff8f 	bl	8001b8e <_write>
 8002c70:	1c43      	adds	r3, r0, #1
 8002c72:	d102      	bne.n	8002c7a <_write_r+0x1e>
 8002c74:	682b      	ldr	r3, [r5, #0]
 8002c76:	b103      	cbz	r3, 8002c7a <_write_r+0x1e>
 8002c78:	6023      	str	r3, [r4, #0]
 8002c7a:	bd38      	pop	{r3, r4, r5, pc}
 8002c7c:	20000160 	.word	0x20000160

08002c80 <_close_r>:
 8002c80:	b538      	push	{r3, r4, r5, lr}
 8002c82:	4d06      	ldr	r5, [pc, #24]	; (8002c9c <_close_r+0x1c>)
 8002c84:	2300      	movs	r3, #0
 8002c86:	4604      	mov	r4, r0
 8002c88:	4608      	mov	r0, r1
 8002c8a:	602b      	str	r3, [r5, #0]
 8002c8c:	f7fe ff9b 	bl	8001bc6 <_close>
 8002c90:	1c43      	adds	r3, r0, #1
 8002c92:	d102      	bne.n	8002c9a <_close_r+0x1a>
 8002c94:	682b      	ldr	r3, [r5, #0]
 8002c96:	b103      	cbz	r3, 8002c9a <_close_r+0x1a>
 8002c98:	6023      	str	r3, [r4, #0]
 8002c9a:	bd38      	pop	{r3, r4, r5, pc}
 8002c9c:	20000160 	.word	0x20000160

08002ca0 <_fstat_r>:
 8002ca0:	b538      	push	{r3, r4, r5, lr}
 8002ca2:	4d07      	ldr	r5, [pc, #28]	; (8002cc0 <_fstat_r+0x20>)
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	4604      	mov	r4, r0
 8002ca8:	4608      	mov	r0, r1
 8002caa:	4611      	mov	r1, r2
 8002cac:	602b      	str	r3, [r5, #0]
 8002cae:	f7fe ff95 	bl	8001bdc <_fstat>
 8002cb2:	1c43      	adds	r3, r0, #1
 8002cb4:	d102      	bne.n	8002cbc <_fstat_r+0x1c>
 8002cb6:	682b      	ldr	r3, [r5, #0]
 8002cb8:	b103      	cbz	r3, 8002cbc <_fstat_r+0x1c>
 8002cba:	6023      	str	r3, [r4, #0]
 8002cbc:	bd38      	pop	{r3, r4, r5, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20000160 	.word	0x20000160

08002cc4 <_isatty_r>:
 8002cc4:	b538      	push	{r3, r4, r5, lr}
 8002cc6:	4d06      	ldr	r5, [pc, #24]	; (8002ce0 <_isatty_r+0x1c>)
 8002cc8:	2300      	movs	r3, #0
 8002cca:	4604      	mov	r4, r0
 8002ccc:	4608      	mov	r0, r1
 8002cce:	602b      	str	r3, [r5, #0]
 8002cd0:	f7fe ff93 	bl	8001bfa <_isatty>
 8002cd4:	1c43      	adds	r3, r0, #1
 8002cd6:	d102      	bne.n	8002cde <_isatty_r+0x1a>
 8002cd8:	682b      	ldr	r3, [r5, #0]
 8002cda:	b103      	cbz	r3, 8002cde <_isatty_r+0x1a>
 8002cdc:	6023      	str	r3, [r4, #0]
 8002cde:	bd38      	pop	{r3, r4, r5, pc}
 8002ce0:	20000160 	.word	0x20000160

08002ce4 <_lseek_r>:
 8002ce4:	b538      	push	{r3, r4, r5, lr}
 8002ce6:	4d07      	ldr	r5, [pc, #28]	; (8002d04 <_lseek_r+0x20>)
 8002ce8:	4604      	mov	r4, r0
 8002cea:	4608      	mov	r0, r1
 8002cec:	4611      	mov	r1, r2
 8002cee:	2200      	movs	r2, #0
 8002cf0:	602a      	str	r2, [r5, #0]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	f7fe ff8b 	bl	8001c0e <_lseek>
 8002cf8:	1c43      	adds	r3, r0, #1
 8002cfa:	d102      	bne.n	8002d02 <_lseek_r+0x1e>
 8002cfc:	682b      	ldr	r3, [r5, #0]
 8002cfe:	b103      	cbz	r3, 8002d02 <_lseek_r+0x1e>
 8002d00:	6023      	str	r3, [r4, #0]
 8002d02:	bd38      	pop	{r3, r4, r5, pc}
 8002d04:	20000160 	.word	0x20000160

08002d08 <__malloc_lock>:
 8002d08:	4801      	ldr	r0, [pc, #4]	; (8002d10 <__malloc_lock+0x8>)
 8002d0a:	f7ff bb21 	b.w	8002350 <__retarget_lock_acquire_recursive>
 8002d0e:	bf00      	nop
 8002d10:	20000154 	.word	0x20000154

08002d14 <__malloc_unlock>:
 8002d14:	4801      	ldr	r0, [pc, #4]	; (8002d1c <__malloc_unlock+0x8>)
 8002d16:	f7ff bb1c 	b.w	8002352 <__retarget_lock_release_recursive>
 8002d1a:	bf00      	nop
 8002d1c:	20000154 	.word	0x20000154

08002d20 <_read_r>:
 8002d20:	b538      	push	{r3, r4, r5, lr}
 8002d22:	4d07      	ldr	r5, [pc, #28]	; (8002d40 <_read_r+0x20>)
 8002d24:	4604      	mov	r4, r0
 8002d26:	4608      	mov	r0, r1
 8002d28:	4611      	mov	r1, r2
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	602a      	str	r2, [r5, #0]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	f7fe ff10 	bl	8001b54 <_read>
 8002d34:	1c43      	adds	r3, r0, #1
 8002d36:	d102      	bne.n	8002d3e <_read_r+0x1e>
 8002d38:	682b      	ldr	r3, [r5, #0]
 8002d3a:	b103      	cbz	r3, 8002d3e <_read_r+0x1e>
 8002d3c:	6023      	str	r3, [r4, #0]
 8002d3e:	bd38      	pop	{r3, r4, r5, pc}
 8002d40:	20000160 	.word	0x20000160

08002d44 <_init>:
 8002d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d46:	bf00      	nop
 8002d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d4a:	bc08      	pop	{r3}
 8002d4c:	469e      	mov	lr, r3
 8002d4e:	4770      	bx	lr

08002d50 <_fini>:
 8002d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d52:	bf00      	nop
 8002d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d56:	bc08      	pop	{r3}
 8002d58:	469e      	mov	lr, r3
 8002d5a:	4770      	bx	lr
