 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  total_power	  routing_power_perc	  clock_power_perc	  tile_power_perc	 
 k6_frac_N10_mem32K_40nm.xml	  ch_intrinsics.v	  common	  4.97	  vpr	  62.36 MiB	  	  0.16	  9312	  -1	  -1	  3	  0.27	  -1	  -1	  36372	  -1	  -1	  65	  99	  1	  0	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  63860	  99	  130	  363	  493	  1	  251	  295	  12	  12	  144	  clb	  auto	  24.2 MiB	  0.30	  668	  62.4 MiB	  0.34	  0.00	  1.94366	  -196.889	  -1.94366	  1.94366	  0.32	  0.00044239	  0.000397662	  0.0550588	  0.0493089	  42	  1716	  11	  5.66058e+06	  4.05111e+06	  345702.	  2400.71	  0.99	  0.20406	  0.186035	  1502	  9	  513	  637	  55270	  17977	  2.52129	  2.52129	  -232.416	  -2.52129	  0	  0	  434679.	  3018.61	  0.13	  0.08	  0.0247509	  0.023265	  0.009022	  0.2149	  0.06825	  0.7169	 
 k6_frac_N10_mem32K_40nm.xml	  diffeq1.v	  common	  16.07	  vpr	  66.16 MiB	  	  0.13	  9572	  -1	  -1	  15	  0.41	  -1	  -1	  34860	  -1	  -1	  36	  162	  0	  5	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  67744	  162	  96	  999	  932	  1	  693	  299	  16	  16	  256	  mult_36	  auto	  28.2 MiB	  0.47	  5462	  66.2 MiB	  0.91	  0.01	  19.9915	  -1802.68	  -19.9915	  19.9915	  0.80	  0.00318405	  0.00292705	  0.326061	  0.302537	  46	  13173	  47	  1.21132e+07	  3.92018e+06	  727248.	  2840.81	  7.11	  1.14243	  1.06683	  9917	  16	  3277	  6579	  2107351	  521153	  22.182	  22.182	  -2048.62	  -22.182	  0	  0	  934704.	  3651.19	  0.31	  0.91	  0.151866	  0.144798	  0.007884	  0.3439	  0.01652	  0.6396	 
