=====
SETUP
0.974
7.763
8.737
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.408
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16
4.731
5.496
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12
6.948
7.763
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
7.763
=====
SETUP
2.458
6.544
9.001
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
5.426
6.021
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.544
=====
SETUP
2.478
6.259
8.737
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
4.460
5.069
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13
5.795
6.259
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
6.259
=====
SETUP
2.532
6.205
8.737
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
4.460
5.069
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12
5.441
6.205
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.205
=====
SETUP
2.730
6.271
9.001
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
5.426
6.021
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
6.271
=====
SETUP
2.730
6.271
9.001
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
5.426
6.021
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
6.271
=====
SETUP
3.728
13.001
16.729
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
9.034
9.373
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
10.337
11.097
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s4
11.410
11.873
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
13.001
=====
SETUP
8.282
8.447
16.729
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
5.426
6.036
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_s0
7.139
7.925
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1
8.447
=====
SETUP
4.316
12.148
16.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
9.034
9.373
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.742
10.556
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1
11.539
12.148
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
12.148
=====
SETUP
4.316
12.148
16.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
9.034
9.373
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.742
10.556
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1
11.539
12.148
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
12.148
=====
SETUP
8.746
7.982
16.729
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
5.426
6.036
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s3
7.139
7.733
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1
7.982
=====
SETUP
8.755
7.709
16.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
5.426
6.036
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1
7.709
=====
SETUP
8.869
7.595
16.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
5.426
6.036
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1
7.595
=====
SETUP
4.439
4.298
8.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
bridge/Gowin_EMPU_inst/u_flash_wrap/n156_s0
3.484
4.298
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3
4.298
=====
SETUP
4.439
4.298
8.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
bridge/Gowin_EMPU_inst/u_flash_wrap/n155_s0
3.484
4.298
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3
4.298
=====
SETUP
4.439
4.298
8.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
bridge/Gowin_EMPU_inst/u_flash_wrap/n154_s0
3.484
4.298
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3
4.298
=====
SETUP
4.439
4.298
8.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
bridge/Gowin_EMPU_inst/u_flash_wrap/n153_s0
3.484
4.298
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3
4.298
=====
SETUP
4.439
4.298
8.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
bridge/Gowin_EMPU_inst/u_flash_wrap/n152_s0
3.484
4.298
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3
4.298
=====
SETUP
4.502
4.235
8.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
bridge/Gowin_EMPU_inst/u_flash_wrap/n151_s0
3.470
4.235
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3
4.235
=====
SETUP
4.520
11.944
16.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
9.034
9.373
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.742
10.556
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
11.180
11.944
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
11.944
=====
SETUP
9.151
7.313
16.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s2
5.061
5.525
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1
6.499
7.313
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
7.313
=====
SETUP
4.591
11.873
16.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
9.034
9.373
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
10.337
11.097
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
11.873
=====
SETUP
9.356
7.108
16.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
2.057
2.666
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.622
4.436
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s2
5.061
5.525
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1
6.499
7.108
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
7.108
=====
SETUP
4.763
3.974
8.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.835
bridge/Gowin_EMPU_inst/u_flash_wrap/n150_s0
3.160
3.974
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3
3.974
=====
SETUP
4.763
3.974
8.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.835
bridge/Gowin_EMPU_inst/u_flash_wrap/n149_s0
3.160
3.974
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3
3.974
=====
HOLD
0.524
1.066
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7
0.790
1.066
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
1.066
=====
HOLD
0.524
1.066
0.541
bridge/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_flash_wrap/n214_s1
0.790
1.066
bridge/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.066
=====
HOLD
0.525
1.067
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1
0.791
1.067
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
1.067
=====
HOLD
0.525
1.067
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1
0.791
1.067
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.067
=====
HOLD
0.526
1.068
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
0.792
1.068
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.068
=====
HOLD
0.527
1.069
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1
0.793
1.069
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
1.069
=====
HOLD
0.608
1.161
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0
1.161
=====
HOLD
0.648
1.201
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0
1.201
=====
HOLD
0.662
1.204
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1
0.792
1.204
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.204
=====
HOLD
0.663
1.216
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0
1.216
=====
HOLD
0.663
1.216
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0
1.216
=====
HOLD
0.663
1.216
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0
1.216
=====
HOLD
0.663
1.216
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0
1.216
=====
HOLD
0.663
1.216
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_7_s0
1.216
=====
HOLD
0.670
1.222
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0
1.222
=====
HOLD
0.670
1.222
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0
1.222
=====
HOLD
0.694
1.235
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0
1.235
=====
HOLD
0.694
1.235
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_10_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0
1.235
=====
HOLD
0.696
1.238
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s1
0.962
1.238
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0
1.238
=====
HOLD
0.698
1.239
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n311_s1
0.964
1.239
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0
1.239
=====
HOLD
0.699
1.240
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1
0.965
1.240
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
1.240
=====
HOLD
0.704
1.246
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_2_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0
1.246
=====
HOLD
0.705
1.247
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n610_s1
0.971
1.247
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1
1.247
=====
HOLD
0.707
1.249
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0
1.249
=====
HOLD
0.708
1.250
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_4_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.250
