// Seed: 3483304486
module module_0;
  assign id_1[1!==1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign {id_19, 1, 1, 1, 1 * 1'b0, id_19} = 1 - id_12;
  reg id_23;
  initial begin : LABEL_0
    id_1 = id_15;
  end
  reg id_24 = id_19 ? id_12 : id_23;
  reg id_25;
  module_0 modCall_1 ();
  reg id_26;
  always_latch @(1 or posedge 1) begin : LABEL_0
    if (id_19) begin : LABEL_0
      if ("") if (1) #1 id_7 = id_15;
      if (id_21) id_23 <= 1 * id_5;
      else if (1) id_18 <= 1;
      else begin : LABEL_0
        id_10 <= id_14[1] == id_5;
      end
    end
    id_12 <= id_25;
    id_26 <= id_23;
    if (1) id_3 <= #1 id_5;
    else id_18 = 1;
  end
  integer id_27 (
      .id_0(id_4),
      .id_1(id_15),
      .id_2(0),
      .id_3(1),
      .id_4(1),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_7),
      .id_8(1'h0)
  );
endmodule
