
*** Running vivado
    with args -log week11.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source week11.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source week11.tcl -notrace
Command: synth_design -top week11 -part xc7s75fgga484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Device 21-403] Loading part xc7s75fgga484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'week11' [C:/term_code/week11.v:1]
INFO: [Synth 8-6157] synthesizing module 'trigger' [C:/term_code/trigger.v:1]
INFO: [Synth 8-6155] done synthesizing module 'trigger' (1#1) [C:/term_code/trigger.v:1]
INFO: [Synth 8-6157] synthesizing module 'd2b' [C:/term_code/d2b.v:1]
INFO: [Synth 8-6155] done synthesizing module 'd2b' (2#1) [C:/term_code/d2b.v:1]
INFO: [Synth 8-6157] synthesizing module 'eight_digit_shift_register' [C:/term_code/eight_digit_shift_register.v:1]
INFO: [Synth 8-6157] synthesizing module 'four_bit_reg_ce' [C:/term_code/four_bit_reg_ce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_reg_ce' (3#1) [C:/term_code/four_bit_reg_ce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'eight_digit_shift_register' (4#1) [C:/term_code/eight_digit_shift_register.v:1]
INFO: [Synth 8-6157] synthesizing module 'Password' [C:/term_code/Password.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Password' (5#1) [C:/term_code/Password.v:1]
INFO: [Synth 8-6157] synthesizing module 'LED' [C:/term_code/LED.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LED' (6#1) [C:/term_code/LED.v:1]
INFO: [Synth 8-6157] synthesizing module 'b2seg_bus' [C:/term_code/b2seg_bus.v:1]
INFO: [Synth 8-6155] done synthesizing module 'b2seg_bus' (7#1) [C:/term_code/b2seg_bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/term_code/display_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (8#1) [C:/term_code/display_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/term_code/timer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'timer' (9#1) [C:/term_code/timer.v:1]
INFO: [Synth 8-6157] synthesizing module 'score_calculator' [C:/term_code/score_calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'score_calculator' (10#1) [C:/term_code/score_calculator.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_seg_decoder' [C:/term_code/single_seg_decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'single_seg_decoder' (11#1) [C:/term_code/single_seg_decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'count_8' [C:/term_code/count_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'count_8' (12#1) [C:/term_code/count_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'PNU_CLK_DIV' [C:/term_code/PNU_CLK_DIV.v:1]
	Parameter cnt_num bound to: 1250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PNU_CLK_DIV' (13#1) [C:/term_code/PNU_CLK_DIV.v:1]
INFO: [Synth 8-6157] synthesizing module 'PNU_CLK_DIV__parameterized0' [C:/term_code/PNU_CLK_DIV.v:1]
	Parameter cnt_num bound to: 250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PNU_CLK_DIV__parameterized0' (13#1) [C:/term_code/PNU_CLK_DIV.v:1]
INFO: [Synth 8-6157] synthesizing module 'simon' [C:/term_code/simon.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/term_code/simon.v:36]
INFO: [Synth 8-6155] done synthesizing module 'simon' (14#1) [C:/term_code/simon.v:1]
INFO: [Synth 8-6155] done synthesizing module 'week11' (15#1) [C:/term_code/week11.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.629 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1025.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc]
WARNING: [Vivado 12-584] No ports matched 'piezo'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Motor_A'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Motor_ANOT'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Motor_B'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Motor_BNOT'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'piezo'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Motor_A'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Motor_ANOT'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Motor_B'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Motor_BNOT'. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sul10/term_team9/term_team9.srcs/constrs_1/new/term_team9.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/week11_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/week11_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1031.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1031.445 ; gain = 5.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1031.445 ; gain = 5.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1031.445 ; gain = 5.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'blink_state_reg' in module 'simon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'blink_state_reg' using encoding 'one-hot' in module 'simon'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1031.445 ; gain = 5.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.445 ; gain = 5.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1031.445 ; gain = 5.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1031.445 ; gain = 5.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1044.492 ; gain = 18.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1050.254 ; gain = 24.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1050.254 ; gain = 24.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1050.254 ; gain = 24.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1050.254 ; gain = 24.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1050.254 ; gain = 24.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1050.254 ; gain = 24.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |    31|
|5     |LUT3   |    23|
|6     |LUT4   |    28|
|7     |LUT5   |    36|
|8     |LUT6   |    41|
|9     |MUXF7  |     4|
|10    |FDCE   |   108|
|11    |FDPE   |     2|
|12    |IBUF   |    12|
|13    |OBUF   |    38|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1050.254 ; gain = 24.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1050.254 ; gain = 18.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1050.254 ; gain = 24.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1061.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1062.574 ; gain = 36.945
INFO: [Common 17-1381] The checkpoint 'C:/Users/sul10/term_team9/term_team9.runs/synth_1/week11.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file week11_utilization_synth.rpt -pb week11_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 14:44:38 2024...
