gen if (true) : block {
  network compile_specialized_00 {
    param uint WIDTH;

    in  uint(WIDTH) i;
    out uint(WIDTH) o;

    i -> o;
  }
}

compile block.compile_specialized_00(7) as top;

// @fec/golden {{{
//  module top(
//    input  wire [6:0] i,
//    output wire [6:0] o
//  );
//    assign o = i;
//  endmodule
// }}}
