

================================================================
== Vivado HLS Report for 'yuv_filter_yuv2rgb'
================================================================
* Date:           Fri Jun 10 18:37:24 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        yuv_filter_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.19|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40009|  2457609|  40009|  2457609|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40007|  2457607|         9|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: in_height_read_1 [1/1] 0.00ns
:0  %in_height_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_1 [1/1] 0.00ns
:1  %in_width_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: cast [1/1] 0.00ns
:2  %cast = zext i16 %in_width_read_1 to i32

ST_1: cast1 [1/1] 0.00ns
:3  %cast1 = zext i16 %in_height_read_1 to i32

ST_1: bound [1/1] 6.38ns
:4  %bound = mul i32 %cast1, %cast

ST_1: stg_17 [1/1] 1.57ns
:5  br label %1


 <State 2>: 7.35ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: x [1/1] 0.00ns
:1  %x = phi i16 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_2: y [1/1] 0.00ns
:2  %y = phi i16 [ 0, %0 ], [ %y_1, %.reset ]

ST_2: exitcond_flatten [1/1] 2.52ns
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_2: indvar_flatten_next [1/1] 2.44ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_2: stg_23 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: x_1 [1/1] 1.96ns
.reset:0  %x_1 = add i16 1, %x

ST_2: exitcond5 [1/1] 2.28ns
.reset:3  %exitcond5 = icmp eq i16 %y, %in_height_read_1

ST_2: y_mid2 [1/1] 1.37ns
.reset:4  %y_mid2 = select i1 %exitcond5, i16 0, i16 %y

ST_2: tmp_mid2_v [1/1] 1.37ns
.reset:5  %tmp_mid2_v = select i1 %exitcond5, i16 %x_1, i16 %x

ST_2: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i16 %tmp_mid2_v to i13

ST_2: p_shl2_cast [1/1] 0.00ns
.reset:7  %p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)

ST_2: tmp_5 [1/1] 0.00ns
.reset:8  %tmp_5 = trunc i16 %tmp_mid2_v to i15

ST_2: p_shl3_cast [1/1] 0.00ns
.reset:9  %p_shl3_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_5, i8 0)

ST_2: tmp_s [1/1] 1.85ns
.reset:10  %tmp_s = add i23 %p_shl3_cast, %p_shl2_cast

ST_2: tmp_cast [1/1] 0.00ns
.reset:14  %tmp_cast = zext i16 %y_mid2 to i23

ST_2: tmp_1 [1/1] 1.85ns
.reset:15  %tmp_1 = add i23 %tmp_s, %tmp_cast

ST_2: y_1 [1/1] 1.96ns
.reset:76  %y_1 = add i16 1, %y_mid2


 <State 3>: 2.61ns
ST_3: tmp_21_cast [1/1] 0.00ns
.reset:16  %tmp_21_cast = zext i23 %tmp_1 to i64

ST_3: in_channels_ch1_addr [1/1] 0.00ns
.reset:17  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_21_cast

ST_3: in_channels_ch3_addr [1/1] 0.00ns
.reset:19  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_21_cast

ST_3: Y [4/4] 2.61ns
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_3: V [4/4] 2.61ns
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 4>: 2.61ns
ST_4: in_channels_ch2_addr [1/1] 0.00ns
.reset:18  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_21_cast

ST_4: Y [3/4] 2.61ns
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_4: U [4/4] 2.61ns
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_4: V [3/4] 2.61ns
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 2.61ns
ST_5: Y [2/4] 2.61ns
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_5: U [3/4] 2.61ns
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_5: V [2/4] 2.61ns
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 2.61ns
ST_6: Y [1/4] 2.61ns
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_6: U [2/4] 2.61ns
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_6: V [1/4] 2.61ns
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 7>: 7.75ns
ST_7: U [1/4] 2.61ns
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_7: tmp_3_cast [1/1] 0.00ns
.reset:26  %tmp_3_cast = zext i8 %Y to i9

ST_7: C [1/1] 0.00ns
.reset:27  %C = add i9 -16, %tmp_3_cast

ST_7: D [1/1] 1.37ns
.reset:28  %D = xor i8 %U, -128

ST_7: E [1/1] 1.37ns
.reset:29  %E = xor i8 %V, -128

ST_7: tmp_6_cast [1/1] 0.00ns
.reset:30  %tmp_6_cast = sext i9 %C to i18

ST_7: tmp_7 [1/1] 3.36ns
.reset:31  %tmp_7 = mul i18 298, %tmp_6_cast

ST_7: tmp_8_cast5 [1/1] 0.00ns
.reset:32  %tmp_8_cast5 = sext i8 %E to i17

ST_7: tmp_3 [1/1] 3.02ns
.reset:35  %tmp_3 = add i18 128, %tmp_7

ST_7: tmp_12 [1/1] 6.38ns
.reset:47  %tmp_12 = mul i17 -208, %tmp_8_cast5


 <State 8>: 11.19ns
ST_8: tmp_8_cast [1/1] 0.00ns
.reset:33  %tmp_8_cast = sext i8 %E to i18

ST_8: tmp_9 [1/1] 3.36ns
.reset:34  %tmp_9 = mul i18 409, %tmp_8_cast

ST_8: tmp_4 [1/1] 3.02ns
.reset:36  %tmp_4 = add i18 %tmp_9, %tmp_3

ST_8: tmp_6 [1/1] 0.00ns
.reset:37  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_4, i32 16, i32 17)

ST_8: icmp [1/1] 1.36ns
.reset:38  %icmp = icmp eq i2 %tmp_6, 1

ST_8: tmp_8 [1/1] 0.00ns (grouped into LUT with out node R)
.reset:39  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_4, i32 17)

ST_8: phitmp [1/1] 0.00ns (grouped into LUT with out node R)
.reset:40  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_4, i32 8, i32 15)

ST_8: p_phitmp [1/1] 0.00ns (grouped into LUT with out node R)
.reset:41  %p_phitmp = select i1 %icmp, i8 -1, i8 0

ST_8: tmp_10 [1/1] 0.00ns (grouped into LUT with out node R)
.reset:42  %tmp_10 = or i1 %icmp, %tmp_8

ST_8: R [1/1] 1.37ns (out node of the LUT)
.reset:43  %R = select i1 %tmp_10, i8 %p_phitmp, i8 %phitmp

ST_8: tmp_16_cast4_cast [1/1] 0.00ns
.reset:44  %tmp_16_cast4_cast = sext i8 %D to i16

ST_8: tmp_11 [1/1] 3.36ns
.reset:45  %tmp_11 = mul i16 -100, %tmp_16_cast4_cast

ST_8: tmp_11_cast [1/1] 0.00ns
.reset:46  %tmp_11_cast = sext i16 %tmp_11 to i17

ST_8: tmp1 [1/1] 3.02ns
.reset:48  %tmp1 = add i17 %tmp_12, %tmp_11_cast

ST_8: tmp1_cast [1/1] 0.00ns
.reset:49  %tmp1_cast = sext i17 %tmp1 to i18

ST_8: tmp_13 [1/1] 2.08ns
.reset:50  %tmp_13 = add i18 %tmp_3, %tmp1_cast

ST_8: tmp_14 [1/1] 0.00ns
.reset:51  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_13, i32 16, i32 17)

ST_8: icmp1 [1/1] 1.36ns
.reset:52  %icmp1 = icmp eq i2 %tmp_14, 1

ST_8: tmp_15 [1/1] 0.00ns (grouped into LUT with out node G)
.reset:53  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_13, i32 17)

ST_8: phitmp2 [1/1] 0.00ns (grouped into LUT with out node G)
.reset:54  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_13, i32 8, i32 15)

ST_8: p_phitmp2 [1/1] 0.00ns (grouped into LUT with out node G)
.reset:55  %p_phitmp2 = select i1 %icmp1, i8 -1, i8 0

ST_8: tmp_16 [1/1] 0.00ns (grouped into LUT with out node G)
.reset:56  %tmp_16 = or i1 %icmp1, %tmp_15

ST_8: G [1/1] 1.37ns (out node of the LUT)
.reset:57  %G = select i1 %tmp_16, i8 %p_phitmp2, i8 %phitmp2

ST_8: p_shl [1/1] 0.00ns
.reset:58  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

ST_8: p_shl_cast [1/1] 0.00ns
.reset:59  %p_shl_cast = sext i17 %p_shl to i19

ST_8: p_shl1 [1/1] 0.00ns
.reset:60  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

ST_8: p_shl1_cast [1/1] 0.00ns
.reset:61  %p_shl1_cast = sext i10 %p_shl1 to i18

ST_8: tmp2 [1/1] 2.08ns
.reset:62  %tmp2 = add i18 %tmp_3, %p_shl1_cast

ST_8: tmp2_cast [1/1] 0.00ns
.reset:63  %tmp2_cast = sext i18 %tmp2 to i19

ST_8: tmp_17 [1/1] 2.08ns
.reset:64  %tmp_17 = add i19 %p_shl_cast, %tmp2_cast

ST_8: tmp_18 [1/1] 0.00ns
.reset:65  %tmp_18 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_17, i32 16, i32 18)

ST_8: icmp2 [1/1] 1.62ns
.reset:66  %icmp2 = icmp sgt i3 %tmp_18, 0

ST_8: tmp_19 [1/1] 0.00ns (grouped into LUT with out node B)
.reset:67  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_17, i32 18)

ST_8: phitmp3 [1/1] 0.00ns (grouped into LUT with out node B)
.reset:68  %phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %tmp_17, i32 8, i32 15)

ST_8: p_phitmp3 [1/1] 0.00ns (grouped into LUT with out node B)
.reset:69  %p_phitmp3 = select i1 %icmp2, i8 -1, i8 0

ST_8: tmp_20 [1/1] 0.00ns (grouped into LUT with out node B)
.reset:70  %tmp_20 = or i1 %icmp2, %tmp_19

ST_8: B [1/1] 1.37ns (out node of the LUT)
.reset:71  %B = select i1 %tmp_20, i8 %p_phitmp3, i8 %phitmp3


 <State 9>: 2.61ns
ST_9: out_channels_ch1_addr [1/1] 0.00ns
.reset:20  %out_channels_ch1_addr = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_21_cast

ST_9: out_channels_ch2_addr [1/1] 0.00ns
.reset:21  %out_channels_ch2_addr = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_21_cast

ST_9: out_channels_ch3_addr [1/1] 0.00ns
.reset:22  %out_channels_ch3_addr = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_21_cast

ST_9: stg_101 [2/2] 2.61ns
.reset:72  store i8 %R, i8* %out_channels_ch1_addr, align 1

ST_9: stg_102 [2/2] 2.61ns
.reset:73  store i8 %G, i8* %out_channels_ch2_addr, align 1

ST_9: stg_103 [2/2] 2.61ns
.reset:74  store i8 %B, i8* %out_channels_ch3_addr, align 1


 <State 10>: 2.61ns
ST_10: stg_104 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_s)

ST_10: stg_105 [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_10: stg_106 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_10: tmp_2 [1/1] 0.00ns
.reset:12  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

ST_10: stg_108 [1/1] 0.00ns
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_10: stg_109 [1/2] 2.61ns
.reset:72  store i8 %R, i8* %out_channels_ch1_addr, align 1

ST_10: stg_110 [1/2] 2.61ns
.reset:73  store i8 %G, i8* %out_channels_ch2_addr, align 1

ST_10: stg_111 [1/2] 2.61ns
.reset:74  store i8 %B, i8* %out_channels_ch3_addr, align 1

ST_10: empty [1/1] 0.00ns
.reset:75  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)

ST_10: stg_113 [1/1] 0.00ns
.reset:77  br label %1


 <State 11>: 0.00ns
ST_11: mrv [1/1] 0.00ns
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_1, 0

ST_11: mrv_1 [1/1] 0.00ns
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_1, 1

ST_11: stg_116 [1/1] 0.00ns
:2  ret { i16, i16 } %mrv_1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 8>: 11.2ns
The critical path consists of the following:
	'mul' operation ('tmp_11', yuv_filter.c:101) (3.36 ns)
	'add' operation ('tmp1', yuv_filter.c:101) (3.02 ns)
	'add' operation ('tmp_13', yuv_filter.c:101) (2.08 ns)
	'partselect' operation ('tmp_14', yuv_filter.c:101) (0 ns)
	'icmp' operation ('icmp1', yuv_filter.c:101) (1.36 ns)
	'select' operation ('p_phitmp2', yuv_filter.c:101) (0 ns)
	'select' operation ('G', yuv_filter.c:101) (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
