<div id="pf297" class="pf w0 h0" data-page-no="297"><div class="pc pc297 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg297.png"/><div class="t m0 xdc h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">SPI0_C1 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x117 h7 yff7 ff2 fs4 fc0 sc0 ls0">LSBFE</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">LSB first (shifter direction)</div><div class="t m0 x83 h7 y10b7 ff2 fs4 fc0 sc0 ls0 ws0">This bit does not affect the position of the MSB and LSB in the data register. Reads and writes of the data</div><div class="t m0 x83 h7 y13b5 ff2 fs4 fc0 sc0 ls0 ws0">register always have the MSB in bit 7.</div><div class="t m0 x83 h7 y21fa ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>SPI serial data transfers start with most significant bit</div><div class="t m0 x83 h7 y17bd ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SPI serial data transfers start with least significant bit</div><div class="t m0 x9 h1b y355a ff1 fsc fc0 sc0 ls0 ws0">37.3.2<span class="_ _b"> </span>SPI control register 2 (SPI<span class="ff7 ws24e">x</span>_C2)</div><div class="t m0 x9 hf y3a91 ff3 fs5 fc0 sc0 ls0 ws0">This read/write register is used to control optional features of the SPI system. Bit 6 is not</div><div class="t m0 x9 hf y3a92 ff3 fs5 fc0 sc0 ls0 ws0">implemented and always reads 0.</div><div class="t m0 x9 h7 y3a93 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_6000h base + 1h offset = 4007_6001h</div><div class="t m0 x81 h1d y3a94 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y3a95 ff2 fs4 fc0 sc0 ls0 ws47a">Read <span class="ws47b ve">SPMIE<span class="_ _11f"> </span>Reserved<span class="_ _d9"> </span>TXDMAE MODFEN<span class="_ _d9"> </span>BIDIROE<span class="_ _179"> </span>RXDMAE SPISWAI<span class="_ _5b"> </span>SPC0</span></div><div class="t m0 x8b h7 y3a96 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y3a97 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x26 h9 y3a98 ff1 fs2 fc0 sc0 ls0 ws0">SPI0_C2 field descriptions</div><div class="t m0 x12c h10 y3a99 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y3a9a ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x117 h7 y3a9b ff2 fs4 fc0 sc0 ls0">SPMIE</div><div class="t m0 x83 h7 y3a9a ff2 fs4 fc0 sc0 ls0 ws0">SPI match interrupt enable</div><div class="t m0 x83 h7 y3a9c ff2 fs4 fc0 sc0 ls0 ws0">This is the interrupt enable bit for the SPI receive data buffer hardware match (SPMF) function.</div><div class="t m0 x83 h7 y3a9d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Interrupts from SPMF inhibited (use polling)</div><div class="t m0 x83 h7 y3a9e ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>When SPMF is 1, requests a hardware interrupt</div><div class="t m0 x97 h7 y3a9f ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x91 h7 y3aa0 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y3a9f ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y3aa0 ff2 fs4 fc0 sc0 ls0 ws0">Do not write to this reserved bit.</div><div class="t m0 x97 h7 y3aa1 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x50 h7 y3aa2 ff2 fs4 fc0 sc0 ls0">TXDMAE</div><div class="t m0 x83 h7 y3aa1 ff2 fs4 fc0 sc0 ls0 ws0">Transmit DMA enable</div><div class="t m0 x83 h7 y3aa3 ff2 fs4 fc0 sc0 ls0 ws0">This bit enables a transmit DMA request. When this bit is set to 1, a transmit DMA request is asserted</div><div class="t m0 x83 h7 y3aa4 ff2 fs4 fc0 sc0 ls0 ws0">when both SPTEF and SPE are set, and the interrupt from SPTEF is disabled.</div><div class="t m0 x83 h7 y3aa5 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DMA request for transmit is disabled and interrupt from SPTEF is allowed</div><div class="t m0 x83 h7 y163d ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>DMA request for transmit is enabled and interrupt from SPTEF is disabled</div><div class="t m0 x97 h7 y3aa6 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x91 h7 y10f5 ff2 fs4 fc0 sc0 ls0">MODFEN</div><div class="t m0 x83 h7 y3aa6 ff2 fs4 fc0 sc0 ls0 ws0">Master mode-fault function enable</div><div class="t m0 x83 h7 y3aa7 ff2 fs4 fc0 sc0 ls0 ws0">When the SPI is configured for slave mode, this bit has no meaning or effect. (The SS pin is the slave</div><div class="t m0 x83 h7 y3aa8 ff2 fs4 fc0 sc0 ls0 ws0">select input.) In master mode, this bit determines how the SS pin is used. For details, refer to the</div><div class="t m0 x83 h7 y3aa9 ff2 fs4 fc0 sc0 ls0 ws0">description of the SSOE bit in the C1 register.</div><div class="t m0 x83 h7 y17d0 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI</div><div class="t m0 x83 h7 y13d5 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output</div><div class="t m0 x1b h7 y3aaa ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 xec h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 37 Serial Peripheral Interface (SPI)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>663</div><a class="l" href="#pf297" data-dest-detail='[663,"XYZ",null,359.867,null]'><div class="d m1" style="border-style:none;position:absolute;left:123.996000px;bottom:425.367000px;width:28.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf297" data-dest-detail='[663,"XYZ",null,291.367,null]'><div class="d m1" style="border-style:none;position:absolute;left:174.745000px;bottom:425.367000px;width:38.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf297" data-dest-detail='[663,"XYZ",null,264.867,null]'><div class="d m1" style="border-style:none;position:absolute;left:231.249000px;bottom:425.367000px;width:37.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf297" data-dest-detail='[663,"XYZ",null,185.367,null]'><div class="d m1" style="border-style:none;position:absolute;left:286.501000px;bottom:425.367000px;width:38.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf298" data-dest-detail='[664,"XYZ",null,685.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:343.496000px;bottom:425.367000px;width:37.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf298" data-dest-detail='[664,"XYZ",null,583.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:398.749000px;bottom:425.367000px;width:38.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf298" data-dest-detail='[664,"XYZ",null,504.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:455.244000px;bottom:425.367000px;width:37.512000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf298" data-dest-detail='[664,"XYZ",null,435.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:518.246000px;bottom:425.367000px;width:23.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
