#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\va_math.vpi";
S_0000028687f61570 .scope module, "mux_4to1" "mux_4to1" 2 2;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /INPUT 32 "in_3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
o0000028687f631a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028687f416b0_0 .net "in_0", 31 0, o0000028687f631a8;  0 drivers
o0000028687f631d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028687f405d0_0 .net "in_1", 31 0, o0000028687f631d8;  0 drivers
o0000028687f63208 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028687f40e90_0 .net "in_2", 31 0, o0000028687f63208;  0 drivers
o0000028687f63238 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028687f40f30_0 .net "in_3", 31 0, o0000028687f63238;  0 drivers
v0000028687f40fd0_0 .var "out", 31 0;
o0000028687f63298 .functor BUFZ 2, C4<zz>; HiZ drive
v0000028687dda560_0 .net "sel", 1 0, o0000028687f63298;  0 drivers
E_0000028687f470f0/0 .event anyedge, v0000028687dda560_0, v0000028687f416b0_0, v0000028687f405d0_0, v0000028687f40e90_0;
E_0000028687f470f0/1 .event anyedge, v0000028687f40f30_0;
E_0000028687f470f0 .event/or E_0000028687f470f0/0, E_0000028687f470f0/1;
S_0000028687f61dc0 .scope module, "tb" "tb" 3 35;
 .timescale -9 -11;
v0000028687fca910_0 .net "alu_DMEM", 31 0, L_0000028687f51000;  1 drivers
v0000028687fca7d0_0 .var "clk", 0 0;
v0000028687fcbb30_0 .net "ir", 31 0, v0000028687fcb6d0_0;  1 drivers
v0000028687fcb8b0_0 .net "memwrite_MEM", 0 0, v0000028687fbb380_0;  1 drivers
v0000028687fcc170_0 .net "pc_out", 31 0, v0000028687fc3b40_0;  1 drivers
v0000028687fca2d0_0 .net "readdata_MEM", 31 0, v0000028687fcd430_0;  1 drivers
v0000028687fcbbd0_0 .var "rst", 0 0;
v0000028687fcbc70_0 .net "writedata_DMEM", 31 0, L_0000028687f50350;  1 drivers
S_0000028687f621a0 .scope module, "CPU1" "Top" 3 40, 4 21 0, S_0000028687f61dc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ir";
    .port_info 3 /INPUT 32 "readdata_MEM";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "alu_DMEM";
    .port_info 6 /OUTPUT 32 "writedata_DMEM";
    .port_info 7 /OUTPUT 1 "memwrite_MEM";
L_0000028687f51000 .functor BUFZ 32, v0000028687fbb060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028687f50350 .functor BUFZ 32, v0000028687fbbf60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028687f505f0 .functor NOT 1, v0000028687fbcbe0_0, C4<0>, C4<0>, C4<0>;
L_0000028687f50430 .functor AND 1, v0000028687fbb880_0, L_0000028687f505f0, C4<1>, C4<1>;
v0000028687fc6fc0_0 .net "Aluop", 1 0, v0000028687fc2f30_0;  1 drivers
v0000028687fc71a0_0 .net "Alusrc", 0 0, v0000028687fc1090_0;  1 drivers
v0000028687fc74c0_0 .net "Branch", 0 0, v0000028687fc2350_0;  1 drivers
v0000028687fc6e80_0 .net "Forward_A", 1 0, L_000002868802e080;  1 drivers
v0000028687fc6520_0 .net "Forward_B", 1 0, L_000002868802e6c0;  1 drivers
v0000028687fc60c0_0 .net "M1", 31 0, v0000028687fc40e0_0;  1 drivers
v0000028687fc7560_0 .net "M2", 31 0, v0000028687fc3640_0;  1 drivers
v0000028687fc6480_0 .net "Memread", 0 0, v0000028687fc1810_0;  1 drivers
v0000028687fc6200_0 .net "Memtoreg", 0 0, v0000028687fc1bd0_0;  1 drivers
v0000028687fc79c0_0 .net "Regwrite", 0 0, v0000028687fc1a90_0;  1 drivers
v0000028687fc7600_0 .net *"_ivl_4", 0 0, L_0000028687f505f0;  1 drivers
v0000028687fc7240_0 .net "alu_DMEM", 31 0, L_0000028687f51000;  alias, 1 drivers
v0000028687fc62a0_0 .net "alu_EX", 31 0, v0000028687fbbe20_0;  1 drivers
v0000028687fc65c0_0 .net "alu_MEM", 31 0, v0000028687fbb060_0;  1 drivers
v0000028687fc7740_0 .net "alu_WB", 31 0, v0000028687fbf300_0;  1 drivers
v0000028687fc6f20_0 .net "alu_b", 31 0, v0000028687fc4e00_0;  1 drivers
v0000028687fc7d80_0 .net "alusrc_EX", 0 0, v0000028687fbdc50_0;  1 drivers
v0000028687fc6340_0 .net "branch_EX", 0 0, v0000028687fc0520_0;  1 drivers
v0000028687fc6660_0 .net "branch_MEM", 0 0, v0000028687fbb880_0;  1 drivers
v0000028687fc7060_0 .net "clk", 0 0, v0000028687fca7d0_0;  1 drivers
v0000028687fc7a60_0 .net "flush", 0 0, L_0000028687f50430;  1 drivers
v0000028687fc6700_0 .net "fun3_EX", 2 0, v0000028687fc0de0_0;  1 drivers
v0000028687fc6840_0 .net "fun7_EX", 6 0, v0000028687fc0160_0;  1 drivers
v0000028687fc77e0_0 .net "funct3", 2 0, L_0000028687fcc2b0;  1 drivers
v0000028687fc68e0_0 .net "funct7", 6 0, L_0000028687fca690;  1 drivers
v0000028687fc6980_0 .net "imm_data", 31 0, L_0000028687fca730;  1 drivers
v0000028687fc6c00_0 .net "imm_data_EX", 31 0, v0000028687fbf8a0_0;  1 drivers
v0000028687fc6ca0_0 .net "ir", 31 0, v0000028687fcb6d0_0;  alias, 1 drivers
v0000028687fc72e0_0 .net "ir_ID", 31 0, v0000028687fc0b60_0;  1 drivers
v0000028687fc7420_0 .net "memread_EX", 0 0, v0000028687fbf620_0;  1 drivers
v0000028687fc7ce0_0 .net "memread_MEM", 0 0, v0000028687fbc3c0_0;  1 drivers
v0000028687fc7880_0 .net "memtoreg_EX", 0 0, v0000028687fc05c0_0;  1 drivers
v0000028687fc7920_0 .net "memtoreg_MEM", 0 0, v0000028687fbb2e0_0;  1 drivers
v0000028687fc7b00_0 .net "memtoreg_WB", 0 0, v0000028687fbf6c0_0;  1 drivers
v0000028687fc7ba0_0 .net "memwrite", 0 0, v0000028687fc1e50_0;  1 drivers
v0000028687fc7c40_0 .net "memwrite_EX", 0 0, v0000028687fbf260_0;  1 drivers
v0000028687fc7e20_0 .net "memwrite_MEM", 0 0, v0000028687fbb380_0;  alias, 1 drivers
v0000028687fc7ec0_0 .net "non_operation", 0 0, L_000002868802c140;  1 drivers
v0000028687fcd930_0 .net "opcode", 6 0, L_0000028687fcb4f0;  1 drivers
v0000028687fcca30_0 .net "opcode_EX", 6 0, v0000028687fc0480_0;  1 drivers
v0000028687fcccb0_0 .net "pc_EX", 31 0, v0000028687fbf4e0_0;  1 drivers
v0000028687fcdcf0_0 .net "pc_ID", 31 0, v0000028687fc0ca0_0;  1 drivers
v0000028687fcdd90_0 .net "pc_adder_out", 31 0, L_0000028687fcc210;  1 drivers
v0000028687fcce90_0 .net "pc_branch_EX", 31 0, L_0000028687fcaa50;  1 drivers
v0000028687fcde30_0 .net "pc_branch_MEM", 31 0, v0000028687fbb9c0_0;  1 drivers
v0000028687fccf30_0 .net "pc_in", 31 0, v0000028687fc4220_0;  1 drivers
v0000028687fcd9d0_0 .net "pc_out", 31 0, v0000028687fc3b40_0;  alias, 1 drivers
v0000028687fcded0_0 .net "rd", 4 0, L_0000028687fcac30;  1 drivers
v0000028687fccc10_0 .net "rd_EX", 4 0, v0000028687fbfb20_0;  1 drivers
v0000028687fcd1b0_0 .net "rd_MEM", 4 0, v0000028687fbb420_0;  1 drivers
v0000028687fcdf70_0 .net "rd_WB", 4 0, v0000028687fbf940_0;  1 drivers
v0000028687fcd250_0 .net "rdata1", 31 0, v0000028687fc6d40_0;  1 drivers
v0000028687fccfd0_0 .net "rdata2", 31 0, v0000028687fc6160_0;  1 drivers
v0000028687fccd50_0 .net "readdata1_EX", 31 0, v0000028687fc0f20_0;  1 drivers
v0000028687fcd070_0 .net "readdata2_EX", 31 0, v0000028687fc0840_0;  1 drivers
v0000028687fcd610_0 .net "readdata_MEM", 31 0, v0000028687fcd430_0;  alias, 1 drivers
v0000028687fcd890_0 .net "readdata_WB", 31 0, v0000028687fbfda0_0;  1 drivers
v0000028687fcd4d0_0 .net "regwrite_EX", 0 0, v0000028687fc0200_0;  1 drivers
v0000028687fcd6b0_0 .net "regwrite_MEM", 0 0, v0000028687fbb4c0_0;  1 drivers
v0000028687fccad0_0 .net "regwrite_WB", 0 0, v0000028687fc1db0_0;  1 drivers
v0000028687fcd110_0 .net "rs1", 4 0, L_0000028687fcaaf0;  1 drivers
v0000028687fcdbb0_0 .net "rs1_EX", 4 0, v0000028687fc02a0_0;  1 drivers
v0000028687fcd570_0 .net "rs2", 4 0, L_0000028687fcc490;  1 drivers
v0000028687fccdf0_0 .net "rs2_EX", 4 0, v0000028687fc03e0_0;  1 drivers
v0000028687fcda70_0 .net "rst", 0 0, v0000028687fcbbd0_0;  1 drivers
v0000028687fcd2f0_0 .net "stall", 0 0, L_0000028688030f40;  1 drivers
v0000028687fccb70_0 .net "wb_data", 31 0, v0000028687fc3320_0;  1 drivers
v0000028687fcd750_0 .net "writedata_DMEM", 31 0, L_0000028687f50350;  alias, 1 drivers
v0000028687fcc990_0 .net "writedata_MEM", 31 0, v0000028687fbbf60_0;  1 drivers
v0000028687fcdb10_0 .net "zero_MEM", 0 0, v0000028687fbcbe0_0;  1 drivers
S_0000028687e1e750 .scope module, "ALU" "ALU" 4 233, 5 2 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /INPUT 32 "operand1";
    .port_info 4 /INPUT 32 "operand2";
    .port_info 5 /OUTPUT 32 "alu_out";
    .port_info 6 /OUTPUT 1 "non_operation";
L_0000028687fd04a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687dda880_0 .net/2u *"_ivl_0", 31 0, L_0000028687fd04a8;  1 drivers
v0000028687e5c050_0 .net *"_ivl_2", 0 0, L_0000028687fcb270;  1 drivers
L_0000028687fd04f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028687fbc140_0 .net/2u *"_ivl_4", 0 0, L_0000028687fd04f0;  1 drivers
L_0000028687fd0538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028687fbc820_0 .net/2u *"_ivl_6", 0 0, L_0000028687fd0538;  1 drivers
v0000028687fbbe20_0 .var "alu_out", 31 0;
v0000028687fbc5a0_0 .net "func3", 2 0, v0000028687fc0de0_0;  alias, 1 drivers
v0000028687fbc0a0_0 .net "func7", 6 0, v0000028687fc0160_0;  alias, 1 drivers
v0000028687fbb1a0_0 .net "non_operation", 0 0, L_000002868802c140;  alias, 1 drivers
v0000028687fbb740_0 .net "opcode", 6 0, v0000028687fc0480_0;  alias, 1 drivers
v0000028687fbc1e0_0 .net "operand1", 31 0, v0000028687fc40e0_0;  alias, 1 drivers
v0000028687fbb920_0 .net "operand2", 31 0, v0000028687fc4e00_0;  alias, 1 drivers
E_0000028687f46230/0 .event anyedge, v0000028687fbb740_0, v0000028687fbc5a0_0, v0000028687fbc1e0_0, v0000028687fbb920_0;
E_0000028687f46230/1 .event anyedge, v0000028687fbbe20_0, v0000028687fbc0a0_0;
E_0000028687f46230 .event/or E_0000028687f46230/0, E_0000028687f46230/1;
L_0000028687fcb270 .cmp/eq 32, v0000028687fbbe20_0, L_0000028687fd04a8;
L_000002868802c140 .functor MUXZ 1, L_0000028687fd0538, L_0000028687fd04f0, L_0000028687fcb270, C4<>;
S_0000028687e1e8e0 .scope module, "Decoder" "Decoder" 4 135, 6 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "ir";
    .port_info 1 /OUTPUT 5 "rs1";
    .port_info 2 /OUTPUT 5 "rs2";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 7 "opcode";
    .port_info 5 /OUTPUT 3 "fun3";
    .port_info 6 /OUTPUT 7 "fun7";
v0000028687fbcf00_0 .net "fun3", 2 0, L_0000028687fcc2b0;  alias, 1 drivers
v0000028687fbc640_0 .net "fun7", 6 0, L_0000028687fca690;  alias, 1 drivers
v0000028687fbb7e0_0 .net "ir", 31 0, v0000028687fc0b60_0;  alias, 1 drivers
v0000028687fbc280_0 .net "opcode", 6 0, L_0000028687fcb4f0;  alias, 1 drivers
v0000028687fbce60_0 .net "rd", 4 0, L_0000028687fcac30;  alias, 1 drivers
v0000028687fbbc40_0 .net "rs1", 4 0, L_0000028687fcaaf0;  alias, 1 drivers
v0000028687fbc320_0 .net "rs2", 4 0, L_0000028687fcc490;  alias, 1 drivers
L_0000028687fcaaf0 .part v0000028687fc0b60_0, 15, 5;
L_0000028687fcc490 .part v0000028687fc0b60_0, 20, 5;
L_0000028687fcac30 .part v0000028687fc0b60_0, 7, 5;
L_0000028687fcb4f0 .part v0000028687fc0b60_0, 0, 7;
L_0000028687fcc2b0 .part v0000028687fc0b60_0, 12, 3;
L_0000028687fca690 .part v0000028687fc0b60_0, 25, 7;
S_0000028687e1ea70 .scope module, "EXMEM" "EXMEM" 4 244, 7 2 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_branch_EX";
    .port_info 3 /INPUT 32 "alu_EX";
    .port_info 4 /INPUT 1 "non_operation";
    .port_info 5 /INPUT 32 "writedata_EX";
    .port_info 6 /INPUT 5 "rd_EX";
    .port_info 7 /INPUT 1 "branch_EX";
    .port_info 8 /INPUT 1 "memread_EX";
    .port_info 9 /INPUT 1 "memtoreg_EX";
    .port_info 10 /INPUT 1 "memwrite_EX";
    .port_info 11 /INPUT 1 "regwrite_EX";
    .port_info 12 /INPUT 1 "flush";
    .port_info 13 /INPUT 1 "branch_taken_EX";
    .port_info 14 /OUTPUT 32 "pc_branch_MEM";
    .port_info 15 /OUTPUT 1 "zero_MEM";
    .port_info 16 /OUTPUT 32 "alu_MEM";
    .port_info 17 /OUTPUT 32 "writedata_MEM";
    .port_info 18 /OUTPUT 5 "rd_MEM";
    .port_info 19 /OUTPUT 1 "branch_MEM";
    .port_info 20 /OUTPUT 1 "memread_MEM";
    .port_info 21 /OUTPUT 1 "memtoreg_MEM";
    .port_info 22 /OUTPUT 1 "memwrite_MEM";
    .port_info 23 /OUTPUT 1 "regwrite_MEM";
    .port_info 24 /OUTPUT 1 "branch_taken_MEM";
v0000028687fbb100_0 .net "alu_EX", 31 0, v0000028687fbbe20_0;  alias, 1 drivers
v0000028687fbb060_0 .var "alu_MEM", 31 0;
v0000028687fbc8c0_0 .net "branch_EX", 0 0, v0000028687fc0520_0;  alias, 1 drivers
v0000028687fbb880_0 .var "branch_MEM", 0 0;
o0000028687f63a78 .functor BUFZ 1, C4<z>; HiZ drive
v0000028687fbbce0_0 .net "branch_taken_EX", 0 0, o0000028687f63a78;  0 drivers
v0000028687fbcdc0_0 .var "branch_taken_MEM", 0 0;
v0000028687fbc500_0 .net "clk", 0 0, v0000028687fca7d0_0;  alias, 1 drivers
v0000028687fbc960_0 .net "flush", 0 0, L_0000028687f50430;  alias, 1 drivers
v0000028687fbb240_0 .net "memread_EX", 0 0, v0000028687fbf620_0;  alias, 1 drivers
v0000028687fbc3c0_0 .var "memread_MEM", 0 0;
v0000028687fbc460_0 .net "memtoreg_EX", 0 0, v0000028687fc05c0_0;  alias, 1 drivers
v0000028687fbb2e0_0 .var "memtoreg_MEM", 0 0;
v0000028687fbc6e0_0 .net "memwrite_EX", 0 0, v0000028687fbf260_0;  alias, 1 drivers
v0000028687fbb380_0 .var "memwrite_MEM", 0 0;
v0000028687fbcc80_0 .net "non_operation", 0 0, L_000002868802c140;  alias, 1 drivers
v0000028687fbc780_0 .net "pc_branch_EX", 31 0, L_0000028687fcaa50;  alias, 1 drivers
v0000028687fbb9c0_0 .var "pc_branch_MEM", 31 0;
v0000028687fbcb40_0 .net "rd_EX", 4 0, v0000028687fbfb20_0;  alias, 1 drivers
v0000028687fbb420_0 .var "rd_MEM", 4 0;
v0000028687fbca00_0 .net "regwrite_EX", 0 0, v0000028687fc0200_0;  alias, 1 drivers
v0000028687fbb4c0_0 .var "regwrite_MEM", 0 0;
v0000028687fbb600_0 .net "rst", 0 0, v0000028687fcbbd0_0;  alias, 1 drivers
v0000028687fbcaa0_0 .net "writedata_EX", 31 0, v0000028687fc3640_0;  alias, 1 drivers
v0000028687fbbf60_0 .var "writedata_MEM", 31 0;
v0000028687fbcbe0_0 .var "zero_MEM", 0 0;
E_0000028687f461f0 .event posedge, v0000028687fbc500_0;
S_0000028687e2bd20 .scope module, "Forward" "Forward" 4 318, 8 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "RS1";
    .port_info 1 /INPUT 5 "RS2";
    .port_info 2 /INPUT 5 "rdMem";
    .port_info 3 /INPUT 5 "rdWb";
    .port_info 4 /INPUT 1 "regWrite_Wb";
    .port_info 5 /INPUT 1 "regWrite_Mem";
    .port_info 6 /OUTPUT 2 "Forward_A";
    .port_info 7 /OUTPUT 2 "Forward_B";
L_0000028687e36ab0 .functor AND 1, L_000002868802d900, v0000028687fbb4c0_0, C4<1>, C4<1>;
L_0000028687e373e0 .functor AND 1, L_0000028687e36ab0, L_000002868802c5a0, C4<1>, C4<1>;
L_0000028687e11f20 .functor AND 1, L_000002868802d040, v0000028687fc1db0_0, C4<1>, C4<1>;
L_0000028688030680 .functor AND 1, L_0000028687e11f20, L_000002868802cbe0, C4<1>, C4<1>;
L_00000286880305a0 .functor AND 1, L_0000028688030680, L_000002868802d360, C4<1>, C4<1>;
L_0000028688030a70 .functor AND 1, L_000002868802ce60, v0000028687fbb4c0_0, C4<1>, C4<1>;
L_0000028688030a00 .functor AND 1, L_0000028688030a70, L_000002868802e120, C4<1>, C4<1>;
L_0000028688030920 .functor AND 1, L_000002868802d9a0, v0000028687fc1db0_0, C4<1>, C4<1>;
L_0000028688030bc0 .functor AND 1, L_0000028688030920, L_000002868802d860, C4<1>, C4<1>;
L_0000028688030990 .functor AND 1, L_0000028688030bc0, L_000002868802da40, C4<1>, C4<1>;
v0000028687fbb6a0_0 .net "Forward_A", 1 0, L_000002868802e080;  alias, 1 drivers
v0000028687fbc000_0 .net "Forward_A_EXMEM", 0 0, L_0000028687e373e0;  1 drivers
v0000028687fbcd20_0 .net "Forward_A_MEMWB", 0 0, L_00000286880305a0;  1 drivers
v0000028687fbba60_0 .net "Forward_B", 1 0, L_000002868802e6c0;  alias, 1 drivers
v0000028687fbbb00_0 .net "Forward_B_EXMEM", 0 0, L_0000028688030a00;  1 drivers
v0000028687fbbba0_0 .net "Forward_B_MEMWB", 0 0, L_0000028688030990;  1 drivers
v0000028687fbb560_0 .net "RS1", 4 0, v0000028687fc02a0_0;  alias, 1 drivers
v0000028687fbbd80_0 .net "RS2", 4 0, v0000028687fc03e0_0;  alias, 1 drivers
v0000028687fbbec0_0 .net *"_ivl_0", 0 0, L_000002868802d900;  1 drivers
v0000028687fbe8d0_0 .net *"_ivl_10", 0 0, L_000002868802c5a0;  1 drivers
v0000028687fbdf70_0 .net *"_ivl_14", 0 0, L_000002868802d040;  1 drivers
v0000028687fbe470_0 .net *"_ivl_17", 0 0, L_0000028687e11f20;  1 drivers
v0000028687fbebf0_0 .net *"_ivl_18", 31 0, L_000002868802dfe0;  1 drivers
L_0000028687fd0610 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fbef10_0 .net *"_ivl_21", 26 0, L_0000028687fd0610;  1 drivers
L_0000028687fd0658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fbe290_0 .net/2u *"_ivl_22", 31 0, L_0000028687fd0658;  1 drivers
v0000028687fbdd90_0 .net *"_ivl_24", 0 0, L_000002868802cbe0;  1 drivers
v0000028687fbd250_0 .net *"_ivl_27", 0 0, L_0000028688030680;  1 drivers
v0000028687fbea10_0 .net *"_ivl_29", 0 0, L_000002868802d360;  1 drivers
v0000028687fbdb10_0 .net *"_ivl_3", 0 0, L_0000028687e36ab0;  1 drivers
L_0000028687fd06a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028687fbd6b0_0 .net/2u *"_ivl_32", 1 0, L_0000028687fd06a0;  1 drivers
L_0000028687fd06e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028687fbd930_0 .net/2u *"_ivl_34", 1 0, L_0000028687fd06e8;  1 drivers
L_0000028687fd0730 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028687fbeab0_0 .net/2u *"_ivl_36", 1 0, L_0000028687fd0730;  1 drivers
v0000028687fbe330_0 .net *"_ivl_38", 1 0, L_000002868802c640;  1 drivers
v0000028687fbe650_0 .net *"_ivl_4", 31 0, L_000002868802d7c0;  1 drivers
v0000028687fbeb50_0 .net *"_ivl_42", 0 0, L_000002868802ce60;  1 drivers
v0000028687fbec90_0 .net *"_ivl_45", 0 0, L_0000028688030a70;  1 drivers
v0000028687fbe3d0_0 .net *"_ivl_46", 31 0, L_000002868802d720;  1 drivers
L_0000028687fd0778 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fbd110_0 .net *"_ivl_49", 26 0, L_0000028687fd0778;  1 drivers
L_0000028687fd07c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fbe510_0 .net/2u *"_ivl_50", 31 0, L_0000028687fd07c0;  1 drivers
v0000028687fbed30_0 .net *"_ivl_52", 0 0, L_000002868802e120;  1 drivers
v0000028687fbe5b0_0 .net *"_ivl_56", 0 0, L_000002868802d9a0;  1 drivers
v0000028687fbd610_0 .net *"_ivl_59", 0 0, L_0000028688030920;  1 drivers
v0000028687fbdbb0_0 .net *"_ivl_60", 31 0, L_000002868802c6e0;  1 drivers
L_0000028687fd0808 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fbde30_0 .net *"_ivl_63", 26 0, L_0000028687fd0808;  1 drivers
L_0000028687fd0850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fbdcf0_0 .net/2u *"_ivl_64", 31 0, L_0000028687fd0850;  1 drivers
v0000028687fbedd0_0 .net *"_ivl_66", 0 0, L_000002868802d860;  1 drivers
v0000028687fbee70_0 .net *"_ivl_69", 0 0, L_0000028688030bc0;  1 drivers
L_0000028687fd0580 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fbd070_0 .net *"_ivl_7", 26 0, L_0000028687fd0580;  1 drivers
v0000028687fbd390_0 .net *"_ivl_71", 0 0, L_000002868802da40;  1 drivers
L_0000028687fd0898 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028687fbd9d0_0 .net/2u *"_ivl_74", 1 0, L_0000028687fd0898;  1 drivers
L_0000028687fd08e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028687fbe830_0 .net/2u *"_ivl_76", 1 0, L_0000028687fd08e0;  1 drivers
L_0000028687fd0928 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028687fbd1b0_0 .net/2u *"_ivl_78", 1 0, L_0000028687fd0928;  1 drivers
L_0000028687fd05c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fbd2f0_0 .net/2u *"_ivl_8", 31 0, L_0000028687fd05c8;  1 drivers
v0000028687fbd430_0 .net *"_ivl_80", 1 0, L_000002868802e8a0;  1 drivers
v0000028687fbd4d0_0 .net "rdMem", 4 0, v0000028687fbb420_0;  alias, 1 drivers
v0000028687fbe6f0_0 .net "rdWb", 4 0, v0000028687fbf940_0;  alias, 1 drivers
v0000028687fbe970_0 .net "regWrite_Mem", 0 0, v0000028687fbb4c0_0;  alias, 1 drivers
v0000028687fbe790_0 .net "regWrite_Wb", 0 0, v0000028687fc1db0_0;  alias, 1 drivers
L_000002868802d900 .cmp/eq 5, v0000028687fbb420_0, v0000028687fc02a0_0;
L_000002868802d7c0 .concat [ 5 27 0 0], v0000028687fbb420_0, L_0000028687fd0580;
L_000002868802c5a0 .cmp/ne 32, L_000002868802d7c0, L_0000028687fd05c8;
L_000002868802d040 .cmp/eq 5, v0000028687fbf940_0, v0000028687fc02a0_0;
L_000002868802dfe0 .concat [ 5 27 0 0], v0000028687fbf940_0, L_0000028687fd0610;
L_000002868802cbe0 .cmp/ne 32, L_000002868802dfe0, L_0000028687fd0658;
L_000002868802d360 .reduce/nor L_0000028687e373e0;
L_000002868802c640 .functor MUXZ 2, L_0000028687fd0730, L_0000028687fd06e8, L_00000286880305a0, C4<>;
L_000002868802e080 .functor MUXZ 2, L_000002868802c640, L_0000028687fd06a0, L_0000028687e373e0, C4<>;
L_000002868802ce60 .cmp/eq 5, v0000028687fbb420_0, v0000028687fc03e0_0;
L_000002868802d720 .concat [ 5 27 0 0], v0000028687fbb420_0, L_0000028687fd0778;
L_000002868802e120 .cmp/ne 32, L_000002868802d720, L_0000028687fd07c0;
L_000002868802d9a0 .cmp/eq 5, v0000028687fbf940_0, v0000028687fc03e0_0;
L_000002868802c6e0 .concat [ 5 27 0 0], v0000028687fbf940_0, L_0000028687fd0808;
L_000002868802d860 .cmp/ne 32, L_000002868802c6e0, L_0000028687fd0850;
L_000002868802da40 .reduce/nor L_0000028688030a00;
L_000002868802e8a0 .functor MUXZ 2, L_0000028687fd0928, L_0000028687fd08e0, L_0000028688030990, C4<>;
L_000002868802e6c0 .functor MUXZ 2, L_000002868802e8a0, L_0000028687fd0898, L_0000028688030a00, C4<>;
S_0000028687e2beb0 .scope module, "Hazard" "Hazard" 4 329, 9 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "memread_EX";
    .port_info 1 /INPUT 32 "ir_ID";
    .port_info 2 /INPUT 5 "rd_EX";
    .port_info 3 /OUTPUT 1 "stall";
L_0000028688030140 .functor OR 1, L_000002868802e620, L_000002868802d220, C4<0>, C4<0>;
L_0000028688030f40 .functor AND 1, v0000028687fbf620_0, L_0000028688030140, C4<1>, C4<1>;
v0000028687fbd570_0 .net *"_ivl_4", 0 0, L_000002868802e620;  1 drivers
v0000028687fbd750_0 .net *"_ivl_6", 0 0, L_000002868802d220;  1 drivers
v0000028687fbe0b0_0 .net *"_ivl_9", 0 0, L_0000028688030140;  1 drivers
v0000028687fbe150_0 .net "ir_ID", 31 0, v0000028687fc0b60_0;  alias, 1 drivers
v0000028687fbd7f0_0 .net "memread_EX", 0 0, v0000028687fbf620_0;  alias, 1 drivers
v0000028687fbd890_0 .net "rd_EX", 4 0, v0000028687fbfb20_0;  alias, 1 drivers
v0000028687fbded0_0 .net "rs1_IFID", 4 0, L_000002868802dae0;  1 drivers
v0000028687fbda70_0 .net "rs2_IFID", 4 0, L_000002868802d400;  1 drivers
v0000028687fbe1f0_0 .net "stall", 0 0, L_0000028688030f40;  alias, 1 drivers
L_000002868802dae0 .part v0000028687fc0b60_0, 15, 5;
L_000002868802d400 .part v0000028687fc0b60_0, 20, 5;
L_000002868802e620 .cmp/eq 5, v0000028687fbfb20_0, L_000002868802dae0;
L_000002868802d220 .cmp/eq 5, v0000028687fbfb20_0, L_000002868802d400;
S_0000028687dc2f50 .scope module, "IDEX" "IDEX" 4 166, 10 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "opcode_ID";
    .port_info 3 /INPUT 3 "fun3_ID";
    .port_info 4 /INPUT 7 "fun7_ID";
    .port_info 5 /INPUT 32 "pc_ID";
    .port_info 6 /INPUT 32 "readdata1_ID";
    .port_info 7 /INPUT 32 "readdata2_ID";
    .port_info 8 /INPUT 32 "imm_data_ID";
    .port_info 9 /INPUT 5 "rs1_ID";
    .port_info 10 /INPUT 5 "rs2_ID";
    .port_info 11 /INPUT 5 "rd_ID";
    .port_info 12 /INPUT 1 "branch_ID";
    .port_info 13 /INPUT 1 "memread_ID";
    .port_info 14 /INPUT 1 "memtoreg_ID";
    .port_info 15 /INPUT 1 "memwrite_ID";
    .port_info 16 /INPUT 1 "alusrc_ID";
    .port_info 17 /INPUT 1 "regwrite_ID";
    .port_info 18 /INPUT 1 "flush";
    .port_info 19 /OUTPUT 32 "pc_EX";
    .port_info 20 /OUTPUT 5 "rs1_EX";
    .port_info 21 /OUTPUT 5 "rs2_EX";
    .port_info 22 /OUTPUT 5 "rd_EX";
    .port_info 23 /OUTPUT 32 "imm_data_EX";
    .port_info 24 /OUTPUT 32 "readdata1_EX";
    .port_info 25 /OUTPUT 32 "readdata2_EX";
    .port_info 26 /OUTPUT 7 "opcode_EX";
    .port_info 27 /OUTPUT 3 "fun3_EX";
    .port_info 28 /OUTPUT 7 "fun7_EX";
    .port_info 29 /OUTPUT 1 "branch_EX";
    .port_info 30 /OUTPUT 1 "memread_EX";
    .port_info 31 /OUTPUT 1 "memtoreg_EX";
    .port_info 32 /OUTPUT 1 "memwrite_EX";
    .port_info 33 /OUTPUT 1 "regwrite_EX";
    .port_info 34 /OUTPUT 1 "alusrc_EX";
v0000028687fbdc50_0 .var "alusrc_EX", 0 0;
v0000028687fbe010_0 .net "alusrc_ID", 0 0, v0000028687fc1090_0;  alias, 1 drivers
v0000028687fc0520_0 .var "branch_EX", 0 0;
v0000028687fbf9e0_0 .net "branch_ID", 0 0, v0000028687fc2350_0;  alias, 1 drivers
v0000028687fbfe40_0 .net "clk", 0 0, v0000028687fca7d0_0;  alias, 1 drivers
v0000028687fc00c0_0 .net "flush", 0 0, L_0000028687f50430;  alias, 1 drivers
v0000028687fc0de0_0 .var "fun3_EX", 2 0;
v0000028687fbf760_0 .net "fun3_ID", 2 0, L_0000028687fcc2b0;  alias, 1 drivers
v0000028687fc0160_0 .var "fun7_EX", 6 0;
v0000028687fbfd00_0 .net "fun7_ID", 6 0, L_0000028687fca690;  alias, 1 drivers
v0000028687fbf8a0_0 .var "imm_data_EX", 31 0;
v0000028687fc0700_0 .net "imm_data_ID", 31 0, L_0000028687fca730;  alias, 1 drivers
v0000028687fbf620_0 .var "memread_EX", 0 0;
v0000028687fbfa80_0 .net "memread_ID", 0 0, v0000028687fc1810_0;  alias, 1 drivers
v0000028687fc05c0_0 .var "memtoreg_EX", 0 0;
v0000028687fbff80_0 .net "memtoreg_ID", 0 0, v0000028687fc1bd0_0;  alias, 1 drivers
v0000028687fbf260_0 .var "memwrite_EX", 0 0;
v0000028687fc0e80_0 .net "memwrite_ID", 0 0, v0000028687fc1e50_0;  alias, 1 drivers
v0000028687fc0480_0 .var "opcode_EX", 6 0;
v0000028687fbfee0_0 .net "opcode_ID", 6 0, L_0000028687fcb4f0;  alias, 1 drivers
v0000028687fbf4e0_0 .var "pc_EX", 31 0;
v0000028687fbf120_0 .net "pc_ID", 31 0, v0000028687fc0ca0_0;  alias, 1 drivers
v0000028687fbfb20_0 .var "rd_EX", 4 0;
v0000028687fc0660_0 .net "rd_ID", 4 0, L_0000028687fcac30;  alias, 1 drivers
v0000028687fc0f20_0 .var "readdata1_EX", 31 0;
v0000028687fc07a0_0 .net "readdata1_ID", 31 0, v0000028687fc6d40_0;  alias, 1 drivers
v0000028687fc0840_0 .var "readdata2_EX", 31 0;
v0000028687fc0340_0 .net "readdata2_ID", 31 0, v0000028687fc6160_0;  alias, 1 drivers
v0000028687fc0200_0 .var "regwrite_EX", 0 0;
v0000028687fbf440_0 .net "regwrite_ID", 0 0, v0000028687fc1a90_0;  alias, 1 drivers
v0000028687fc02a0_0 .var "rs1_EX", 4 0;
v0000028687fc08e0_0 .net "rs1_ID", 4 0, L_0000028687fcaaf0;  alias, 1 drivers
v0000028687fc03e0_0 .var "rs2_EX", 4 0;
v0000028687fbf080_0 .net "rs2_ID", 4 0, L_0000028687fcc490;  alias, 1 drivers
v0000028687fc0980_0 .net "rst", 0 0, v0000028687fcbbd0_0;  alias, 1 drivers
S_0000028687dd0fd0 .scope module, "IFID" "IFID" 4 123, 11 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ir_IF";
    .port_info 3 /INPUT 32 "pc_IF";
    .port_info 4 /INPUT 1 "flush";
    .port_info 5 /INPUT 1 "hazard_ifid";
    .port_info 6 /OUTPUT 32 "ir_ID";
    .port_info 7 /OUTPUT 32 "pc_ID";
v0000028687fc0020_0 .net "clk", 0 0, v0000028687fca7d0_0;  alias, 1 drivers
v0000028687fc0a20_0 .net "flush", 0 0, L_0000028687f50430;  alias, 1 drivers
v0000028687fc0ac0_0 .net "hazard_ifid", 0 0, L_0000028688030f40;  alias, 1 drivers
v0000028687fc0b60_0 .var "ir_ID", 31 0;
v0000028687fc0c00_0 .net "ir_IF", 31 0, v0000028687fcb6d0_0;  alias, 1 drivers
v0000028687fc0ca0_0 .var "pc_ID", 31 0;
v0000028687fc0d40_0 .net "pc_IF", 31 0, v0000028687fc3b40_0;  alias, 1 drivers
v0000028687fbf3a0_0 .net "rst", 0 0, v0000028687fcbbd0_0;  alias, 1 drivers
S_0000028687dd1160 .scope module, "MEMWB" "MEMWB" 4 283, 12 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "readdata_MEM";
    .port_info 3 /INPUT 32 "alu_MEM";
    .port_info 4 /INPUT 5 "rd_MEM";
    .port_info 5 /INPUT 1 "memtoreg_MEM";
    .port_info 6 /INPUT 1 "regwrite_MEM";
    .port_info 7 /OUTPUT 32 "readdata_WB";
    .port_info 8 /OUTPUT 32 "alu_WB";
    .port_info 9 /OUTPUT 5 "rd_WB";
    .port_info 10 /OUTPUT 1 "memtoreg_WB";
    .port_info 11 /OUTPUT 1 "regwrite_WB";
v0000028687fbf1c0_0 .net "alu_MEM", 31 0, v0000028687fbb060_0;  alias, 1 drivers
v0000028687fbf300_0 .var "alu_WB", 31 0;
v0000028687fbfbc0_0 .net "clk", 0 0, v0000028687fca7d0_0;  alias, 1 drivers
v0000028687fbf580_0 .net "memtoreg_MEM", 0 0, v0000028687fbb2e0_0;  alias, 1 drivers
v0000028687fbf6c0_0 .var "memtoreg_WB", 0 0;
v0000028687fbf800_0 .net "rd_MEM", 4 0, v0000028687fbb420_0;  alias, 1 drivers
v0000028687fbf940_0 .var "rd_WB", 4 0;
v0000028687fbfc60_0 .net "readdata_MEM", 31 0, v0000028687fcd430_0;  alias, 1 drivers
v0000028687fbfda0_0 .var "readdata_WB", 31 0;
v0000028687fc1590_0 .net "regwrite_MEM", 0 0, v0000028687fbb4c0_0;  alias, 1 drivers
v0000028687fc1db0_0 .var "regwrite_WB", 0 0;
v0000028687fc2a30_0 .net "rst", 0 0, v0000028687fcbbd0_0;  alias, 1 drivers
S_0000028687dd12f0 .scope module, "add1" "adder" 4 227, 13 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000028687fc2df0_0 .net "a", 31 0, v0000028687fbf4e0_0;  alias, 1 drivers
v0000028687fc2d50_0 .net "b", 31 0, v0000028687fbf8a0_0;  alias, 1 drivers
v0000028687fc1950_0 .net "sum", 31 0, L_0000028687fcaa50;  alias, 1 drivers
L_0000028687fcaa50 .arith/sum 32, v0000028687fbf4e0_0, v0000028687fbf8a0_0;
S_0000028687e23200 .scope module, "controller" "controller" 4 306, 14 2 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 1 "memtoreg";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "aluSrc";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 2 "Aluop";
v0000028687fc2f30_0 .var "Aluop", 1 0;
v0000028687fc1090_0 .var "aluSrc", 0 0;
v0000028687fc2350_0 .var "branch", 0 0;
v0000028687fc1810_0 .var "memread", 0 0;
v0000028687fc1bd0_0 .var "memtoreg", 0 0;
v0000028687fc1e50_0 .var "memwrite", 0 0;
v0000028687fc19f0_0 .net "opcode", 6 0, L_0000028687fcb4f0;  alias, 1 drivers
v0000028687fc1a90_0 .var "regwrite", 0 0;
v0000028687fc1310_0 .net "stall", 0 0, L_0000028688030f40;  alias, 1 drivers
E_0000028687f46930 .event anyedge, v0000028687fbe1f0_0, v0000028687fbc280_0;
S_0000028687e23390 .scope module, "imm" "imm" 4 158, 15 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "ir";
    .port_info 1 /OUTPUT 32 "imme";
L_0000028687f504a0 .functor OR 1, L_0000028687fcc5d0, L_0000028687fcb310, C4<0>, C4<0>;
L_0000028687f50580 .functor OR 1, L_0000028687f504a0, L_0000028687fcb090, C4<0>, C4<0>;
L_0000028687e36d50 .functor OR 1, L_0000028687fcc710, L_0000028687fcb130, C4<0>, C4<0>;
v0000028687fc1b30_0 .net *"_ivl_1", 6 0, L_0000028687fcaff0;  1 drivers
v0000028687fc1770_0 .net *"_ivl_10", 0 0, L_0000028687fcb310;  1 drivers
L_0000028687fd0460 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fc1c70_0 .net/2u *"_ivl_100", 31 0, L_0000028687fd0460;  1 drivers
v0000028687fc1450_0 .net *"_ivl_102", 31 0, L_0000028687fca0f0;  1 drivers
v0000028687fc25d0_0 .net *"_ivl_104", 31 0, L_0000028687fca410;  1 drivers
v0000028687fc1630_0 .net *"_ivl_106", 31 0, L_0000028687fca550;  1 drivers
v0000028687fc1d10_0 .net *"_ivl_108", 31 0, L_0000028687fca5f0;  1 drivers
v0000028687fc2e90_0 .net *"_ivl_13", 0 0, L_0000028687f504a0;  1 drivers
v0000028687fc23f0_0 .net *"_ivl_15", 6 0, L_0000028687fcacd0;  1 drivers
L_0000028687fd0190 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000028687fc2170_0 .net/2u *"_ivl_16", 6 0, L_0000028687fd0190;  1 drivers
v0000028687fc2490_0 .net *"_ivl_18", 0 0, L_0000028687fcb090;  1 drivers
L_0000028687fd0100 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000028687fc13b0_0 .net/2u *"_ivl_2", 6 0, L_0000028687fd0100;  1 drivers
v0000028687fc1130_0 .net *"_ivl_21", 0 0, L_0000028687f50580;  1 drivers
L_0000028687fd01d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fc28f0_0 .net/2u *"_ivl_22", 19 0, L_0000028687fd01d8;  1 drivers
v0000028687fc11d0_0 .net *"_ivl_25", 11 0, L_0000028687fca230;  1 drivers
v0000028687fc2530_0 .net *"_ivl_26", 31 0, L_0000028687fcad70;  1 drivers
v0000028687fc2670_0 .net *"_ivl_29", 6 0, L_0000028687fcbd10;  1 drivers
L_0000028687fd0220 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000028687fc1ef0_0 .net/2u *"_ivl_30", 6 0, L_0000028687fd0220;  1 drivers
v0000028687fc2710_0 .net *"_ivl_32", 0 0, L_0000028687fcae10;  1 drivers
L_0000028687fd0268 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fc27b0_0 .net/2u *"_ivl_34", 19 0, L_0000028687fd0268;  1 drivers
v0000028687fc14f0_0 .net *"_ivl_37", 6 0, L_0000028687fcb770;  1 drivers
v0000028687fc18b0_0 .net *"_ivl_39", 4 0, L_0000028687fca4b0;  1 drivers
v0000028687fc1f90_0 .net *"_ivl_4", 0 0, L_0000028687fcc5d0;  1 drivers
v0000028687fc1270_0 .net *"_ivl_40", 31 0, L_0000028687fcbdb0;  1 drivers
v0000028687fc2cb0_0 .net *"_ivl_43", 6 0, L_0000028687fcaeb0;  1 drivers
L_0000028687fd02b0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000028687fc2850_0 .net/2u *"_ivl_44", 6 0, L_0000028687fd02b0;  1 drivers
v0000028687fc2990_0 .net *"_ivl_46", 0 0, L_0000028687fcc030;  1 drivers
v0000028687fc2ad0_0 .net *"_ivl_49", 0 0, L_0000028687fcb630;  1 drivers
v0000028687fc2b70_0 .net *"_ivl_50", 19 0, L_0000028687fcbe50;  1 drivers
v0000028687fc2c10_0 .net *"_ivl_53", 0 0, L_0000028687fcb950;  1 drivers
v0000028687fc16d0_0 .net *"_ivl_55", 0 0, L_0000028687fcb9f0;  1 drivers
v0000028687fc2030_0 .net *"_ivl_57", 5 0, L_0000028687fcaf50;  1 drivers
v0000028687fc20d0_0 .net *"_ivl_59", 3 0, L_0000028687fcbef0;  1 drivers
v0000028687fc2210_0 .net *"_ivl_60", 31 0, L_0000028687fcb590;  1 drivers
v0000028687fc4360_0 .net *"_ivl_63", 6 0, L_0000028687fcba90;  1 drivers
L_0000028687fd02f8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000028687fc3e60_0 .net/2u *"_ivl_64", 6 0, L_0000028687fd02f8;  1 drivers
v0000028687fc4900_0 .net *"_ivl_66", 0 0, L_0000028687fcc710;  1 drivers
v0000028687fc3f00_0 .net *"_ivl_69", 6 0, L_0000028687fcc670;  1 drivers
v0000028687fc44a0_0 .net *"_ivl_7", 6 0, L_0000028687fca870;  1 drivers
L_0000028687fd0340 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000028687fc3460_0 .net/2u *"_ivl_70", 6 0, L_0000028687fd0340;  1 drivers
v0000028687fc4540_0 .net *"_ivl_72", 0 0, L_0000028687fcb130;  1 drivers
v0000028687fc3820_0 .net *"_ivl_75", 0 0, L_0000028687e36d50;  1 drivers
v0000028687fc49a0_0 .net *"_ivl_77", 19 0, L_0000028687fcbf90;  1 drivers
L_0000028687fd0388 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fc31e0_0 .net/2u *"_ivl_78", 11 0, L_0000028687fd0388;  1 drivers
L_0000028687fd0148 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000028687fc45e0_0 .net/2u *"_ivl_8", 6 0, L_0000028687fd0148;  1 drivers
v0000028687fc4860_0 .net *"_ivl_80", 31 0, L_0000028687fcb3b0;  1 drivers
v0000028687fc3dc0_0 .net *"_ivl_83", 6 0, L_0000028687fca370;  1 drivers
L_0000028687fd03d0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000028687fc35a0_0 .net/2u *"_ivl_84", 6 0, L_0000028687fd03d0;  1 drivers
v0000028687fc33c0_0 .net *"_ivl_86", 0 0, L_0000028687fcb1d0;  1 drivers
L_0000028687fd0418 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028687fc3d20_0 .net/2u *"_ivl_88", 11 0, L_0000028687fd0418;  1 drivers
v0000028687fc4c20_0 .net *"_ivl_91", 0 0, L_0000028687fcc350;  1 drivers
v0000028687fc38c0_0 .net *"_ivl_93", 7 0, L_0000028687fcc3f0;  1 drivers
v0000028687fc4cc0_0 .net *"_ivl_95", 0 0, L_0000028687fcc7b0;  1 drivers
v0000028687fc3960_0 .net *"_ivl_97", 9 0, L_0000028687fca9b0;  1 drivers
v0000028687fc4720_0 .net *"_ivl_98", 31 0, L_0000028687fcc850;  1 drivers
v0000028687fc4a40_0 .net "imme", 31 0, L_0000028687fca730;  alias, 1 drivers
v0000028687fc4d60_0 .net "ir", 31 0, v0000028687fc0b60_0;  alias, 1 drivers
L_0000028687fcaff0 .part v0000028687fc0b60_0, 0, 7;
L_0000028687fcc5d0 .cmp/eq 7, L_0000028687fcaff0, L_0000028687fd0100;
L_0000028687fca870 .part v0000028687fc0b60_0, 0, 7;
L_0000028687fcb310 .cmp/eq 7, L_0000028687fca870, L_0000028687fd0148;
L_0000028687fcacd0 .part v0000028687fc0b60_0, 0, 7;
L_0000028687fcb090 .cmp/eq 7, L_0000028687fcacd0, L_0000028687fd0190;
L_0000028687fca230 .part v0000028687fc0b60_0, 20, 12;
L_0000028687fcad70 .concat [ 12 20 0 0], L_0000028687fca230, L_0000028687fd01d8;
L_0000028687fcbd10 .part v0000028687fc0b60_0, 0, 7;
L_0000028687fcae10 .cmp/eq 7, L_0000028687fcbd10, L_0000028687fd0220;
L_0000028687fcb770 .part v0000028687fc0b60_0, 25, 7;
L_0000028687fca4b0 .part v0000028687fc0b60_0, 7, 5;
L_0000028687fcbdb0 .concat [ 5 7 20 0], L_0000028687fca4b0, L_0000028687fcb770, L_0000028687fd0268;
L_0000028687fcaeb0 .part v0000028687fc0b60_0, 0, 7;
L_0000028687fcc030 .cmp/eq 7, L_0000028687fcaeb0, L_0000028687fd02b0;
L_0000028687fcb630 .part v0000028687fc0b60_0, 31, 1;
LS_0000028687fcbe50_0_0 .concat [ 1 1 1 1], L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630;
LS_0000028687fcbe50_0_4 .concat [ 1 1 1 1], L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630;
LS_0000028687fcbe50_0_8 .concat [ 1 1 1 1], L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630;
LS_0000028687fcbe50_0_12 .concat [ 1 1 1 1], L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630;
LS_0000028687fcbe50_0_16 .concat [ 1 1 1 1], L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630, L_0000028687fcb630;
LS_0000028687fcbe50_1_0 .concat [ 4 4 4 4], LS_0000028687fcbe50_0_0, LS_0000028687fcbe50_0_4, LS_0000028687fcbe50_0_8, LS_0000028687fcbe50_0_12;
LS_0000028687fcbe50_1_4 .concat [ 4 0 0 0], LS_0000028687fcbe50_0_16;
L_0000028687fcbe50 .concat [ 16 4 0 0], LS_0000028687fcbe50_1_0, LS_0000028687fcbe50_1_4;
L_0000028687fcb950 .part v0000028687fc0b60_0, 31, 1;
L_0000028687fcb9f0 .part v0000028687fc0b60_0, 7, 1;
L_0000028687fcaf50 .part v0000028687fc0b60_0, 25, 6;
L_0000028687fcbef0 .part v0000028687fc0b60_0, 8, 4;
LS_0000028687fcb590_0_0 .concat [ 4 6 1 1], L_0000028687fcbef0, L_0000028687fcaf50, L_0000028687fcb9f0, L_0000028687fcb950;
LS_0000028687fcb590_0_4 .concat [ 20 0 0 0], L_0000028687fcbe50;
L_0000028687fcb590 .concat [ 12 20 0 0], LS_0000028687fcb590_0_0, LS_0000028687fcb590_0_4;
L_0000028687fcba90 .part v0000028687fc0b60_0, 0, 7;
L_0000028687fcc710 .cmp/eq 7, L_0000028687fcba90, L_0000028687fd02f8;
L_0000028687fcc670 .part v0000028687fc0b60_0, 0, 7;
L_0000028687fcb130 .cmp/eq 7, L_0000028687fcc670, L_0000028687fd0340;
L_0000028687fcbf90 .part v0000028687fc0b60_0, 12, 20;
L_0000028687fcb3b0 .concat [ 12 20 0 0], L_0000028687fd0388, L_0000028687fcbf90;
L_0000028687fca370 .part v0000028687fc0b60_0, 0, 7;
L_0000028687fcb1d0 .cmp/eq 7, L_0000028687fca370, L_0000028687fd03d0;
L_0000028687fcc350 .part v0000028687fc0b60_0, 31, 1;
L_0000028687fcc3f0 .part v0000028687fc0b60_0, 12, 8;
L_0000028687fcc7b0 .part v0000028687fc0b60_0, 20, 1;
L_0000028687fca9b0 .part v0000028687fc0b60_0, 21, 10;
LS_0000028687fcc850_0_0 .concat [ 10 1 8 1], L_0000028687fca9b0, L_0000028687fcc7b0, L_0000028687fcc3f0, L_0000028687fcc350;
LS_0000028687fcc850_0_4 .concat [ 12 0 0 0], L_0000028687fd0418;
L_0000028687fcc850 .concat [ 20 12 0 0], LS_0000028687fcc850_0_0, LS_0000028687fcc850_0_4;
L_0000028687fca0f0 .functor MUXZ 32, L_0000028687fd0460, L_0000028687fcc850, L_0000028687fcb1d0, C4<>;
L_0000028687fca410 .functor MUXZ 32, L_0000028687fca0f0, L_0000028687fcb3b0, L_0000028687e36d50, C4<>;
L_0000028687fca550 .functor MUXZ 32, L_0000028687fca410, L_0000028687fcb590, L_0000028687fcc030, C4<>;
L_0000028687fca5f0 .functor MUXZ 32, L_0000028687fca550, L_0000028687fcbdb0, L_0000028687fcae10, C4<>;
L_0000028687fca730 .functor MUXZ 32, L_0000028687fca5f0, L_0000028687fcad70, L_0000028687f50580, C4<>;
S_0000028687e23520 .scope module, "mux1" "mux_3to1" 4 204, 16 2 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
v0000028687fc47c0_0 .net "in_0", 31 0, v0000028687fc0f20_0;  alias, 1 drivers
v0000028687fc4ae0_0 .net "in_1", 31 0, v0000028687fc3320_0;  alias, 1 drivers
v0000028687fc3a00_0 .net "in_2", 31 0, v0000028687fbb060_0;  alias, 1 drivers
v0000028687fc40e0_0 .var "out", 31 0;
v0000028687fc3280_0 .net "sel", 1 0, L_000002868802e080;  alias, 1 drivers
E_0000028687f475b0 .event anyedge, v0000028687fbb6a0_0, v0000028687fc0f20_0, v0000028687fc4ae0_0, v0000028687fbb060_0;
S_0000028687e03cf0 .scope module, "mux2" "mux_3to1" 4 212, 16 2 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
v0000028687fc3fa0_0 .net "in_0", 31 0, v0000028687fc0840_0;  alias, 1 drivers
v0000028687fc3140_0 .net "in_1", 31 0, v0000028687fc3320_0;  alias, 1 drivers
v0000028687fc4f40_0 .net "in_2", 31 0, v0000028687fbb060_0;  alias, 1 drivers
v0000028687fc3640_0 .var "out", 31 0;
v0000028687fc3aa0_0 .net "sel", 1 0, L_000002868802e6c0;  alias, 1 drivers
E_0000028687f47bf0 .event anyedge, v0000028687fbba60_0, v0000028687fc0840_0, v0000028687fc4ae0_0, v0000028687fbb060_0;
S_0000028687e04030 .scope module, "mux3" "mux_2to1" 4 220, 17 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000028687fc4180_0 .net "in_0", 31 0, v0000028687fc3640_0;  alias, 1 drivers
v0000028687fc42c0_0 .net "in_1", 31 0, v0000028687fbf8a0_0;  alias, 1 drivers
v0000028687fc4e00_0 .var "out", 31 0;
v0000028687fc3c80_0 .net "sel", 0 0, v0000028687fbdc50_0;  alias, 1 drivers
E_0000028687f47ab0 .event anyedge, v0000028687fbdc50_0, v0000028687fbf8a0_0, v0000028687fbcaa0_0;
S_0000028687fc50b0 .scope module, "mux4" "mux_2to1" 4 298, 17 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000028687fc36e0_0 .net "in_0", 31 0, v0000028687fbf300_0;  alias, 1 drivers
v0000028687fc4680_0 .net "in_1", 31 0, v0000028687fbfda0_0;  alias, 1 drivers
v0000028687fc3320_0 .var "out", 31 0;
v0000028687fc3500_0 .net "sel", 0 0, v0000028687fbf6c0_0;  alias, 1 drivers
E_0000028687f47cf0 .event anyedge, v0000028687fbf6c0_0, v0000028687fbfda0_0, v0000028687fbf300_0;
S_0000028687fc53d0 .scope module, "muxpc" "mux_2to1" 4 101, 17 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000028687fc3780_0 .net "in_0", 31 0, L_0000028687fcc210;  alias, 1 drivers
v0000028687fc4b80_0 .net "in_1", 31 0, v0000028687fbb9c0_0;  alias, 1 drivers
v0000028687fc4220_0 .var "out", 31 0;
v0000028687fc4ea0_0 .net "sel", 0 0, L_0000028687f50430;  alias, 1 drivers
E_0000028687f480f0 .event anyedge, v0000028687fbc960_0, v0000028687fbb9c0_0, v0000028687fc3780_0;
S_0000028687fc5880 .scope module, "pc" "pc" 4 114, 18 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v0000028687fc30a0_0 .net "clk", 0 0, v0000028687fca7d0_0;  alias, 1 drivers
v0000028687fc4400_0 .net "pc_in", 31 0, v0000028687fc4220_0;  alias, 1 drivers
v0000028687fc3b40_0 .var "pc_out", 31 0;
v0000028687fc3be0_0 .net "rst", 0 0, v0000028687fcbbd0_0;  alias, 1 drivers
v0000028687fc4040_0 .net "stall", 0 0, L_0000028688030f40;  alias, 1 drivers
S_0000028687fc5a10 .scope module, "pc_adder" "adder" 4 108, 13 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000028687fc67a0_0 .net "a", 31 0, v0000028687fc3b40_0;  alias, 1 drivers
L_0000028687fd00b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028687fc6ac0_0 .net "b", 31 0, L_0000028687fd00b8;  1 drivers
v0000028687fc7f60_0 .net "sum", 31 0, L_0000028687fcc210;  alias, 1 drivers
L_0000028687fcc210 .arith/sum 32, v0000028687fc3b40_0, L_0000028687fd00b8;
S_0000028687fc5240 .scope module, "regfile" "registerFile" 4 146, 19 1 0, S_0000028687f621a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /OUTPUT 32 "rdata1";
    .port_info 7 /OUTPUT 32 "rdata2";
v0000028687fc6b60_0 .net "clk", 0 0, v0000028687fca7d0_0;  alias, 1 drivers
v0000028687fc6a20_0 .net "rd", 4 0, v0000028687fbf940_0;  alias, 1 drivers
v0000028687fc6d40_0 .var "rdata1", 31 0;
v0000028687fc6160_0 .var "rdata2", 31 0;
v0000028687fc76a0 .array "registers", 0 31, 31 0;
v0000028687fc7380_0 .net "rs1", 4 0, L_0000028687fcaaf0;  alias, 1 drivers
v0000028687fc6de0_0 .net "rs2", 4 0, L_0000028687fcc490;  alias, 1 drivers
v0000028687fc63e0_0 .net "wdata", 31 0, v0000028687fc3320_0;  alias, 1 drivers
v0000028687fc7100_0 .net "wen", 0 0, v0000028687fc1db0_0;  alias, 1 drivers
E_0000028687f476f0 .event negedge, v0000028687fbc500_0;
v0000028687fc76a0_0 .array/port v0000028687fc76a0, 0;
v0000028687fc76a0_1 .array/port v0000028687fc76a0, 1;
v0000028687fc76a0_2 .array/port v0000028687fc76a0, 2;
E_0000028687f477b0/0 .event anyedge, v0000028687fbbc40_0, v0000028687fc76a0_0, v0000028687fc76a0_1, v0000028687fc76a0_2;
v0000028687fc76a0_3 .array/port v0000028687fc76a0, 3;
v0000028687fc76a0_4 .array/port v0000028687fc76a0, 4;
v0000028687fc76a0_5 .array/port v0000028687fc76a0, 5;
v0000028687fc76a0_6 .array/port v0000028687fc76a0, 6;
E_0000028687f477b0/1 .event anyedge, v0000028687fc76a0_3, v0000028687fc76a0_4, v0000028687fc76a0_5, v0000028687fc76a0_6;
v0000028687fc76a0_7 .array/port v0000028687fc76a0, 7;
v0000028687fc76a0_8 .array/port v0000028687fc76a0, 8;
v0000028687fc76a0_9 .array/port v0000028687fc76a0, 9;
v0000028687fc76a0_10 .array/port v0000028687fc76a0, 10;
E_0000028687f477b0/2 .event anyedge, v0000028687fc76a0_7, v0000028687fc76a0_8, v0000028687fc76a0_9, v0000028687fc76a0_10;
v0000028687fc76a0_11 .array/port v0000028687fc76a0, 11;
v0000028687fc76a0_12 .array/port v0000028687fc76a0, 12;
v0000028687fc76a0_13 .array/port v0000028687fc76a0, 13;
v0000028687fc76a0_14 .array/port v0000028687fc76a0, 14;
E_0000028687f477b0/3 .event anyedge, v0000028687fc76a0_11, v0000028687fc76a0_12, v0000028687fc76a0_13, v0000028687fc76a0_14;
v0000028687fc76a0_15 .array/port v0000028687fc76a0, 15;
v0000028687fc76a0_16 .array/port v0000028687fc76a0, 16;
v0000028687fc76a0_17 .array/port v0000028687fc76a0, 17;
v0000028687fc76a0_18 .array/port v0000028687fc76a0, 18;
E_0000028687f477b0/4 .event anyedge, v0000028687fc76a0_15, v0000028687fc76a0_16, v0000028687fc76a0_17, v0000028687fc76a0_18;
v0000028687fc76a0_19 .array/port v0000028687fc76a0, 19;
v0000028687fc76a0_20 .array/port v0000028687fc76a0, 20;
v0000028687fc76a0_21 .array/port v0000028687fc76a0, 21;
v0000028687fc76a0_22 .array/port v0000028687fc76a0, 22;
E_0000028687f477b0/5 .event anyedge, v0000028687fc76a0_19, v0000028687fc76a0_20, v0000028687fc76a0_21, v0000028687fc76a0_22;
v0000028687fc76a0_23 .array/port v0000028687fc76a0, 23;
v0000028687fc76a0_24 .array/port v0000028687fc76a0, 24;
v0000028687fc76a0_25 .array/port v0000028687fc76a0, 25;
v0000028687fc76a0_26 .array/port v0000028687fc76a0, 26;
E_0000028687f477b0/6 .event anyedge, v0000028687fc76a0_23, v0000028687fc76a0_24, v0000028687fc76a0_25, v0000028687fc76a0_26;
v0000028687fc76a0_27 .array/port v0000028687fc76a0, 27;
v0000028687fc76a0_28 .array/port v0000028687fc76a0, 28;
v0000028687fc76a0_29 .array/port v0000028687fc76a0, 29;
v0000028687fc76a0_30 .array/port v0000028687fc76a0, 30;
E_0000028687f477b0/7 .event anyedge, v0000028687fc76a0_27, v0000028687fc76a0_28, v0000028687fc76a0_29, v0000028687fc76a0_30;
v0000028687fc76a0_31 .array/port v0000028687fc76a0, 31;
E_0000028687f477b0/8 .event anyedge, v0000028687fc76a0_31, v0000028687fbc320_0;
E_0000028687f477b0 .event/or E_0000028687f477b0/0, E_0000028687f477b0/1, E_0000028687f477b0/2, E_0000028687f477b0/3, E_0000028687f477b0/4, E_0000028687f477b0/5, E_0000028687f477b0/6, E_0000028687f477b0/7, E_0000028687f477b0/8;
S_0000028687fc5ba0 .scope begin, "clk_reset" "clk_reset" 3 73, 3 73 0, S_0000028687f61dc0;
 .timescale -9 -11;
S_0000028687fc5d30 .scope module, "datamem" "mem" 3 59, 20 1 0, S_0000028687f61dc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /OUTPUT 32 "rdata";
v0000028687fcd390_0 .net "addr", 31 0, L_0000028687f51000;  alias, 1 drivers
v0000028687fcd7f0_0 .net "clk", 0 0, v0000028687fca7d0_0;  alias, 1 drivers
v0000028687fcc8f0 .array "mem", 0 31, 31 0;
v0000028687fcd430_0 .var "rdata", 31 0;
v0000028687fcdc50_0 .net "wdata", 31 0, L_0000028687f50350;  alias, 1 drivers
v0000028687fcc0d0_0 .net "wen", 0 0, v0000028687fbb380_0;  alias, 1 drivers
v0000028687fcc8f0_0 .array/port v0000028687fcc8f0, 0;
v0000028687fcc8f0_1 .array/port v0000028687fcc8f0, 1;
v0000028687fcc8f0_2 .array/port v0000028687fcc8f0, 2;
E_0000028687f47170/0 .event anyedge, v0000028687fc7240_0, v0000028687fcc8f0_0, v0000028687fcc8f0_1, v0000028687fcc8f0_2;
v0000028687fcc8f0_3 .array/port v0000028687fcc8f0, 3;
v0000028687fcc8f0_4 .array/port v0000028687fcc8f0, 4;
v0000028687fcc8f0_5 .array/port v0000028687fcc8f0, 5;
v0000028687fcc8f0_6 .array/port v0000028687fcc8f0, 6;
E_0000028687f47170/1 .event anyedge, v0000028687fcc8f0_3, v0000028687fcc8f0_4, v0000028687fcc8f0_5, v0000028687fcc8f0_6;
v0000028687fcc8f0_7 .array/port v0000028687fcc8f0, 7;
v0000028687fcc8f0_8 .array/port v0000028687fcc8f0, 8;
v0000028687fcc8f0_9 .array/port v0000028687fcc8f0, 9;
v0000028687fcc8f0_10 .array/port v0000028687fcc8f0, 10;
E_0000028687f47170/2 .event anyedge, v0000028687fcc8f0_7, v0000028687fcc8f0_8, v0000028687fcc8f0_9, v0000028687fcc8f0_10;
v0000028687fcc8f0_11 .array/port v0000028687fcc8f0, 11;
v0000028687fcc8f0_12 .array/port v0000028687fcc8f0, 12;
v0000028687fcc8f0_13 .array/port v0000028687fcc8f0, 13;
v0000028687fcc8f0_14 .array/port v0000028687fcc8f0, 14;
E_0000028687f47170/3 .event anyedge, v0000028687fcc8f0_11, v0000028687fcc8f0_12, v0000028687fcc8f0_13, v0000028687fcc8f0_14;
v0000028687fcc8f0_15 .array/port v0000028687fcc8f0, 15;
v0000028687fcc8f0_16 .array/port v0000028687fcc8f0, 16;
v0000028687fcc8f0_17 .array/port v0000028687fcc8f0, 17;
v0000028687fcc8f0_18 .array/port v0000028687fcc8f0, 18;
E_0000028687f47170/4 .event anyedge, v0000028687fcc8f0_15, v0000028687fcc8f0_16, v0000028687fcc8f0_17, v0000028687fcc8f0_18;
v0000028687fcc8f0_19 .array/port v0000028687fcc8f0, 19;
v0000028687fcc8f0_20 .array/port v0000028687fcc8f0, 20;
v0000028687fcc8f0_21 .array/port v0000028687fcc8f0, 21;
v0000028687fcc8f0_22 .array/port v0000028687fcc8f0, 22;
E_0000028687f47170/5 .event anyedge, v0000028687fcc8f0_19, v0000028687fcc8f0_20, v0000028687fcc8f0_21, v0000028687fcc8f0_22;
v0000028687fcc8f0_23 .array/port v0000028687fcc8f0, 23;
v0000028687fcc8f0_24 .array/port v0000028687fcc8f0, 24;
v0000028687fcc8f0_25 .array/port v0000028687fcc8f0, 25;
v0000028687fcc8f0_26 .array/port v0000028687fcc8f0, 26;
E_0000028687f47170/6 .event anyedge, v0000028687fcc8f0_23, v0000028687fcc8f0_24, v0000028687fcc8f0_25, v0000028687fcc8f0_26;
v0000028687fcc8f0_27 .array/port v0000028687fcc8f0, 27;
v0000028687fcc8f0_28 .array/port v0000028687fcc8f0, 28;
v0000028687fcc8f0_29 .array/port v0000028687fcc8f0, 29;
v0000028687fcc8f0_30 .array/port v0000028687fcc8f0, 30;
E_0000028687f47170/7 .event anyedge, v0000028687fcc8f0_27, v0000028687fcc8f0_28, v0000028687fcc8f0_29, v0000028687fcc8f0_30;
v0000028687fcc8f0_31 .array/port v0000028687fcc8f0, 31;
E_0000028687f47170/8 .event anyedge, v0000028687fcc8f0_31;
E_0000028687f47170 .event/or E_0000028687f47170/0, E_0000028687f47170/1, E_0000028687f47170/2, E_0000028687f47170/3, E_0000028687f47170/4, E_0000028687f47170/5, E_0000028687f47170/6, E_0000028687f47170/7, E_0000028687f47170/8;
E_0000028687f47d70 .event anyedge, v0000028687fbb380_0, v0000028687fcd750_0, v0000028687fc7240_0;
S_0000028687fc56f0 .scope module, "irmem" "mem" 3 51, 20 1 0, S_0000028687f61dc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /OUTPUT 32 "rdata";
v0000028687fcb810_0 .net "addr", 31 0, v0000028687fc3b40_0;  alias, 1 drivers
v0000028687fcab90_0 .net "clk", 0 0, v0000028687fca7d0_0;  alias, 1 drivers
v0000028687fca190 .array "mem", 0 31, 31 0;
v0000028687fcb6d0_0 .var "rdata", 31 0;
o0000028687f68728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028687fcb450_0 .net "wdata", 31 0, o0000028687f68728;  0 drivers
L_0000028687fd0970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028687fcc530_0 .net "wen", 0 0, L_0000028687fd0970;  1 drivers
v0000028687fca190_0 .array/port v0000028687fca190, 0;
v0000028687fca190_1 .array/port v0000028687fca190, 1;
v0000028687fca190_2 .array/port v0000028687fca190, 2;
E_0000028687f47ff0/0 .event anyedge, v0000028687fc0d40_0, v0000028687fca190_0, v0000028687fca190_1, v0000028687fca190_2;
v0000028687fca190_3 .array/port v0000028687fca190, 3;
v0000028687fca190_4 .array/port v0000028687fca190, 4;
v0000028687fca190_5 .array/port v0000028687fca190, 5;
v0000028687fca190_6 .array/port v0000028687fca190, 6;
E_0000028687f47ff0/1 .event anyedge, v0000028687fca190_3, v0000028687fca190_4, v0000028687fca190_5, v0000028687fca190_6;
v0000028687fca190_7 .array/port v0000028687fca190, 7;
v0000028687fca190_8 .array/port v0000028687fca190, 8;
v0000028687fca190_9 .array/port v0000028687fca190, 9;
v0000028687fca190_10 .array/port v0000028687fca190, 10;
E_0000028687f47ff0/2 .event anyedge, v0000028687fca190_7, v0000028687fca190_8, v0000028687fca190_9, v0000028687fca190_10;
v0000028687fca190_11 .array/port v0000028687fca190, 11;
v0000028687fca190_12 .array/port v0000028687fca190, 12;
v0000028687fca190_13 .array/port v0000028687fca190, 13;
v0000028687fca190_14 .array/port v0000028687fca190, 14;
E_0000028687f47ff0/3 .event anyedge, v0000028687fca190_11, v0000028687fca190_12, v0000028687fca190_13, v0000028687fca190_14;
v0000028687fca190_15 .array/port v0000028687fca190, 15;
v0000028687fca190_16 .array/port v0000028687fca190, 16;
v0000028687fca190_17 .array/port v0000028687fca190, 17;
v0000028687fca190_18 .array/port v0000028687fca190, 18;
E_0000028687f47ff0/4 .event anyedge, v0000028687fca190_15, v0000028687fca190_16, v0000028687fca190_17, v0000028687fca190_18;
v0000028687fca190_19 .array/port v0000028687fca190, 19;
v0000028687fca190_20 .array/port v0000028687fca190, 20;
v0000028687fca190_21 .array/port v0000028687fca190, 21;
v0000028687fca190_22 .array/port v0000028687fca190, 22;
E_0000028687f47ff0/5 .event anyedge, v0000028687fca190_19, v0000028687fca190_20, v0000028687fca190_21, v0000028687fca190_22;
v0000028687fca190_23 .array/port v0000028687fca190, 23;
v0000028687fca190_24 .array/port v0000028687fca190, 24;
v0000028687fca190_25 .array/port v0000028687fca190, 25;
v0000028687fca190_26 .array/port v0000028687fca190, 26;
E_0000028687f47ff0/6 .event anyedge, v0000028687fca190_23, v0000028687fca190_24, v0000028687fca190_25, v0000028687fca190_26;
v0000028687fca190_27 .array/port v0000028687fca190, 27;
v0000028687fca190_28 .array/port v0000028687fca190, 28;
v0000028687fca190_29 .array/port v0000028687fca190, 29;
v0000028687fca190_30 .array/port v0000028687fca190, 30;
E_0000028687f47ff0/7 .event anyedge, v0000028687fca190_27, v0000028687fca190_28, v0000028687fca190_29, v0000028687fca190_30;
v0000028687fca190_31 .array/port v0000028687fca190, 31;
E_0000028687f47ff0/8 .event anyedge, v0000028687fca190_31;
E_0000028687f47ff0 .event/or E_0000028687f47ff0/0, E_0000028687f47ff0/1, E_0000028687f47ff0/2, E_0000028687f47ff0/3, E_0000028687f47ff0/4, E_0000028687f47ff0/5, E_0000028687f47ff0/6, E_0000028687f47ff0/7, E_0000028687f47ff0/8;
E_0000028687f47a30 .event anyedge, v0000028687fcc530_0, v0000028687fcb450_0, v0000028687fc0d40_0;
S_0000028687fc5ec0 .scope begin, "prog_load" "prog_load" 3 84, 3 84 0, S_0000028687f61dc0;
 .timescale -9 -11;
S_0000028687fc5560 .scope begin, "wave" "wave" 3 90, 3 90 0, S_0000028687f61dc0;
 .timescale -9 -11;
    .scope S_0000028687f61570;
T_0 ;
    %wait E_0000028687f470f0;
    %load/vec4 v0000028687dda560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000028687f416b0_0;
    %store/vec4 v0000028687f40fd0_0, 0, 32;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000028687f405d0_0;
    %store/vec4 v0000028687f40fd0_0, 0, 32;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0000028687f40e90_0;
    %store/vec4 v0000028687f40fd0_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0000028687f40f30_0;
    %store/vec4 v0000028687f40fd0_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028687fc53d0;
T_1 ;
    %wait E_0000028687f480f0;
    %load/vec4 v0000028687fc4ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000028687fc3780_0;
    %store/vec4 v0000028687fc4220_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000028687fc4b80_0;
    %store/vec4 v0000028687fc4220_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028687fc5880;
T_2 ;
    %wait E_0000028687f461f0;
    %load/vec4 v0000028687fc3be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fc3b40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028687fc4040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000028687fc3b40_0;
    %assign/vec4 v0000028687fc3b40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028687fc4400_0;
    %assign/vec4 v0000028687fc3b40_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028687dd0fd0;
T_3 ;
    %wait E_0000028687f461f0;
    %load/vec4 v0000028687fbf3a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000028687fc0a20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fc0b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fc0ca0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028687fc0ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000028687fc0b60_0;
    %assign/vec4 v0000028687fc0b60_0, 0;
    %load/vec4 v0000028687fc0ca0_0;
    %assign/vec4 v0000028687fc0ca0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000028687fc0c00_0;
    %assign/vec4 v0000028687fc0b60_0, 0;
    %load/vec4 v0000028687fc0d40_0;
    %assign/vec4 v0000028687fc0ca0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028687fc5240;
T_4 ;
    %wait E_0000028687f477b0;
    %load/vec4 v0000028687fc7380_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028687fc76a0, 4;
    %store/vec4 v0000028687fc6d40_0, 0, 32;
    %load/vec4 v0000028687fc6de0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028687fc76a0, 4;
    %store/vec4 v0000028687fc6160_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028687fc5240;
T_5 ;
    %wait E_0000028687f476f0;
    %load/vec4 v0000028687fc7100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000028687fc6a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028687fc63e0_0;
    %load/vec4 v0000028687fc6a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028687fc76a0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028687fc6a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028687fc76a0, 4;
    %load/vec4 v0000028687fc6a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028687fc76a0, 0, 4;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028687fc76a0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028687dc2f50;
T_6 ;
    %wait E_0000028687f461f0;
    %load/vec4 v0000028687fc0980_0;
    %flag_set/vec4 8;
    %load/vec4 v0000028687fc00c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fbf4e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028687fc02a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028687fc03e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028687fbfb20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fbf8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fc0f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fc0840_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000028687fc0480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028687fc0de0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000028687fc0160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fc0520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbf620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fc05c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbf260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fc0200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbdc50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028687fbf120_0;
    %assign/vec4 v0000028687fbf4e0_0, 0;
    %load/vec4 v0000028687fc08e0_0;
    %assign/vec4 v0000028687fc02a0_0, 0;
    %load/vec4 v0000028687fbf080_0;
    %assign/vec4 v0000028687fc03e0_0, 0;
    %load/vec4 v0000028687fc0660_0;
    %assign/vec4 v0000028687fbfb20_0, 0;
    %load/vec4 v0000028687fc0700_0;
    %assign/vec4 v0000028687fbf8a0_0, 0;
    %load/vec4 v0000028687fc07a0_0;
    %assign/vec4 v0000028687fc0f20_0, 0;
    %load/vec4 v0000028687fc0340_0;
    %assign/vec4 v0000028687fc0840_0, 0;
    %load/vec4 v0000028687fbfee0_0;
    %assign/vec4 v0000028687fc0480_0, 0;
    %load/vec4 v0000028687fbf760_0;
    %assign/vec4 v0000028687fc0de0_0, 0;
    %load/vec4 v0000028687fbfd00_0;
    %assign/vec4 v0000028687fc0160_0, 0;
    %load/vec4 v0000028687fbf9e0_0;
    %assign/vec4 v0000028687fc0520_0, 0;
    %load/vec4 v0000028687fbfa80_0;
    %assign/vec4 v0000028687fbf620_0, 0;
    %load/vec4 v0000028687fbff80_0;
    %assign/vec4 v0000028687fc05c0_0, 0;
    %load/vec4 v0000028687fc0e80_0;
    %assign/vec4 v0000028687fbf260_0, 0;
    %load/vec4 v0000028687fbf440_0;
    %assign/vec4 v0000028687fc0200_0, 0;
    %load/vec4 v0000028687fbe010_0;
    %assign/vec4 v0000028687fbdc50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028687e23520;
T_7 ;
    %wait E_0000028687f475b0;
    %load/vec4 v0000028687fc3280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000028687fc40e0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000028687fc47c0_0;
    %store/vec4 v0000028687fc40e0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000028687fc4ae0_0;
    %store/vec4 v0000028687fc40e0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000028687fc3a00_0;
    %store/vec4 v0000028687fc40e0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028687e03cf0;
T_8 ;
    %wait E_0000028687f47bf0;
    %load/vec4 v0000028687fc3aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000028687fc3640_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000028687fc3fa0_0;
    %store/vec4 v0000028687fc3640_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000028687fc3140_0;
    %store/vec4 v0000028687fc3640_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000028687fc4f40_0;
    %store/vec4 v0000028687fc3640_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000028687e04030;
T_9 ;
    %wait E_0000028687f47ab0;
    %load/vec4 v0000028687fc3c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0000028687fc4180_0;
    %store/vec4 v0000028687fc4e00_0, 0, 32;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0000028687fc42c0_0;
    %store/vec4 v0000028687fc4e00_0, 0, 32;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000028687e1e750;
T_10 ;
    %wait E_0000028687f46230;
    %load/vec4 v0000028687fbb740_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v0000028687fbc5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.20;
T_10.11 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %vpi_call 5 18 "$display", "ALU: ADDI_func3: %d + %d = %d", v0000028687fbc1e0_0, v0000028687fbb920_0, v0000028687fbbe20_0 {0 0 0};
    %jmp T_10.20;
T_10.12 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.20;
T_10.13 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.24, 8;
T_10.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.24, 8;
 ; End of false expr.
    %blend;
T_10.24;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.20;
T_10.14 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %xor;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.20;
T_10.15 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %or;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.20;
T_10.16 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %and;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.20;
T_10.17 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.20;
T_10.18 ;
    %load/vec4 v0000028687fbc0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.28;
T_10.25 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.28;
T_10.26 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.28;
T_10.28 ;
    %pop/vec4 1;
    %jmp T_10.20;
T_10.20 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v0000028687fbc5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.36, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.38;
T_10.29 ;
    %load/vec4 v0000028687fbc0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_10.39, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.42;
T_10.39 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.42;
T_10.40 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %sub;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.42;
T_10.42 ;
    %pop/vec4 1;
    %jmp T_10.38;
T_10.30 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.38;
T_10.31 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.43, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.44, 8;
T_10.43 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.44, 8;
 ; End of false expr.
    %blend;
T_10.44;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.38;
T_10.32 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.46, 8;
T_10.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.46, 8;
 ; End of false expr.
    %blend;
T_10.46;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.38;
T_10.33 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %xor;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.38;
T_10.34 ;
    %load/vec4 v0000028687fbc0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_10.47, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_10.48, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.50;
T_10.47 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.50;
T_10.48 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.50;
T_10.50 ;
    %pop/vec4 1;
    %jmp T_10.38;
T_10.35 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %or;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.38;
T_10.36 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %and;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.38;
T_10.38 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0000028687fbc5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.51, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.52, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.53, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.54, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.55, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.56, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.58;
T_10.51 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.59, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.60, 8;
T_10.59 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.60, 8;
 ; End of false expr.
    %blend;
T_10.60;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.58;
T_10.52 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.61, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.62, 8;
T_10.61 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.62, 8;
 ; End of false expr.
    %blend;
T_10.62;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.58;
T_10.53 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.63, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.64, 8;
T_10.63 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.64, 8;
 ; End of false expr.
    %blend;
T_10.64;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.58;
T_10.54 ;
    %load/vec4 v0000028687fbb920_0;
    %load/vec4 v0000028687fbc1e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.65, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.66, 8;
T_10.65 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.66, 8;
 ; End of false expr.
    %blend;
T_10.66;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %vpi_call 5 80 "$display", "ALU: BGE_func3: %d bge %d = %d", v0000028687fbc1e0_0, v0000028687fbb920_0, v0000028687fbbe20_0 {0 0 0};
    %jmp T_10.58;
T_10.55 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.67, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.68, 8;
T_10.67 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.68, 8;
 ; End of false expr.
    %blend;
T_10.68;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.58;
T_10.56 ;
    %load/vec4 v0000028687fbb920_0;
    %load/vec4 v0000028687fbc1e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.69, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.70, 8;
T_10.69 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.70, 8;
 ; End of false expr.
    %blend;
T_10.70;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.58;
T_10.58 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0000028687fbc5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.72, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.73, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.74, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.75, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.77;
T_10.71 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.77;
T_10.72 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.77;
T_10.73 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.77;
T_10.74 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.77;
T_10.75 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.77;
T_10.77 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0000028687fbc5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.78, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.79, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.80, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.82;
T_10.78 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.82;
T_10.79 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.82;
T_10.80 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.82;
T_10.82 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0000028687fbb920_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0000028687fbc1e0_0;
    %load/vec4 v0000028687fbb920_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0000028687fbc1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0000028687fbc1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028687fbbe20_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028687e1ea70;
T_11 ;
    %wait E_0000028687f461f0;
    %load/vec4 v0000028687fbb600_0;
    %flag_set/vec4 8;
    %load/vec4 v0000028687fbc960_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fbb9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbcbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fbb060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fbbf60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028687fbb420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbb880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbc3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbb2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbb380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbb4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbcdc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000028687fbc780_0;
    %assign/vec4 v0000028687fbb9c0_0, 0;
    %load/vec4 v0000028687fbcc80_0;
    %assign/vec4 v0000028687fbcbe0_0, 0;
    %load/vec4 v0000028687fbb100_0;
    %assign/vec4 v0000028687fbb060_0, 0;
    %load/vec4 v0000028687fbcaa0_0;
    %assign/vec4 v0000028687fbbf60_0, 0;
    %load/vec4 v0000028687fbcb40_0;
    %assign/vec4 v0000028687fbb420_0, 0;
    %load/vec4 v0000028687fbc8c0_0;
    %assign/vec4 v0000028687fbb880_0, 0;
    %load/vec4 v0000028687fbb240_0;
    %assign/vec4 v0000028687fbc3c0_0, 0;
    %load/vec4 v0000028687fbc460_0;
    %assign/vec4 v0000028687fbb2e0_0, 0;
    %load/vec4 v0000028687fbc6e0_0;
    %assign/vec4 v0000028687fbb380_0, 0;
    %load/vec4 v0000028687fbca00_0;
    %assign/vec4 v0000028687fbb4c0_0, 0;
    %load/vec4 v0000028687fbbce0_0;
    %store/vec4 v0000028687fbcdc0_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028687dd1160;
T_12 ;
    %wait E_0000028687f461f0;
    %load/vec4 v0000028687fc2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fbfda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028687fbf300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028687fbf940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fbf6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028687fc1db0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028687fbfc60_0;
    %assign/vec4 v0000028687fbfda0_0, 0;
    %load/vec4 v0000028687fbf1c0_0;
    %assign/vec4 v0000028687fbf300_0, 0;
    %load/vec4 v0000028687fbf800_0;
    %assign/vec4 v0000028687fbf940_0, 0;
    %load/vec4 v0000028687fbf580_0;
    %assign/vec4 v0000028687fbf6c0_0, 0;
    %load/vec4 v0000028687fc1590_0;
    %assign/vec4 v0000028687fc1db0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028687fc50b0;
T_13 ;
    %wait E_0000028687f47cf0;
    %load/vec4 v0000028687fc3500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0000028687fc36e0_0;
    %store/vec4 v0000028687fc3320_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0000028687fc4680_0;
    %store/vec4 v0000028687fc3320_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000028687e23200;
T_14 ;
    %wait E_0000028687f46930;
    %load/vec4 v0000028687fc1310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc2350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028687fc2f30_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000028687fc19f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc2350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028687fc2f30_0, 0, 2;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc1090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc1bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc1a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc2350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028687fc2f30_0, 0, 2;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc1090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028687fc1bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc1e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc2350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028687fc2f30_0, 0, 2;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc2350_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028687fc2f30_0, 0, 2;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028687fc1bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc2350_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028687fc2f30_0, 0, 2;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc1090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fc1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc1e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fc2350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028687fc2f30_0, 0, 2;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000028687fc56f0;
T_15 ;
    %wait E_0000028687f47a30;
    %load/vec4 v0000028687fcc530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000028687fcb450_0;
    %ix/getv 3, v0000028687fcb810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028687fca190, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000028687fc56f0;
T_16 ;
    %wait E_0000028687f47ff0;
    %ix/getv 4, v0000028687fcb810_0;
    %load/vec4a v0000028687fca190, 4;
    %store/vec4 v0000028687fcb6d0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000028687fc5d30;
T_17 ;
    %wait E_0000028687f47d70;
    %load/vec4 v0000028687fcc0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000028687fcdc50_0;
    %ix/getv 3, v0000028687fcd390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028687fcc8f0, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000028687fc5d30;
T_18 ;
    %wait E_0000028687f47170;
    %ix/getv 4, v0000028687fcd390_0;
    %load/vec4a v0000028687fcc8f0, 4;
    %store/vec4 v0000028687fcd430_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000028687f61dc0;
T_19 ;
    %fork t_1, S_0000028687fc5ba0;
    %jmp t_0;
    .scope S_0000028687fc5ba0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fca7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028687fcbbd0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028687fcbbd0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 3 78 "$writememb", "ir_memory.txt", v0000028687fca190 {0 0 0};
    %vpi_call 3 79 "$writememb", "data_memory.txt", v0000028687fcc8f0 {0 0 0};
    %vpi_call 3 80 "$finish" {0 0 0};
    %end;
    .scope S_0000028687f61dc0;
t_0 %join;
    %end;
    .thread T_19;
    .scope S_0000028687f61dc0;
T_20 ;
    %fork t_3, S_0000028687fc5ec0;
    %jmp t_2;
    .scope S_0000028687fc5ec0;
t_3 ;
    %vpi_call 3 86 "$readmemb", "./test/irtest.txt", v0000028687fca190 {0 0 0};
    %end;
    .scope S_0000028687f61dc0;
t_2 %join;
    %end;
    .thread T_20;
    .scope S_0000028687f61dc0;
T_21 ;
    %fork t_5, S_0000028687fc5560;
    %jmp t_4;
    .scope S_0000028687fc5560;
t_5 ;
    %vpi_call 3 91 "$dumpfile", "top.fsdb" {0 0 0};
    %vpi_call 3 92 "$dumpvars" {0 0 0};
    %end;
    .scope S_0000028687f61dc0;
t_4 %join;
    %end;
    .thread T_21;
    .scope S_0000028687f61dc0;
T_22 ;
    %delay 500, 0;
    %load/vec4 v0000028687fca7d0_0;
    %inv;
    %store/vec4 v0000028687fca7d0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0000028687f61dc0;
T_23 ;
    %wait E_0000028687f461f0;
    %vpi_call 3 101 "$display", "Time: %0t | pc_in: %d| x5: %d| x6: %d| x7: %d ", $time, v0000028687fc4400_0, &A<v0000028687fc76a0, 5>, &A<v0000028687fc76a0, 6>, &A<v0000028687fc76a0, 7> {0 0 0};
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./mux_4to1.v";
    "tb.v";
    "./Top.v";
    "./ALU.v";
    "./Decoder.v";
    "./EXMEM.v";
    "./Forward.v";
    "./Hazard.v";
    "./IDEX.v";
    "./IFID.v";
    "./MEMWB.v";
    "./adder.v";
    "./Controller.v";
    "./imm.v";
    "./mux_3to1.v";
    "./mux_2to1.v";
    "./pc.v";
    "./registerFile.v";
    "./memory.v";
