{
  "Top": "alveo_hls4ml",
  "RtlTop": "alveo_hls4ml",
  "RtlPrefix": "",
  "RtlSubPrefix": "alveo_hls4ml_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in1": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in2": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -deadlock_detection=sim",
      "config_dataflow -strict_mode=warning",
      "config_export -format=xo",
      "config_export -ipname=alveo_hls4ml"
    ],
    "DirectiveTcl": [
      "set_directive_top alveo_hls4ml -name alveo_hls4ml",
      "set_directive_top alveo_hls4ml -name alveo_hls4ml"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "alveo_hls4ml"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "29791 ~ 29864",
    "Latency": "29862"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "alveo_hls4ml",
    "Version": "1.0",
    "DisplayName": "Alveo_hls4ml",
    "Revision": "2113560447",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_alveo_hls4ml_1_0.zip"
  },
  "Files": {
    "CSource": [
      "\/home\/biloba\/Documents\/Repositories\/A3D3-Neuro-Demo\/LFADS-2023_12_19_U55C_Full_LFADS\/src\/myproject.cpp",
      "\/home\/biloba\/Documents\/Repositories\/A3D3-Neuro-Demo\/LFADS-2023_12_19_U55C_Full_LFADS\/src\/alveo_hls4ml.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/alveo_hls4ml_add_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config16_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_s_temp_nodEe.vhd",
      "impl\/vhdl\/alveo_hls4ml_bidirectional_array_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_111_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_128_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_64_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_control_s_axi.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s_wr19_ROMcDy.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_w19_ROM_cCy.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/alveo_hls4ml_entry_proc.vhd",
      "impl\/vhdl\/alveo_hls4ml_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s_exp_table_ROM_AUctx.vhd",
      "impl\/vhdl\/alveo_hls4ml_fifo_w10_d1_S.vhd",
      "impl\/vhdl\/alveo_hls4ml_fifo_w16_d1_S.vhd",
      "impl\/vhdl\/alveo_hls4ml_fifo_w16_d73_A.vhd",
      "impl\/vhdl\/alveo_hls4ml_fifo_w16_d73_A_x.vhd",
      "impl\/vhdl\/alveo_hls4ml_fifo_w18_d1_S.vhd",
      "impl\/vhdl\/alveo_hls4ml_fifo_w32_d1_S.vhd",
      "impl\/vhdl\/alveo_hls4ml_fifo_w33_d1_S.vhd",
      "impl\/vhdl\/alveo_hls4ml_fifo_w33_d73_A.vhd",
      "impl\/vhdl\/alveo_hls4ml_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/alveo_hls4ml_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/alveo_hls4ml_flow_control_loop_pipe_no_ap_cont.vhd",
      "impl\/vhdl\/alveo_hls4ml_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/alveo_hls4ml_gmem0_m_axi.vhd",
      "impl\/vhdl\/alveo_hls4ml_gmem1_m_axi.vhd",
      "impl\/vhdl\/alveo_hls4ml_gmem2_m_axi.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_bw2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_bwr2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fw2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fwr2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_qh_state_V_RAMbkb.vhd",
      "impl\/vhdl\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config2_recr_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config19_recr_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config8_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config15_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config18_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39.vhd",
      "impl\/vhdl\/alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2.vhd",
      "impl\/vhdl\/alveo_hls4ml_Loop_VITIS_LOOP_74_3_proc40.vhd",
      "impl\/vhdl\/alveo_hls4ml_Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.vhd",
      "impl\/vhdl\/alveo_hls4ml_Loop_VITIS_LOOP_93_5_proc41.vhd",
      "impl\/vhdl\/alveo_hls4ml_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6.vhd",
      "impl\/vhdl\/alveo_hls4ml_mac_muladd_17ns_16s_34s_35_4_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mul_32s_16ns_48_2_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mul_34s_34ns_67_2_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mul_mul_16s_14s_30_4_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mul_mul_16s_15s_31_2_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mul_mul_16s_15s_31_4_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mul_mul_16s_16ns_32_4_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mul_mul_16s_16s_32_2_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mul_mul_16s_16s_32_4_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mul_mul_18s_16s_29_4_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_multiply_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_mux_42_16_1_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mux_646_16_1_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mux_646_32_1_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_mux_1287_16_1_1.vhd",
      "impl\/vhdl\/alveo_hls4ml_myproject.vhd",
      "impl\/vhdl\/alveo_hls4ml_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_s.vhd",
      "impl\/vhdl\/alveo_hls4ml_srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_s_rnd_array_V_RAM_AUTOcyx.vhd",
      "impl\/vhdl\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop.vhd",
      "impl\/vhdl\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_0_RAM_2cux.vhd",
      "impl\/vhdl\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_1_RAM_2cvx.vhd",
      "impl\/vhdl\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_2_RAM_2cwx.vhd",
      "impl\/vhdl\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_3_RAM_2cxx.vhd",
      "impl\/vhdl\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_RndNormElementLoop.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_add_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config16_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_128_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_64_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config8_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config15_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config18_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_Loop_VITIS_LOOP_93_5_proc41_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_multiply_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config14_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_myproject_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml_start_for_srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_U0.vhd",
      "impl\/vhdl\/alveo_hls4ml.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/alveo_hls4ml_add_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config16_s.v",
      "impl\/verilog\/alveo_hls4ml_bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_s.v",
      "impl\/verilog\/alveo_hls4ml_bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_s_temp_nodEe.v",
      "impl\/verilog\/alveo_hls4ml_bidirectional_array_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_111_1.v",
      "impl\/verilog\/alveo_hls4ml_clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_128_s.v",
      "impl\/verilog\/alveo_hls4ml_clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_64_s.v",
      "impl\/verilog\/alveo_hls4ml_control_s_axi.v",
      "impl\/verilog\/alveo_hls4ml_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s_wr19_ROMcDy.dat",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s_wr19_ROMcDy.v",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_w19_ROM_cCy.dat",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_w19_ROM_cCy.v",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_ROM_AUTO_1R.dat",
      "impl\/verilog\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_ROM_AUTO_1R.v",
      "impl\/verilog\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.v",
      "impl\/verilog\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_ROM_AUTO_1R.dat",
      "impl\/verilog\/alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_ROM_AUTO_1R.v",
      "impl\/verilog\/alveo_hls4ml_entry_proc.v",
      "impl\/verilog\/alveo_hls4ml_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s.v",
      "impl\/verilog\/alveo_hls4ml_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s_exp_table_ROM_AUctx.dat",
      "impl\/verilog\/alveo_hls4ml_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s_exp_table_ROM_AUctx.v",
      "impl\/verilog\/alveo_hls4ml_fifo_w10_d1_S.v",
      "impl\/verilog\/alveo_hls4ml_fifo_w16_d1_S.v",
      "impl\/verilog\/alveo_hls4ml_fifo_w16_d73_A.v",
      "impl\/verilog\/alveo_hls4ml_fifo_w16_d73_A_x.v",
      "impl\/verilog\/alveo_hls4ml_fifo_w18_d1_S.v",
      "impl\/verilog\/alveo_hls4ml_fifo_w32_d1_S.v",
      "impl\/verilog\/alveo_hls4ml_fifo_w33_d1_S.v",
      "impl\/verilog\/alveo_hls4ml_fifo_w33_d73_A.v",
      "impl\/verilog\/alveo_hls4ml_fifo_w64_d4_S.v",
      "impl\/verilog\/alveo_hls4ml_flow_control_loop_pipe.v",
      "impl\/verilog\/alveo_hls4ml_flow_control_loop_pipe_no_ap_cont.v",
      "impl\/verilog\/alveo_hls4ml_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/alveo_hls4ml_gmem0_m_axi.v",
      "impl\/verilog\/alveo_hls4ml_gmem1_m_axi.v",
      "impl\/verilog\/alveo_hls4ml_gmem2_m_axi.v",
      "impl\/verilog\/alveo_hls4ml_gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_s.v",
      "impl\/verilog\/alveo_hls4ml_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s.v",
      "impl\/verilog\/alveo_hls4ml_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s.v",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s.v",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_bw2_ROM_AUTO_1R.dat",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_bw2_ROM_AUTO_1R.v",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_bwr2_ROM_AUTO_1R.dat",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_bwr2_ROM_AUTO_1R.v",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s.v",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fw2_ROM_AUTO_1R.dat",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fw2_ROM_AUTO_1R.v",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fwr2_ROM_AUTO_1R.dat",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fwr2_ROM_AUTO_1R.v",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_qh_state_V_RAMbkb.v",
      "impl\/verilog\/alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s.v",
      "impl\/verilog\/alveo_hls4ml_hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config2_recr_s.v",
      "impl\/verilog\/alveo_hls4ml_hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config19_recr_s.v",
      "impl\/verilog\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s.v",
      "impl\/verilog\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config8_s.v",
      "impl\/verilog\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config15_s.v",
      "impl\/verilog\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config18_s.v",
      "impl\/verilog\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_s.v",
      "impl\/verilog\/alveo_hls4ml_linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_s.v",
      "impl\/verilog\/alveo_hls4ml_linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_s.v",
      "impl\/verilog\/alveo_hls4ml_linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_s.v",
      "impl\/verilog\/alveo_hls4ml_linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_s.v",
      "impl\/verilog\/alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39.v",
      "impl\/verilog\/alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2.v",
      "impl\/verilog\/alveo_hls4ml_Loop_VITIS_LOOP_74_3_proc40.v",
      "impl\/verilog\/alveo_hls4ml_Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.v",
      "impl\/verilog\/alveo_hls4ml_Loop_VITIS_LOOP_93_5_proc41.v",
      "impl\/verilog\/alveo_hls4ml_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6.v",
      "impl\/verilog\/alveo_hls4ml_mac_muladd_17ns_16s_34s_35_4_1.v",
      "impl\/verilog\/alveo_hls4ml_mul_32s_16ns_48_2_1.v",
      "impl\/verilog\/alveo_hls4ml_mul_34s_34ns_67_2_1.v",
      "impl\/verilog\/alveo_hls4ml_mul_mul_16s_14s_30_4_1.v",
      "impl\/verilog\/alveo_hls4ml_mul_mul_16s_15s_31_2_1.v",
      "impl\/verilog\/alveo_hls4ml_mul_mul_16s_15s_31_4_1.v",
      "impl\/verilog\/alveo_hls4ml_mul_mul_16s_16ns_32_4_1.v",
      "impl\/verilog\/alveo_hls4ml_mul_mul_16s_16s_32_2_1.v",
      "impl\/verilog\/alveo_hls4ml_mul_mul_16s_16s_32_4_1.v",
      "impl\/verilog\/alveo_hls4ml_mul_mul_18s_16s_29_4_1.v",
      "impl\/verilog\/alveo_hls4ml_multiply_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s.v",
      "impl\/verilog\/alveo_hls4ml_mux_42_16_1_1.v",
      "impl\/verilog\/alveo_hls4ml_mux_646_16_1_1.v",
      "impl\/verilog\/alveo_hls4ml_mux_646_32_1_1.v",
      "impl\/verilog\/alveo_hls4ml_mux_1287_16_1_1.v",
      "impl\/verilog\/alveo_hls4ml_myproject.v",
      "impl\/verilog\/alveo_hls4ml_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_s.v",
      "impl\/verilog\/alveo_hls4ml_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s.v",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_s.v",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_s_rnd_array_V_RAM_AUTOcyx.v",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop.v",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_0_RAM_2cux.dat",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_0_RAM_2cux.v",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_1_RAM_2cvx.dat",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_1_RAM_2cvx.v",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_2_RAM_2cwx.dat",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_2_RAM_2cwx.v",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_3_RAM_2cxx.dat",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_3_RAM_2cxx.v",
      "impl\/verilog\/alveo_hls4ml_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_RndNormElementLoop.v",
      "impl\/verilog\/alveo_hls4ml_start_for_add_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config16_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_128_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_64_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config8_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config15_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config18_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_Loop_VITIS_LOOP_93_5_proc41_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_multiply_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config14_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_myproject_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0.v",
      "impl\/verilog\/alveo_hls4ml_start_for_srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_U0.v",
      "impl\/verilog\/alveo_hls4ml.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/alveo_hls4ml_v1_0\/data\/alveo_hls4ml.mdd",
      "impl\/misc\/drivers\/alveo_hls4ml_v1_0\/data\/alveo_hls4ml.tcl",
      "impl\/misc\/drivers\/alveo_hls4ml_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/alveo_hls4ml_v1_0\/src\/xalveo_hls4ml.c",
      "impl\/misc\/drivers\/alveo_hls4ml_v1_0\/src\/xalveo_hls4ml.h",
      "impl\/misc\/drivers\/alveo_hls4ml_v1_0\/src\/xalveo_hls4ml_hw.h",
      "impl\/misc\/drivers\/alveo_hls4ml_v1_0\/src\/xalveo_hls4ml_linux.c",
      "impl\/misc\/drivers\/alveo_hls4ml_v1_0\/src\/xalveo_hls4ml_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/alveo_hls4ml.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in1_1",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 31 to 0 of in1"
            }]
        },
        {
          "offset": "0x14",
          "name": "in1_2",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 63 to 32 of in1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in2_1",
          "access": "W",
          "description": "Data signal of in2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in2",
              "access": "W",
              "description": "Bit 31 to 0 of in2"
            }]
        },
        {
          "offset": "0x20",
          "name": "in2_2",
          "access": "W",
          "description": "Data signal of in2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in2",
              "access": "W",
              "description": "Bit 63 to 32 of in2"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "in1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "32",
          "argName": "in1"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "in2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "512",
          "argName": "in2"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "32",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "alveo_hls4ml",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_67_1_proc39",
          "InstanceName": "Loop_VITIS_LOOP_67_1_proc39_U0",
          "Instances": [{
              "ModuleName": "Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2",
              "InstanceName": "grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193"
            }]
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_74_3_proc40",
          "InstanceName": "Loop_VITIS_LOOP_74_3_proc40_U0",
          "Instances": [{
              "ModuleName": "Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4",
              "InstanceName": "grp_Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_181"
            }]
        },
        {
          "ModuleName": "myproject",
          "InstanceName": "myproject_U0",
          "Instances": [
            {
              "ModuleName": "bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_s",
              "InstanceName": "bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0",
              "Instances": [
                {
                  "ModuleName": "bidirectional_array_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_111_1",
                  "InstanceName": "grp_bidirectional_array_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_111_1_fu_2138"
                },
                {
                  "ModuleName": "gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s",
                  "InstanceName": "grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562",
                  "Instances": [{
                      "ModuleName": "gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s",
                      "InstanceName": "grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486",
                      "Instances": [
                        {
                          "ModuleName": "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s",
                          "InstanceName": "grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307"
                        },
                        {
                          "ModuleName": "dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s",
                          "InstanceName": "grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s_fu_2699"
                        },
                        {
                          "ModuleName": "hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config2_recr_s",
                          "InstanceName": "grp_hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config2_recr_s_fu_3090"
                        }
                      ]
                    }]
                },
                {
                  "ModuleName": "gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s",
                  "InstanceName": "grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768",
                  "Instances": [{
                      "ModuleName": "gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s",
                      "InstanceName": "grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486",
                      "Instances": [
                        {
                          "ModuleName": "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s",
                          "InstanceName": "grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305"
                        },
                        {
                          "ModuleName": "dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s",
                          "InstanceName": "grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s_fu_2697"
                        },
                        {
                          "ModuleName": "hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config2_recr_s",
                          "InstanceName": "grp_hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config2_recr_s_fu_3088"
                        }
                      ]
                    }]
                }
              ]
            },
            {
              "ModuleName": "linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_s",
              "InstanceName": "linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_U0"
            },
            {
              "ModuleName": "clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_128_s",
              "InstanceName": "clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_128_U0"
            },
            {
              "ModuleName": "dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s",
              "InstanceName": "dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0",
              "Instances": [{
                  "ModuleName": "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s",
                  "InstanceName": "grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618"
                }]
            },
            {
              "ModuleName": "dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s",
              "InstanceName": "dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0",
              "Instances": [{
                  "ModuleName": "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s",
                  "InstanceName": "grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1618"
                }]
            },
            {
              "ModuleName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config8_s",
              "InstanceName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config8_U0"
            },
            {
              "ModuleName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s",
              "InstanceName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_U0"
            },
            {
              "ModuleName": "clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_64_s",
              "InstanceName": "clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_64_U0"
            },
            {
              "ModuleName": "explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s",
              "InstanceName": "explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_U0"
            },
            {
              "ModuleName": "srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_s",
              "InstanceName": "srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_U0",
              "Instances": [
                {
                  "ModuleName": "srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop",
                  "InstanceName": "grp_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_fu_1396"
                },
                {
                  "ModuleName": "srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_RndNormElementLoop",
                  "InstanceName": "grp_srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_RndNormElementLoop_fu_1416"
                }
              ]
            },
            {
              "ModuleName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_s",
              "InstanceName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_U0"
            },
            {
              "ModuleName": "linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_s",
              "InstanceName": "linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_U0"
            },
            {
              "ModuleName": "multiply_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s",
              "InstanceName": "multiply_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config14_U0"
            },
            {
              "ModuleName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config15_s",
              "InstanceName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config15_U0"
            },
            {
              "ModuleName": "add_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config16_s",
              "InstanceName": "add_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config16_U0"
            },
            {
              "ModuleName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config18_s",
              "InstanceName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config18_U0"
            },
            {
              "ModuleName": "gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_s",
              "InstanceName": "gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0",
              "Instances": [{
                  "ModuleName": "gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s",
                  "InstanceName": "grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048",
                  "Instances": [
                    {
                      "ModuleName": "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s",
                      "InstanceName": "grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803"
                    },
                    {
                      "ModuleName": "dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s",
                      "InstanceName": "grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s_fu_1811"
                    },
                    {
                      "ModuleName": "hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config19_recr_s",
                      "InstanceName": "grp_hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config19_recr_s_fu_1818"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_s",
              "InstanceName": "linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_U0"
            },
            {
              "ModuleName": "pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_s",
              "InstanceName": "pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0",
              "Instances": [{
                  "ModuleName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s",
                  "InstanceName": "grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s_fu_584"
                }]
            },
            {
              "ModuleName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_s",
              "InstanceName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_U0"
            },
            {
              "ModuleName": "pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s",
              "InstanceName": "pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0",
              "Instances": [{
                  "ModuleName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s",
                  "InstanceName": "grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s_fu_698"
                }]
            }
          ]
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_93_5_proc41",
          "InstanceName": "Loop_VITIS_LOOP_93_5_proc41_U0",
          "Instances": [{
              "ModuleName": "Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6",
              "InstanceName": "grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202"
            }]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_67_1_proc39": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_74_3_proc40": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bidirectional_array_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_111_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config2_recr_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_128_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_RndNormElementLoop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "multiply_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config15_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "add_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config18_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config19_recr_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_93_5_proc41": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "alveo_hls4ml": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.410"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2": {
        "Latency": {
          "LatencyBest": "5113",
          "LatencyAvg": "5113",
          "LatencyWorst": "5113",
          "PipelineII": "5113",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_67_1_VITIS_LOOP_68_2",
            "TripCount": "5110",
            "Latency": "5111",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "807",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_67_1_proc39": {
        "Latency": {
          "LatencyBest": "5184",
          "LatencyAvg": "5184",
          "LatencyWorst": "5184",
          "PipelineII": "5184",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "230",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1929",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4": {
        "Latency": {
          "LatencyBest": "4675",
          "LatencyAvg": "4675",
          "LatencyWorst": "4675",
          "PipelineII": "4675",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_74_3_VITIS_LOOP_75_4",
            "TripCount": "4672",
            "Latency": "4673",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1051",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1163",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_74_3_proc40": {
        "Latency": {
          "LatencyBest": "4746",
          "LatencyAvg": "4746",
          "LatencyWorst": "4746",
          "PipelineII": "4746",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "1183",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2222",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bidirectional_array_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_111_1": {
        "Latency": {
          "LatencyBest": "75",
          "LatencyAvg": "75",
          "LatencyWorst": "75",
          "PipelineII": "75",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.643"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_111_1",
            "TripCount": "73",
            "Latency": "73",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "710",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s": {
        "Latency": {
          "LatencyBest": "71",
          "LatencyAvg": "71",
          "LatencyWorst": "72",
          "PipelineII": "70",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.019"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "70",
            "Latency": "71",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "192",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "2",
          "FF": "19932",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "14570",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "68",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.735"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "64",
            "Latency": "67",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "192",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "2",
          "FF": "43539",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "1",
          "LUT": "17985",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config2_recr_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.461"
        },
        "Area": {
          "FF": "2432",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "23680",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s": {
        "Latency": {
          "LatencyBest": "403",
          "LatencyAvg": "403",
          "LatencyWorst": "404",
          "PipelineIIMin": "403",
          "PipelineIIMax": "404",
          "PipelineII": "403 ~ 404",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.019"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_485_1",
            "TripCount": "64",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "640",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "7",
          "FF": "107451",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "4",
          "LUT": "79522",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s": {
        "Latency": {
          "LatencyBest": "29712",
          "LatencyAvg": "29712",
          "LatencyWorst": "29785",
          "PipelineIIMin": "29712",
          "PipelineIIMax": "29785",
          "PipelineII": "29712 ~ 29785",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.019"
        },
        "Loops": [{
            "Name": "DataPropagation",
            "TripCount": "73",
            "LatencyMin": "29711",
            "LatencyMax": "29784",
            "Latency": "29711 ~ 29784",
            "PipelineII": "",
            "PipelineDepthMin": "407",
            "PipelineDepthMax": "408",
            "PipelineDepth": "407 ~ 408"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "640",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "7",
          "FF": "113929",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "4",
          "LUT": "80162",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s": {
        "Latency": {
          "LatencyBest": "403",
          "LatencyAvg": "403",
          "LatencyWorst": "404",
          "PipelineIIMin": "403",
          "PipelineIIMax": "404",
          "PipelineII": "403 ~ 404",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.019"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_485_1",
            "TripCount": "64",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "640",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "7",
          "FF": "107451",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "4",
          "LUT": "79522",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s": {
        "Latency": {
          "LatencyBest": "29712",
          "LatencyAvg": "29712",
          "LatencyWorst": "29785",
          "PipelineIIMin": "29712",
          "PipelineIIMax": "29785",
          "PipelineII": "29712 ~ 29785",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.019"
        },
        "Loops": [{
            "Name": "DataPropagation",
            "TripCount": "73",
            "LatencyMin": "29711",
            "LatencyMax": "29784",
            "Latency": "29711 ~ 29784",
            "PipelineII": "",
            "PipelineDepthMin": "407",
            "PipelineDepthMax": "408",
            "PipelineDepth": "407 ~ 408"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "640",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "7",
          "FF": "113929",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "4",
          "LUT": "80162",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "29790",
          "LatencyAvg": "29790",
          "LatencyWorst": "29863",
          "PipelineIIMin": "29790",
          "PipelineIIMax": "29863",
          "PipelineII": "29790 ~ 29863",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.019"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "1280",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "14",
          "FF": "230124",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "8",
          "LUT": "172666",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.858"
        },
        "Area": {
          "FF": "2436",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "15396",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_128_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.692"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3476",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "132",
          "PipelineII": "128",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.969"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "128",
            "Latency": "131",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "64",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "7132",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "8340",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "Latency": {
          "LatencyBest": "132",
          "LatencyAvg": "132",
          "LatencyWorst": "133",
          "PipelineIIMin": "132",
          "PipelineIIMax": "133",
          "PipelineII": "132 ~ 133",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.749"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "64",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "9185",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "10104",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "132",
          "PipelineII": "128",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.969"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "128",
            "Latency": "131",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "64",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "7133",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "8341",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s": {
        "Latency": {
          "LatencyBest": "132",
          "LatencyAvg": "132",
          "LatencyWorst": "133",
          "PipelineIIMin": "132",
          "PipelineIIMax": "133",
          "PipelineII": "132 ~ 133",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.749"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "64",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "9186",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "10105",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config8_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.211"
        },
        "Area": {
          "FF": "1028",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5220",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "clone_stream_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_64_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.744"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1748",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.414"
        },
        "Area": {
          "FF": "2052",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "7972",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.523"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "4",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1188",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.525"
        },
        "Loops": [{
            "Name": "ElementLoop",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "195",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "447",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_RndNormElementLoop": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "68",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.469"
        },
        "Loops": [{
            "Name": "RndNormElementLoop",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "2341",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "269",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "srn_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config11_s": {
        "Latency": {
          "LatencyBest": "139",
          "LatencyAvg": "139",
          "LatencyWorst": "139",
          "PipelineII": "139",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.525"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "2673",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2201",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.744"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1172",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.526"
        },
        "Area": {
          "FF": "3459",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "9883",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "multiply_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.933"
        },
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "6",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1754",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config15_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.211"
        },
        "Area": {
          "FF": "1027",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5211",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "add_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config16_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.219"
        },
        "Area": {
          "FF": "1028",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3610",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config18_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.211"
        },
        "Area": {
          "FF": "1028",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5220",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "68",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.365"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "64",
            "Latency": "67",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "192",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "2",
          "FF": "13856",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "14600",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "68",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.735"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "64",
            "Latency": "67",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "192",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "2",
          "FF": "11227",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "11810",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "hard_sigmoid_ap_fixed_ap_ufixed_16_0_4_0_0_hard_sigmoid_config19_recr_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.461"
        },
        "Area": {
          "FF": "2432",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "23680",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s": {
        "Latency": {
          "LatencyBest": "398",
          "LatencyAvg": "398",
          "LatencyWorst": "399",
          "PipelineIIMin": "398",
          "PipelineIIMax": "399",
          "PipelineII": "398 ~ 399",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.903"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_485_1",
            "TripCount": "64",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "640",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "7",
          "FF": "60870",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "2",
          "LUT": "73371",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_s": {
        "Latency": {
          "LatencyBest": "29274",
          "LatencyAvg": "29274",
          "LatencyWorst": "29347",
          "PipelineIIMin": "29274",
          "PipelineIIMax": "29347",
          "PipelineII": "29274 ~ 29347",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.903"
        },
        "Loops": [{
            "Name": "DataPropagation",
            "TripCount": "73",
            "LatencyMin": "29273",
            "LatencyMax": "29346",
            "Latency": "29273 ~ 29346",
            "PipelineII": "",
            "PipelineDepthMin": "401",
            "PipelineDepthMax": "402",
            "PipelineDepth": "401 ~ 402"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "640",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "7",
          "FF": "65045",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "2",
          "LUT": "75758",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_s": {
        "Latency": {
          "LatencyBest": "76",
          "LatencyAvg": "76",
          "LatencyWorst": "76",
          "PipelineII": "76",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.717"
        },
        "Loops": [{
            "Name": "LinearLoop",
            "TripCount": "73",
            "Latency": "74",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1229",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "7759",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "67",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.060"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1241",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3471",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_s": {
        "Latency": {
          "LatencyBest": "5038",
          "LatencyAvg": "5038",
          "LatencyWorst": "5111",
          "PipelineIIMin": "5038",
          "PipelineIIMax": "5111",
          "PipelineII": "5038 ~ 5111",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.731"
        },
        "Loops": [{
            "Name": "ReadInputWidth",
            "TripCount": "73",
            "LatencyMin": "5037",
            "LatencyMax": "5110",
            "Latency": "5037 ~ 5110",
            "PipelineII": "",
            "PipelineDepthMin": "69",
            "PipelineDepthMax": "70",
            "PipelineDepth": "69 ~ 70"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "2279",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "4166",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_s": {
        "Latency": {
          "LatencyBest": "76",
          "LatencyAvg": "76",
          "LatencyWorst": "76",
          "PipelineII": "76",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.922"
        },
        "Loops": [{
            "Name": "LinearLoop",
            "TripCount": "73",
            "Latency": "74",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "77",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "403",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "7",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.762"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "4",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "70",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "2385",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5140",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s": {
        "Latency": {
          "LatencyBest": "658",
          "LatencyAvg": "658",
          "LatencyWorst": "731",
          "PipelineIIMin": "658",
          "PipelineIIMax": "731",
          "PipelineII": "658 ~ 731",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "ReadInputWidth",
            "TripCount": "73",
            "LatencyMin": "657",
            "LatencyMax": "730",
            "Latency": "657 ~ 730",
            "PipelineII": "",
            "PipelineDepthMin": "9",
            "PipelineDepthMax": "10",
            "PipelineDepth": "9 ~ 10"
          }],
        "Area": {
          "DSP": "70",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "2462",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5880",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "29790",
          "LatencyAvg": "29790",
          "LatencyWorst": "29863",
          "PipelineIIMin": "29791",
          "PipelineIIMax": "29864",
          "PipelineII": "29791 ~ 29864",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.019"
        },
        "Area": {
          "BRAM_18K": "228",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "5",
          "DSP": "2189",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "24",
          "FF": "420681",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "16",
          "LUT": "407802",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "31",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6": {
        "Latency": {
          "LatencyBest": "5113",
          "LatencyAvg": "5113",
          "LatencyWorst": "5113",
          "PipelineII": "5113",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_93_5_VITIS_LOOP_94_6",
            "TripCount": "5110",
            "Latency": "5111",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "84",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1267",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_93_5_proc41": {
        "Latency": {
          "LatencyBest": "5184",
          "LatencyAvg": "5184",
          "LatencyWorst": "5184",
          "PipelineII": "5184",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "220",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2412",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "alveo_hls4ml": {
        "Latency": {
          "LatencyBest": "29862",
          "LatencyAvg": "29862",
          "LatencyWorst": "29935",
          "PipelineIIMin": "29791",
          "PipelineIIMax": "29864",
          "PipelineII": "29791 ~ 29864",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.019"
        },
        "Area": {
          "BRAM_18K": "228",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "5",
          "DSP": "2189",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "24",
          "FF": "443561",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "17",
          "LUT": "446560",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-16 18:27:47 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
