{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "29012@flexserv11.tudelft.nl " "Can't contact license server \"29012@flexserv11.tudelft.nl\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1421110594062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421110594069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421110594070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 01:56:32 2015 " "Processing started: Tue Jan 13 01:56:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421110594070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421110594070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_cut -c top_level_cut " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_cut -c top_level_cut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421110594070 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1421110594379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/subsystems/cpu_final/cpu_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/subsystems/cpu_final/cpu_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-behaviour " "Found design unit 1: cpu-behaviour" {  } { { "../CPU_final/CPU_toplevel.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/CPU_final/CPU_toplevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421110594961 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPU_final/CPU_toplevel.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/CPU_final/CPU_toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421110594961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421110594961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/subsystems/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/subsystems/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behavioural " "Found design unit 1: ROM-behavioural" {  } { { "../ROM/rom.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/ROM/rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421110594963 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/rom.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/ROM/rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421110594963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421110594963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/gen6mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421110594965 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/gen6mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421110594965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421110594965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_cut.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level_cut.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_cut " "Found entity 1: top_level_cut" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421110594967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421110594967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/subsystems/spi_slave/spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/subsystems/spi_slave/spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-behaviour " "Found design unit 1: spi_slave-behaviour" {  } { { "../SPI_slave/spi_slave.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/SPI_slave/spi_slave.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421110594969 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "../SPI_slave/spi_slave.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/SPI_slave/spi_slave.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421110594969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421110594969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_cut " "Elaborating entity \"top_level_cut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1421110595002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst1\"" {  } { { "top_level_cut.bdf" "inst1" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 224 808 1024 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421110595005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_dec_instr CPU_toplevel.vhd(90) " "Verilog HDL or VHDL warning at CPU_toplevel.vhd(90): object \"cpu_dec_instr\" assigned a value but never read" {  } { { "../CPU_final/CPU_toplevel.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/CPU_final/CPU_toplevel.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421110595007 "|top_level_cut|cpu:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst3 " "Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst3\"" {  } { { "top_level_cut.bdf" "inst3" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 40 512 680 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421110595061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:inst " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:inst\"" {  } { { "top_level_cut.bdf" "inst" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 224 512 688 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421110595063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst4 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst4\"" {  } { { "top_level_cut.bdf" "inst4" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 560 760 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421110595065 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "rom.vhd(14) " "VHDL Case Statement error at rom.vhd(14): Case Statement choices must cover all possible values of expression" {  } { { "../ROM/rom.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/ROM/rom.vhd" 14 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Quartus II" 0 -1 1421110595066 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ROM:inst4 " "Can't elaborate user hierarchy \"ROM:inst4\"" {  } { { "top_level_cut.bdf" "inst4" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 560 760 432 "inst4" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421110595066 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421110595187 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 13 01:56:35 2015 " "Processing ended: Tue Jan 13 01:56:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421110595187 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421110595187 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421110595187 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421110595187 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421110595757 ""}
