EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# MC14051BDTR2G
#
DEF MC14051BDTR2G U 0 40 Y Y 1 L N
F0 "U" -211 1161 50 H V L BNN
F1 "MC14051BDTR2G" -161 -1457 50 H V L BNN
F2 "SOP65P640X120-16N" 0 0 50 H I L BNN
F3 "ON Semiconductor" 0 0 50 H I L BNN
F4 "0.23 USD" 0 0 50 H I L BNN
F5 "Good" 0 0 50 H I L BNN
F6 "TSSOP-16 ON Semiconductor" 0 0 50 H I L BNN
F7 "MC14051BDTR2G" 0 0 50 H I L BNN
F8 "MC14051B Series 3 to 18 Vdc Analog Multiplexers/Demultiplexers - TSSOP-16" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -500 1000 -500 -1200 N
P 2 0 0 16 -500 -1200 500 -1200 N
P 2 0 0 16 500 -1200 500 1000 N
P 2 0 0 16 500 1000 -500 1000 N
X VDD 16 -700 800 200 R 40 40 0 0 W 
X INH 6 -700 600 200 R 40 40 0 0 I 
X A 11 -700 400 200 R 40 40 0 0 I 
X B 10 -700 300 200 R 40 40 0 0 I 
X C 9 -700 200 200 R 40 40 0 0 I 
X X0 13 -700 0 200 R 40 40 0 0 B 
X X1 14 -700 -100 200 R 40 40 0 0 B 
X X2 15 -700 -200 200 R 40 40 0 0 B 
X X3 12 -700 -300 200 R 40 40 0 0 B 
X X4 1 -700 -400 200 R 40 40 0 0 B 
X X5 5 -700 -500 200 R 40 40 0 0 B 
X X6 2 -700 -600 200 R 40 40 0 0 B 
X X7 4 -700 -700 200 R 40 40 0 0 B 
X VEE 7 -700 -900 200 R 40 40 0 0 W 
X VSS 8 -700 -1000 200 R 40 40 0 0 W 
X X 3 700 800 200 L 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library