Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 21 00:17:57 2022
| Host         : LAPTOP-F8OKT164 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Timer_control_sets_placed.rpt
| Design       : Timer
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               9 |            3 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+----------------------------------+------------------+----------------+--------------+
|      Clock Signal     | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------+----------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG  |               |                                  |                2 |              2 |         1.00 |
|  my10k_clk/CLK        |               |                                  |                1 |              3 |         3.00 |
|  i1/CLK               | SW_IBUF       | BTNC_IBUF                        |                1 |              4 |         4.00 |
|  myls_clk/LED_10_OBUF | SW_IBUF       | BTNC_IBUF                        |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG  |               | my10k_clk/clkcount[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG  | SW_IBUF       | myls_clk/clkcount[0]_i_1_n_0     |                8 |             32 |         4.00 |
+-----------------------+---------------+----------------------------------+------------------+----------------+--------------+


