<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>fnal.gov</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axis_valid_cnt</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_ni</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_ni</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_valid_cnt</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2c0fccfc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_valid_cnt</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2c0fccfc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4a8445e9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_ni</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cnt_r_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cnt_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>AXIS_IN_DW</spirit:name>
        <spirit:displayName>Axis In Dw</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXIS_IN_DW">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axis_valid_cnt.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2c0fccfc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axis_valid_cnt.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axis_valid_cnt_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4a8445e9</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axis_valid_cnt_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>AXIS_IN_DW</spirit:name>
      <spirit:displayName>Axis In Dw</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXIS_IN_DW">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axis_valid_cnt_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axis_valid_cnt_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-26T14:38:00Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6740ab_ARCHIVE_LOCATION">c:/Users/mdifeder/ZCU111/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19abf728_ARCHIVE_LOCATION">c:/Users/mdifeder/ZCU111/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9ad505_ARCHIVE_LOCATION">c:/Users/mdifeder/ZCU111/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147e8183_ARCHIVE_LOCATION">c:/Users/mdifeder/ZCU111/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb55870_ARCHIVE_LOCATION">c:/Users/mdifeder/ZCU111/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1e2703_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47498dfb_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cfdf67_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104b481d_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64142b61_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f290ce8_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26917989_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253c4b_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f6a6e7_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7205046b_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bf58a_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e7e92d_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164e3ca6_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d18dd46_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6544e086_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531d1dba_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49268300_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61005632_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685b0607_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171c3179_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c744e90_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b68def_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4708f018_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c0a181_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce399b3_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e68b43_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602df5c2_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71566c74_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263b14e3_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1456b9d0_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5ceb30_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5355b1f1_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f97585_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37789073_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7709d8e9_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433c2e6a_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34481f4c_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7912a9a9_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6234591e_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5f93a_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfa8b6e_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15befae_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a649a9_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649e435a_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd19a93_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5a7de0_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e803ac_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79818a9a_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736bb49c_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763ed09a_ARCHIVE_LOCATION">/home/mdifeder/Projects/20.2/IPs/axis_valid_cnt</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="065a6ecc"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6c9fa445"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3114ce3b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="70c19c11"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="539528b0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
