/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_1z[3:1];
  assign celloutsig_0_4z = in_data[68:63] < in_data[93:88];
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z } < { in_data[64:61], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = { _00_[2], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, _00_, celloutsig_0_4z } < { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, _00_, celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[78], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z } < { in_data[54:45], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[159:157] < in_data[182:180];
  assign celloutsig_1_1z = in_data[172:167] < in_data[113:108];
  assign celloutsig_1_2z = in_data[134:131] < { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[108:107], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } < { in_data[135:129], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } < { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[55:50], celloutsig_0_0z } < { celloutsig_0_1z[3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z } < { celloutsig_1_6z[4], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z } < { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_16z = celloutsig_1_6z[4:2] < { celloutsig_1_5z[1], celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_0z = & in_data[59:30];
  assign celloutsig_0_7z = & { celloutsig_0_6z, celloutsig_0_4z, in_data[59:30] };
  assign celloutsig_0_11z = & { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, _00_, in_data[59:30] };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z, in_data[176:171] };
  assign celloutsig_1_7z = & { celloutsig_1_5z, in_data[185:178] };
  assign celloutsig_1_8z = & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[191:181], in_data[176:171] };
  assign celloutsig_1_12z = & { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_15z = & { celloutsig_1_13z[6], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_19z = & { celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_5z[1] };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_1z } ~^ { celloutsig_0_5z, celloutsig_0_2z, _00_ };
  assign celloutsig_0_1z = in_data[23:20] ~^ in_data[7:4];
  assign celloutsig_1_5z = in_data[104:102] ~^ { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_6z = in_data[105:97] ~^ in_data[189:181];
  assign celloutsig_1_13z = { in_data[171:163], celloutsig_1_2z } ~^ { in_data[156:149], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z } ~^ in_data[131:128];
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
