

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_Coef_Read_Loop'
================================================================
* Date:           Tue Apr 23 13:40:35 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Coef_Read_Loop  |       38|       38|         8|          1|          1|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     248|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     248|    216|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_233_p2                |         +|   0|  0|  14|           6|           2|
    |add_ln41_fu_200_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_179_p2               |      icmp|   0|  0|  10|           6|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 103|          80|          72|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |j_fu_102                 |   9|          2|    6|         12|
    |tmp_data_V_1_fu_98       |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   45|         90|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |gmem_addr_reg_297                          |  64|   0|   64|          0|
    |icmp_ln39_reg_288                          |   1|   0|    1|          0|
    |j_fu_102                                   |   6|   0|    6|          0|
    |tmp_data_V_1_fu_98                         |  32|   0|   32|          0|
    |tmp_data_V_1_load_1_reg_292                |  32|   0|   32|          0|
    |tmp_data_V_1_load_1_reg_292_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_last_V_fu_94                           |   1|   0|    1|          0|
    |icmp_ln39_reg_288                          |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 248|  32|  185|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop|  return value|
|input_r_TVALID               |   in|    1|        axis|                   input_r_V_data_V|       pointer|
|input_r_TDATA                |   in|   32|        axis|                   input_r_V_data_V|       pointer|
|m_axi_gmem_AWVALID           |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREADY           |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWADDR            |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWID              |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLEN             |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWSIZE            |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWBURST           |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLOCK            |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWCACHE           |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWPROT            |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWQOS             |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREGION          |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWUSER            |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WVALID            |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WREADY            |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WDATA             |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WSTRB             |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WLAST             |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WID               |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WUSER             |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARVALID           |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREADY           |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARADDR            |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARID              |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLEN             |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARSIZE            |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARBURST           |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLOCK            |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARCACHE           |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARPROT            |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARQOS             |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREGION          |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARUSER            |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RVALID            |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RREADY            |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RDATA             |   in|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RLAST             |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RID               |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RFIFONUM          |   in|    9|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RUSER             |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RRESP             |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BVALID            |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BREADY            |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BRESP             |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BID               |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BUSER             |   in|    1|       m_axi|                               gmem|       pointer|
|tmp_data_V                   |   in|   32|     ap_none|                         tmp_data_V|        scalar|
|coefs                        |   in|   64|     ap_none|                              coefs|        scalar|
|input_r_TREADY               |  out|    1|        axis|                   input_r_V_dest_V|       pointer|
|input_r_TDEST                |   in|    1|        axis|                   input_r_V_dest_V|       pointer|
|input_r_TKEEP                |   in|    4|        axis|                   input_r_V_keep_V|       pointer|
|input_r_TSTRB                |   in|    4|        axis|                   input_r_V_strb_V|       pointer|
|input_r_TUSER                |   in|    1|        axis|                   input_r_V_user_V|       pointer|
|input_r_TLAST                |   in|    1|        axis|                   input_r_V_last_V|       pointer|
|input_r_TID                  |   in|    1|        axis|                     input_r_V_id_V|       pointer|
|tmp_data_V_1_out             |  out|   32|      ap_vld|                   tmp_data_V_1_out|       pointer|
|tmp_data_V_1_out_ap_vld      |  out|    1|      ap_vld|                   tmp_data_V_1_out|       pointer|
|p_4_0_0_0112_phi_out         |  out|    1|      ap_vld|               p_4_0_0_0112_phi_out|       pointer|
|p_4_0_0_0112_phi_out_ap_vld  |  out|    1|      ap_vld|               p_4_0_0_0112_phi_out|       pointer|
+-----------------------------+-----+-----+------------+-----------------------------------+--------------+

