Using config: configs/x16_base_config.json
Running GEMM tests...
Test 1: M=1024, K=12288, N=12288
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: 
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CBD  N: R  K: AS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1024, K:12288, N:12288
Maximum Array Tile Size: {'M': 1, 'K': 768, 'N': 384}
get_arr_tile_stats: arr_latency=8.0032e-05, capacity_utilization=0.1875
get_tile_stats: K_reduction_latency: 1.536e-05 = 201326592 / 13107200000000.0
CBD AS ['R'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
12582912 = 1024 * 12288 * 1
get_tile_io_latency: data_volume=402653184, dup=[], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=3.072e-05 = 402653184 / 13107200000000.0
get_tile_stats: tile_size: {'M': 1024, 'K': 12288, 'N': 12288}, arr_tile_size: {'M': 1, 'K': 768, 'N': 384}, MK_dup: 1, KN_dup:1, MN_dup:768, M_K_io_latency: 3.072e-05, K_N_io_latency: 0, M_N_io_latency: 9.6e-07, tile_compute_latency:9.5392e-05 = 8.0032e-05(arr_latency) + 1.536e-05(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: 
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CBD  N: R  K: AS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1024        | 12288       | 12288       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 384         | 768         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.1875      | 0.75        | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 0.00012803199999999998 cycles|
| Total Compute Latency | 9.5392e-05             cycles|
| Total Array Latency  | 8.0032e-05             cycles|
| Total Reduction Latency| 1.536e-05              cycles|
| IO Latency           | 3.263999999999999e-05  cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': True, 'B': False, 'A': False, 'S': False, 'D': False}|
| reduction            | {'C': False, 'R': False, 'B': False, 'A': True, 'S': True, 'D': False}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 0.75
Capacity utilization: 0.1875
GEMM 1024x12288x12288 latency: 0.00012803199999999998s
simulated latency: GEMM_1024x12288x12288 0.00012803199999999998
roofline_model_simdram: total_ops=309237645312, total_data_movement=25165824, peak_flops=2368722311934701.0, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=0.0001305504, memory_bound_time=1.92e-06
GEMM roofline latency: 0.0001305504ms
Results written to test_gemm_x16_base_config.json_1024_12288_12288_simdram_ddr5_operandocality.csv
Test 2: M=2048, K=24576, N=24576
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: 
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CBA  N: R  K: DS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:2048, K:24576, N:24576
Maximum Array Tile Size: {'M': 1, 'K': 3072, 'N': 768}
get_arr_tile_stats: arr_latency=0.00015967359999999998, capacity_utilization=0.375
get_tile_stats: K_reduction_latency: 3.072e-05 = 402653184 / 13107200000000.0
CBA DS ['R'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
16777216 = 2048 * 8192 * 1
get_tile_io_latency: data_volume=536870912, dup=[], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=4.096e-05 = 536870912 / 13107200000000.0
get_tile_stats: tile_size: {'M': 2048, 'K': 8192, 'N': 24576}, arr_tile_size: {'M': 1, 'K': 1024, 'N': 768}, MK_dup: 1, KN_dup:1, MN_dup:1024, M_K_io_latency: 4.096e-05, K_N_io_latency: 0, M_N_io_latency: 3.84e-06, tile_compute_latency:0.00019039359999999998 = 0.00015967359999999998(arr_latency) + 3.072e-05(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: 
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CBA  N: R  K: DS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 2048        | 24576       | 8192        |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 768         | 1024        |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.375       | 1.0         | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 0.0007017408           cycles|
| Total Compute Latency | 0.0005711808           cycles|
| Total Array Latency  | 0.0004790207999999999  cycles|
| Total Reduction Latency| 9.215999999999998e-05  cycles|
| IO Latency           | 0.00013055999999999997 cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': True, 'B': False, 'A': False, 'S': False, 'D': False}|
| reduction            | {'C': False, 'R': False, 'B': False, 'A': False, 'S': True, 'D': True}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 3                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 1.0
Capacity utilization: 0.375
GEMM 2048x24576x24576 latency: 0.0007017408s
simulated latency: GEMM_2048x24576x24576 0.0007017408
roofline_model_simdram: total_ops=2473901162496, total_data_movement=100663296, peak_flops=2368722311934701.0, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=0.0010444032, memory_bound_time=7.68e-06
GEMM roofline latency: 0.0010444032ms
Results written to test_gemm_x16_base_config.json_2048_24576_24576_simdram_ddr5_operandocality.csv
Test 3: M=1, K=12288, N=12288
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: 
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: CRD  K: BAS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1, K:12288, N:12288
Maximum Array Tile Size: {'M': 1, 'K': 48, 'N': 6}
get_arr_tile_stats: arr_latency=1.6348e-06, capacity_utilization=0.0029296875
get_tile_stats: K_reduction_latency: 2.4e-07 = 3145728 / 13107200000000.0
 BAS ['C', 'R', 'D'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
12288 = 1 * 12288 * 1
get_tile_io_latency: data_volume=25165824, dup=[], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=1.92e-06 = 25165824 / 13107200000000.0
get_tile_stats: tile_size: {'M': 1, 'K': 12288, 'N': 12288}, arr_tile_size: {'M': 1, 'K': 48, 'N': 6}, MK_dup: 1, KN_dup:1, MN_dup:48, M_K_io_latency: 1.92e-06, K_N_io_latency: 0, M_N_io_latency: 9.375e-10, tile_compute_latency:1.8748e-06 = 1.6348e-06(arr_latency) + 2.4e-07(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: 
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: CRD  K: BAS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1           | 12288       | 12288       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 6           | 48          |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.0029296875 | 0.046875    | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 3.7966749999999995e-06 cycles|
| Total Compute Latency | 1.8748e-06             cycles|
| Total Array Latency  | 1.6348e-06             cycles|
| Total Reduction Latency| 2.4e-07                cycles|
| IO Latency           | 1.9218749999999997e-06 cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': True, 'R': True, 'B': False, 'A': False, 'S': False, 'D': True}|
| reduction            | {'C': False, 'R': False, 'B': True, 'A': True, 'S': True, 'D': False}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 0.046875
Capacity utilization: 0.0029296875
GEMM 1x12288x12288 latency: 3.7966749999999995e-06s
simulated latency: GEMM_1x12288x12288 3.7966749999999995e-06
roofline_model_simdram: total_ops=301989888, total_data_movement=24576, peak_flops=2368722311934701.0, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=1.27490625e-07, memory_bound_time=1.875e-09
GEMM roofline latency: 1.27490625e-07ms
Results written to test_gemm_x16_base_config.json_1_12288_12288_simdram_ddr5_operandocality.csv
Test 4: M=1, K=24576, N=24576
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: 
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: CRD  K: BAS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1, K:24576, N:24576
Maximum Array Tile Size: {'M': 1, 'K': 96, 'N': 12}
get_arr_tile_stats: arr_latency=2.8792e-06, capacity_utilization=0.005859375
get_tile_stats: K_reduction_latency: 4.8e-07 = 6291456 / 13107200000000.0
 BAS ['C', 'R', 'D'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
24576 = 1 * 24576 * 1
get_tile_io_latency: data_volume=50331648, dup=[], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=3.84e-06 = 50331648 / 13107200000000.0
get_tile_stats: tile_size: {'M': 1, 'K': 24576, 'N': 24576}, arr_tile_size: {'M': 1, 'K': 96, 'N': 12}, MK_dup: 1, KN_dup:1, MN_dup:96, M_K_io_latency: 3.84e-06, K_N_io_latency: 0, M_N_io_latency: 1.875e-09, tile_compute_latency:3.3592e-06 = 2.8792e-06(arr_latency) + 4.8e-07(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: 
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: CRD  K: BAS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1           | 24576       | 24576       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 12          | 96          |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.005859375 | 0.09375     | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 7.202949999999999e-06  cycles|
| Total Compute Latency | 3.3592e-06             cycles|
| Total Array Latency  | 2.8792e-06             cycles|
| Total Reduction Latency| 4.8e-07                cycles|
| IO Latency           | 3.843749999999999e-06  cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': True, 'R': True, 'B': False, 'A': False, 'S': False, 'D': True}|
| reduction            | {'C': False, 'R': False, 'B': True, 'A': True, 'S': True, 'D': False}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 0.09375
Capacity utilization: 0.005859375
GEMM 1x24576x24576 latency: 7.202949999999999e-06s
simulated latency: GEMM_1x24576x24576 7.202949999999999e-06
roofline_model_simdram: total_ops=1207959552, total_data_movement=49152, peak_flops=2368722311934701.0, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=5.099625e-07, memory_bound_time=3.75e-09
GEMM roofline latency: 5.099625e-07ms
Results written to test_gemm_x16_base_config.json_1_24576_24576_simdram_ddr5_operandocality.csv
Running LLM tests...
Testing GPT-3 175B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: gpt3-175B
simulating qkv: Matmul M=1024, K=12288, N=12288
qkv latency: 0.00038409599999999995, compute latency: 9.5392e-05, io overhead: 3.263999999999999e-05
simulating q_mul_k: Batched Matmul BS=96 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=96
BatchedMatmul latency: 3.5696e-06
q_mul_k latency: 3.5696e-06, compute latency: 2.1296e-06, io overhead: 1.4400000000000002e-06
simulating a_mul_v: Batched Matmul BS=96 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=96
BatchedMatmul latency: 3.4295999999999997e-06
a_mul_v latency: 3.4295999999999997e-06, compute latency: 2.1296e-06, io overhead: 1.2999999999999998e-06
simulating h_matmul0: Matmul M=1024, K=12288, N=12288
h_matmul0 latency: 0.00012803199999999998, compute latency: 9.5392e-05, io overhead: 3.263999999999999e-05
simulating h1_matmul1: Matmul M=1024, K=12288, N=49152
h1_matmul1 latency: 0.00041662970000000003, compute latency: 0.0003807872, io overhead: 3.5842499999999994e-05
simulating h2_matmul2: Matmul M=1024, K=49152, N=12288
h2_matmul2 latency: 0.000410976, compute latency: 0.00028617599999999997, io overhead: 0.0001248
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.0013467328999999999
matmul total latency: 0.0013467328999999999
weighted avg simd utilization: 0.8230430659264358
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9961021224030392, 'S': 1.0, 'D': 1.0}
gpt3-175B 96 layers prefill latency: 0.1292863584
simulated latency: gpt3-175B_prefill 0.1292863584
Testing GPT-3 175B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating qkv: Matmul M=1, K=12288, N=12288
qkv latency: 1.1390025e-05, compute latency: 5.6244e-06, io overhead: 5.7656249999999995e-06, kernel launch overhead: 0
simulating q_mul_k:BatchedMatmul BS=96 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=96
BatchedMatmul latency: 6.179612854003907e-07
q_mul_k latency: 6.179612854003907e-07, compute latency: 6.028048828125e-07, io overhead: 1.515640258789062e-08, kernel launch overhead: 0
simulating a_mul_v: BatchedMatmul BS=96 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=96
BatchedMatmul latency: 6.10329296875e-07
a_mul_v latency: 6.10329296875e-07, compute latency: 6.003e-07, io overhead: 1.0029296875e-08, kernel launch overhead: 0
simulating h_matmul0: Matmul M=1, K=12288, N=12288
h_matmul0 latency: 3.7966749999999995e-06, compute latency: 1.8748e-06, io overhead: 1.9218749999999997e-06, kernel launch overhead: 0
simulating h1_matmul1: Matmul M=1, K=12288, N=49152
h1_matmul1 latency: 7.2067e-06, compute latency: 3.3592e-06, io overhead: 3.847499999999999e-06, kernel launch overhead: 0
simulating h2_matmul2: Matmul M=1, K=49152, N=12288
h2_matmul2 latency: 7.2010749999999995e-06, compute latency: 3.3592e-06, io overhead: 3.841875e-06, kernel launch overhead: 0
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 3.082276558227539e-05
matmul total latency: 3.082276558227539e-05
weighted avg simd utilization: 0.06705409163848532
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9651466297746529, 'S': 1.0, 'D': 1.0}
transformer latency: 3.082276558227539e-05
gpt3-175B decode latency per token: 3.082276558227539e-05
gpt3-175B decode total latency for 2048 tokens: 6.0600022955999995
simulated latency: gpt3-175B_decode 6.0600022955999995
Testing GPT-3 6.7B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: gpt3-6.7B
simulating qkv: Matmul M=1024, K=4096, N=4096
qkv latency: 0.0001211328, compute latency: 2.9497599999999997e-05, io overhead: 1.0880000000000001e-05
simulating q_mul_k: Batched Matmul BS=32 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=32
BatchedMatmul latency: 3.5696e-06
q_mul_k latency: 3.5696e-06, compute latency: 2.1296e-06, io overhead: 1.4400000000000002e-06
simulating a_mul_v: Batched Matmul BS=32 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=32
BatchedMatmul latency: 3.4295999999999997e-06
a_mul_v latency: 3.4295999999999997e-06, compute latency: 2.1296e-06, io overhead: 1.2999999999999998e-06
simulating h_matmul0: Matmul M=1024, K=4096, N=4096
h_matmul0 latency: 4.03776e-05, compute latency: 2.9497599999999997e-05, io overhead: 1.0880000000000001e-05
simulating h1_matmul1: Matmul M=1024, K=4096, N=16384
h1_matmul1 latency: 0.00010724480000000001, compute latency: 6.37248e-05, io overhead: 4.3520000000000003e-05
simulating h2_matmul2: Matmul M=1024, K=16384, N=4096
h2_matmul2 latency: 7.365759999999999e-05, compute latency: 3.2057599999999996e-05, io overhead: 4.1599999999999995e-05
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.000349412
matmul total latency: 0.000349412
weighted avg simd utilization: 0.5978904559660229
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.7538590546403673, 'S': 1.0, 'D': 1.0}
gpt3-6.7B 32 layers prefill latency: 0.011181184
simulated latency: gpt3-6.7B_prefill 0.011181184
Testing GPT-3 6.7B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating qkv: Matmul M=1, K=4096, N=4096
qkv latency: 4.577475e-06, compute latency: 2.6555999999999996e-06, io overhead: 1.921875e-06, kernel launch overhead: 0
simulating q_mul_k:BatchedMatmul BS=32 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=32
BatchedMatmul latency: 6.179612854003907e-07
q_mul_k latency: 6.179612854003907e-07, compute latency: 6.028048828125e-07, io overhead: 1.515640258789062e-08, kernel launch overhead: 0
simulating a_mul_v: BatchedMatmul BS=32 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=32
BatchedMatmul latency: 6.10329296875e-07
a_mul_v latency: 6.10329296875e-07, compute latency: 6.003e-07, io overhead: 1.0029296875e-08, kernel launch overhead: 0
simulating h_matmul0: Matmul M=1, K=4096, N=4096
h_matmul0 latency: 1.525825e-06, compute latency: 8.851999999999999e-07, io overhead: 6.406250000000001e-07, kernel launch overhead: 0
simulating h1_matmul1: Matmul M=1, K=4096, N=16384
h1_matmul1 latency: 2.6625e-06, compute latency: 1.38e-06, io overhead: 1.2825e-06, kernel launch overhead: 0
simulating h2_matmul2: Matmul M=1, K=16384, N=4096
h2_matmul2 latency: 2.660625e-06, compute latency: 1.38e-06, io overhead: 1.2806250000000001e-06, kernel launch overhead: 0
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 1.265471558227539e-05
matmul total latency: 1.265471558227539e-05
weighted avg simd utilization: 0.021011835167427363
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9151085416954927, 'S': 1.0, 'D': 1.0}
transformer latency: 1.265471558227539e-05
gpt3-6.7B decode latency per token: 1.265471558227539e-05
gpt3-6.7B decode total latency for 2048 tokens: 0.8293394404
simulated latency: gpt3-6.7B_decode 0.8293394404
Testing LLaMA 3.1 70B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: Llama-3.1-70B
simulating q_proj: Matmul M=1024, K=8192, N=8192
q_proj latency: 8.019019999999999e-05, compute latency: 5.8995199999999994e-05, io overhead: 2.1194999999999996e-05
simulating k_proj: Matmul M=1024, K=8192, N=1024
k_proj latency: 2.4704e-05, compute latency: 1.4304e-05, io overhead: 1.0399999999999999e-05
simulating v_proj: Matmul M=1024, K=8192, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 2.4704e-05, compute latency: 1.4304e-05, io overhead: 1.0399999999999999e-05
simulating q_mul_k: Batched_Matmul BS=64 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=64
BatchedMatmul latency: 3.5696e-06
q_mul_k latency: 3.5696e-06, compute latency: 2.1296e-06, io overhead: 1.4400000000000002e-06
simulating a_mul_v: Batched_Matmul BS=64 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=64
BatchedMatmul latency: 3.4295999999999997e-06
a_mul_v latency: 3.4295999999999997e-06, compute latency: 2.1296e-06, io overhead: 1.2999999999999998e-06
simulating h_matmul0: Matmul M=1024, K=8192, N=8192
h_matmul0 latency: 8.019019999999999e-05, compute latency: 5.8995199999999994e-05, io overhead: 2.1194999999999996e-05
simulating h1_matmul1: Matmul M=1024, K=8192, N=28672
h1_matmul1 latency: 0.00019762560000000003, compute latency: 0.00011122560000000001, io overhead: 8.640000000000001e-05
simulating h2_matmul2: Matmul M=1024, K=28672, N=8192
h2_matmul2 latency: 0.0001641792, compute latency: 0.0001270592, io overhead: 3.7120000000000004e-05
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.0005785924000000001
matmul total latency: 0.0005785924000000001
weighted avg simd utilization: 0.9539456446368807
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.7882868838235689, 'S': 1.0, 'D': 1.0}
Llama-3.1-70B 80 layers prefill latency: 0.04628739200000001
simulated latency: Llama-3.1-70B_prefill 0.04628739200000001
Testing LLaMA 3.1 70B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating q_proj: Matmul M=1, K=8192, N=8192
q_proj latency: 2.66125e-06, compute latency: 1.38e-06, io overhead: 1.2812500000000002e-06
simulating k_proj: Matmul M=1, K=8192, N=1024
k_proj latency: 1.2053562499999998e-06, compute latency: 8.851999999999999e-07, io overhead: 3.2015625000000003e-07
simulating v_proj: Matmul M=1, K=8192, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 1.2053562499999998e-06, compute latency: 8.851999999999999e-07, io overhead: 3.2015625000000003e-07
simulating q_mul_k: Batched_Matmul BS=64 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=64
BatchedMatmul latency: 6.179612854003907e-07
q_mul_k latency: 6.179612854003907e-07, compute latency: 6.028048828125e-07, io overhead: 1.515640258789062e-08
simulating a_mul_v: Batched_Matmul BS=64 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=64
BatchedMatmul latency: 6.10329296875e-07
a_mul_v latency: 6.10329296875e-07, compute latency: 6.003e-07, io overhead: 1.0029296875e-08
simulating h_matmul0: Matmul M=1, K=8192, N=8192
h_matmul0 latency: 2.66125e-06, compute latency: 1.38e-06, io overhead: 1.2812500000000002e-06
simulating h1_matmul1: Matmul M=1, K=8192, N=28672
h1_matmul1 latency: 4.686575e-06, compute latency: 2.1221999999999998e-06, io overhead: 2.5643750000000003e-06
simulating h2_matmul2: Matmul M=1, K=28672, N=8192
h2_matmul2 latency: 4.61085e-06, compute latency: 2.3695999999999997e-06, io overhead: 2.2412500000000004e-06
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 1.8258928082275392e-05
matmul total latency: 1.8258928082275392e-05
weighted avg simd utilization: 0.040222278609532355
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9411642756153374, 'S': 1.0, 'D': 1.0}
Llama-3.1-70B decode latency per token: 1.8258928082275392e-05
Llama-3.1-70B decode total latency for 2048 tokens: 2.9915427770000003
simulated latency: Llama-3.1-70B_decode 2.9915427770000003
Testing LLaMA 3.1 8B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: Llama-3.1-8B
simulating q_proj: Matmul M=1024, K=4096, N=4096
q_proj latency: 4.03776e-05, compute latency: 2.9497599999999997e-05, io overhead: 1.0880000000000001e-05
simulating k_proj: Matmul M=1024, K=4096, N=1024
k_proj latency: 1.80672e-05, compute latency: 7.6672e-06, io overhead: 1.0399999999999999e-05
simulating v_proj: Matmul M=1024, K=4096, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 1.80672e-05, compute latency: 7.6672e-06, io overhead: 1.0399999999999999e-05
simulating q_mul_k: Batched_Matmul BS=32 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=32
BatchedMatmul latency: 3.5696e-06
q_mul_k latency: 3.5696e-06, compute latency: 2.1296e-06, io overhead: 1.4400000000000002e-06
simulating a_mul_v: Batched_Matmul BS=32 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=32
BatchedMatmul latency: 3.4295999999999997e-06
a_mul_v latency: 3.4295999999999997e-06, compute latency: 2.1296e-06, io overhead: 1.2999999999999998e-06
simulating h_matmul0: Matmul M=1024, K=4096, N=4096
h_matmul0 latency: 4.03776e-05, compute latency: 2.9497599999999997e-05, io overhead: 1.0880000000000001e-05
simulating h1_matmul1: Matmul M=1024, K=4096, N=14336
h1_matmul1 latency: 9.900800000000001e-05, compute latency: 5.5808000000000005e-05, io overhead: 4.3200000000000007e-05
simulating h2_matmul2: Matmul M=1024, K=14336, N=4096
h2_matmul2 latency: 6.853759999999999e-05, compute latency: 3.2057599999999996e-05, io overhead: 3.6479999999999996e-05
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.0002914344
matmul total latency: 0.0002914344
weighted avg simd utilization: 0.5791838574993206
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.7814458416714019, 'S': 1.0, 'D': 1.0}
Llama-3.1-8B 32 layers prefill latency: 0.0093259008
simulated latency: Llama-3.1-8B_prefill 0.0093259008
Testing LLaMA 3.1 8B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating q_proj: Matmul M=1, K=4096, N=4096
q_proj latency: 1.525825e-06, compute latency: 8.851999999999999e-07, io overhead: 6.406250000000001e-07
simulating k_proj: Matmul M=1, K=4096, N=1024
k_proj latency: 9.2295625e-07, compute latency: 6.028e-07, io overhead: 3.2015625000000003e-07
simulating v_proj: Matmul M=1, K=4096, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 9.2295625e-07, compute latency: 6.028e-07, io overhead: 3.2015625000000003e-07
simulating q_mul_k: Batched_Matmul BS=32 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=32
BatchedMatmul latency: 6.179612854003907e-07
q_mul_k latency: 6.179612854003907e-07, compute latency: 6.028048828125e-07, io overhead: 1.515640258789062e-08
simulating a_mul_v: Batched_Matmul BS=32 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=32
BatchedMatmul latency: 6.10329296875e-07
a_mul_v latency: 6.10329296875e-07, compute latency: 6.003e-07, io overhead: 1.0029296875e-08
simulating h_matmul0: Matmul M=1, K=4096, N=4096
h_matmul0 latency: 1.525825e-06, compute latency: 8.851999999999999e-07, io overhead: 6.406250000000001e-07
simulating h1_matmul1: Matmul M=1, K=4096, N=14336
h1_matmul1 latency: 2.6421875e-06, compute latency: 1.36e-06, io overhead: 1.2821875000000002e-06
simulating h2_matmul2: Matmul M=1, K=14336, N=4096
h2_matmul2 latency: 2.5006250000000003e-06, compute latency: 1.38e-06, io overhead: 1.1206250000000002e-06
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 1.1268665582275388e-05
matmul total latency: 1.1268665582275388e-05
weighted avg simd utilization: 0.0282361264118681
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.761333702018951, 'S': 1.0, 'D': 1.0}
Llama-3.1-8B decode latency per token: 1.1268665582275388e-05
Llama-3.1-8B decode total latency for 2048 tokens: 0.7385032675999998
simulated latency: Llama-3.1-8B_decode 0.7385032675999998
