--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 nf2_top_par.ncd nf2_top.pcf

Design file:              nf2_top_par.ncd
Physical constraint file: nf2_top.pcf
Device,package,speed:     xc2vp50,ff1152,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 321 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint PATH "TS01_path" TIG; ignored during 
   timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS02_path" TIG; ignored during 
   timing analysis.
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "rgmii_0_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.452ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "rgmii_1_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.588ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "rgmii_2_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.603ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "rgmii_3_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.466ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/infrastructure_top0/clk_dcm0/clk0dcm" 
MAXDELAY = 0.45         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.204ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/infrastructure_top0/clk_dcm0/clk90dcm" MAXDELAY = 0.45       
  ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.180ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/infrastructure_top0/clk_dcm0/clk0d2inv" MAXDELAY =         
0.755 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.587ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/infrastructure_top0/clk_dcm0/clk90d2inv" MAXDELAY =         
0.755 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.605ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/infrastructure_top0/cal_top0/clkDiv2" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.327ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/infrastructure_top0/cal_top0/phClkDiv2" MAXDELAY = 0.6       
  ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.369ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/infrastructure_top0/cal_top0/suClkDiv2" MAXDELAY = 0.6       
  ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.327ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/infrastructure_top0/cal_top0/suPhClkDiv2" MAXDELAY =         
0.7 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.482ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ddr2_rst_dqs_div_out/mem_interface_top/ddr2_top0/rst_dqs_div_int"         
MAXDELAY = 0.6 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(3)" 
MAXDELAY = 1.2         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.100ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(31)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.573ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(31)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.171ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(31)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.746ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(3)" 
MAXDELAY = 1.2         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.869ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(31)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.820ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(30)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.811ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(30)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.781ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(30)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.936ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(30)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.916ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(29)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.753ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(29)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.929ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(29)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.039ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(29)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.746ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(28)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.764ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(28)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.782ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(28)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.550ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(28)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.557ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(27)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.577ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(27)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.793ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(27)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.772ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(27)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.745ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(26)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.829ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(26)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.760ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(26)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.014ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(26)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(25)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.121ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(25)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.977ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(25)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.832ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(25)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.577ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(24)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.055ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(24)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.828ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(24)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.155ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(24)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.807ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(2)" 
MAXDELAY = 1.2         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.910ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(23)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.361ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(23)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.742ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(23)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.744ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(2)" 
MAXDELAY = 1.2         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.715ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(23)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.874ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(22)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.941ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(22)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.937ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(22)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.745ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(22)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.864ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(21)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.783ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(21)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.745ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(21)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.745ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(21)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.557ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(20)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.549ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(20)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.067ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(20)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.789ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(20)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.742ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(19)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.789ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(19)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.014ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(19)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.076ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(19)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.823ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(18)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.152ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(18)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.820ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(18)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.084ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(18)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.966ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(17)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.934ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(17)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.188ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(17)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.019ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(17)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.055ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(16)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.877ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(16)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.036ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(16)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.022ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(16)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.170ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(1)" 
MAXDELAY = 1.2         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.192ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(15)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.746ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(15)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.544ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(15)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.745ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(1)" 
MAXDELAY = 1.2         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.532ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(15)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.778ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(14)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.746ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(14)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.769ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(14)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.746ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(14)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.764ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(13)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.743ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(13)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.568ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(13)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.743ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(13)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.764ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(12)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.931ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(12)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.337ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(12)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.045ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(12)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.757ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(11)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.823ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(11)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(11)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.877ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(11)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.073ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(10)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.931ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(10)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.580ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(10)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.006ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(10)" MAXDELAY =       
  1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.941ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(9)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.822ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(9)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.561ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(9)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.068ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(9)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.129ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(8)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.010ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(8)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(8)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.079ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(8)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.967ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(0)" 
MAXDELAY = 1.2         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.060ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(7)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.743ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(7)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.568ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(7)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.743ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(0)" 
MAXDELAY = 1.2         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.654ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(7)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.554ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(6)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(6)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.837ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(6)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.081ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(6)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.757ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(5)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.588ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(5)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.588ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(5)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.548ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(5)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.585ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(4)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.361ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(4)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.758ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(4)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.550ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(4)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.959ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(3)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.750ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(3)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.789ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(3)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.875ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(3)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.023ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(2)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.586ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(2)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.597ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(2)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.747ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(2)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.758ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(1)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.576ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(1)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.585ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(1)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.891ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(1)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.130ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(0)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.574ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(0)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.721ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(0)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.710ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(0)" MAXDELAY =        
 1.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.831ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.414ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.188ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.191ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.213ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.498ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.448ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.641ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.442ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.953ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.824ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.759ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.695ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.486ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.637ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.781ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.549ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.090ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.717ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.037ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.254ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.322ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.124ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.232ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.111ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.924ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.763ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.003ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.370ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.663ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.128ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.107ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.387ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.999ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.914ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.996ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.157ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.708ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.736ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.980ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.750ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.700ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.981ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.521ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.580ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.090ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.709ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.889ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.633ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.284ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.754ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.911ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.861ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.742ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.908ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.047ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.571ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.675ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.833ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.952ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.678ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.550ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.628ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_0(2)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.149ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.587ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.664ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.530ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.029ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_0(0)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.088ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.095ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.156ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.044ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.439ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_0(1)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.236ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.084ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.055ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.050ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.331ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_1(1)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.895ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.796ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.831ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.970ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.145ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_0(3)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.130ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.995ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.887ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.078ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.868ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_1(0)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.333ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.837ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.855ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.916ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.271ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_2(0)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.348ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.041ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.962ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.740ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.050ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_1(2)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.269ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.041ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.678ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.394ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.105ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_1(3)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.347ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.860ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.496ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.308ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.095ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_2(1)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.102ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.707ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.765ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.541ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.886ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_2(2)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.976ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.542ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.164ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.881ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.859ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_2(3)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.151ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.607ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.794ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.092ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.907ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_3(0)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.218ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.129ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.934ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.710ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.680ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_3(3)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.252ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.796ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.933ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.697ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.915ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_3(1)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.090ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.640ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.997ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.540ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(0)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.929ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/transfer_done_3(2)" MAXDELAY = 1.5      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.223ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(1)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.163ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(2)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.846ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(3)" MAXDELAY = 3        
 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.116ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_interface_top/ddr2_top0/data_path0/data_read_controller0/
rst_dqs_div_delayed"         MAXDELAY = 1.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.440ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr_clk_200 = PERIOD TIMEGRP "ddr_clk_200" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS01_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS02_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS05_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP 
"rgmii_falling" TO TIMEGRP         "rgmii_rising" 3.2 ns;

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.300ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 ns HIGH 50%;

 64488 paths analyzed, 2096 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.958ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock_gmii" 8 ns HIGH 
50%;

 42272 paths analyzed, 1228 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.962ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpci_clk = PERIOD TIMEGRP "cpci_clk" 16 ns HIGH 50%;

 7772 paths analyzed, 785 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  12.695ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_core_clk_int = PERIOD TIMEGRP "core_clk_int" 8 ns HIGH 
50%;

 1530423 paths analyzed, 41263 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.999ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm = 
PERIOD TIMEGRP         "mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm" 
        TS_ddr_clk_200 HIGH 50%;

 24455 paths analyzed, 2432 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.982ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm = 
PERIOD TIMEGRP         
"mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm"         
TS_ddr_clk_200 PHASE 1.25 ns HIGH 50%;

 2393 paths analyzed, 1030 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.972ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm = PERIOD         
TIMEGRP "mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm"         
TS_ddr_clk_200 PHASE 2.5 ns HIGH 50%;

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.313ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_ADDR" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";

 27 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.865ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AFTER COMP 
"cpci_clk";

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.630ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_WR_DATA" OFFSET = IN 4 ns BEFORE COMP 
"cpci_clk";

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.853ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.650ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_REQ" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.684ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns AFTER COMP 
"cpci_clk";

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.641ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_IN" OFFSET = IN 4 ns BEFORE COMP 
"cpci_clk";

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_INOUT" OFFSET = IN 4 ns BEFORE COMP 
"cpci_clk";

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.767ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 ns AFTER COMP 
"cpci_clk";

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.689ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.910ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM1_DATA" OFFSET = IN 4 ns BEFORE COMP 
"core_clk";

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.735ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AFTER COMP 
"core_clk";

 72 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.900ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.994ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM2_DATA" OFFSET = IN 4 ns BEFORE COMP 
"core_clk";

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.738ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AFTER COMP 
"core_clk";

 72 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.954ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ddr_clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ddr_clk_200                 |      5.000ns|          N/A|      4.982ns|            0|            0|            0|        26852|
| TS_mem_interface_top_infrastru|      5.000ns|      4.982ns|          N/A|            0|            0|        24455|            0|
| cture_top0_clk_dcm0_clk0dcm   |             |             |             |             |             |             |             |
| TS_mem_interface_top_infrastru|      5.000ns|      4.972ns|          N/A|            0|            0|         2393|            0|
| cture_top0_clk_dcm0_clk90dcm  |             |             |             |             |             |             |             |
| TS_mem_interface_top_infrastru|      5.000ns|      1.313ns|          N/A|            0|            0|            4|            0|
| cture_top0_cal_top0_phShftClkD|             |             |             |             |             |             |             |
| cm                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock core_clk
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
sram1_data(0) |    1.728(R)|   -0.840(R)|core_clk_int      |   0.000|
sram1_data(1) |    1.720(R)|   -0.831(R)|core_clk_int      |   0.000|
sram1_data(2) |    1.716(R)|   -0.829(R)|core_clk_int      |   0.000|
sram1_data(3) |    1.711(R)|   -0.824(R)|core_clk_int      |   0.000|
sram1_data(4) |    1.712(R)|   -0.823(R)|core_clk_int      |   0.000|
sram1_data(5) |    1.708(R)|   -0.819(R)|core_clk_int      |   0.000|
sram1_data(6) |    1.703(R)|   -0.814(R)|core_clk_int      |   0.000|
sram1_data(7) |    1.698(R)|   -0.810(R)|core_clk_int      |   0.000|
sram1_data(8) |    1.693(R)|   -0.805(R)|core_clk_int      |   0.000|
sram1_data(9) |    1.697(R)|   -0.809(R)|core_clk_int      |   0.000|
sram1_data(10)|    1.713(R)|   -0.826(R)|core_clk_int      |   0.000|
sram1_data(11)|    1.719(R)|   -0.832(R)|core_clk_int      |   0.000|
sram1_data(12)|    1.729(R)|   -0.843(R)|core_clk_int      |   0.000|
sram1_data(13)|    1.730(R)|   -0.842(R)|core_clk_int      |   0.000|
sram1_data(14)|    1.706(R)|   -0.817(R)|core_clk_int      |   0.000|
sram1_data(15)|    1.711(R)|   -0.822(R)|core_clk_int      |   0.000|
sram1_data(16)|    1.735(R)|   -0.849(R)|core_clk_int      |   0.000|
sram1_data(17)|    1.733(R)|   -0.845(R)|core_clk_int      |   0.000|
sram1_data(18)|    1.607(R)|   -0.698(R)|core_clk_int      |   0.000|
sram1_data(19)|    1.571(R)|   -0.656(R)|core_clk_int      |   0.000|
sram1_data(20)|    1.574(R)|   -0.659(R)|core_clk_int      |   0.000|
sram1_data(21)|    1.608(R)|   -0.698(R)|core_clk_int      |   0.000|
sram1_data(22)|    1.610(R)|   -0.700(R)|core_clk_int      |   0.000|
sram1_data(23)|    1.621(R)|   -0.712(R)|core_clk_int      |   0.000|
sram1_data(24)|    1.625(R)|   -0.716(R)|core_clk_int      |   0.000|
sram1_data(25)|    1.630(R)|   -0.723(R)|core_clk_int      |   0.000|
sram1_data(26)|    1.634(R)|   -0.727(R)|core_clk_int      |   0.000|
sram1_data(27)|    1.571(R)|   -0.657(R)|core_clk_int      |   0.000|
sram1_data(28)|    1.581(R)|   -0.667(R)|core_clk_int      |   0.000|
sram1_data(29)|    1.567(R)|   -0.653(R)|core_clk_int      |   0.000|
sram1_data(30)|    1.568(R)|   -0.650(R)|core_clk_int      |   0.000|
sram1_data(31)|    1.573(R)|   -0.655(R)|core_clk_int      |   0.000|
sram1_data(32)|    1.581(R)|   -0.666(R)|core_clk_int      |   0.000|
sram1_data(33)|    1.583(R)|   -0.668(R)|core_clk_int      |   0.000|
sram1_data(34)|    1.573(R)|   -0.655(R)|core_clk_int      |   0.000|
sram1_data(35)|    1.578(R)|   -0.660(R)|core_clk_int      |   0.000|
sram2_data(0) |    1.624(R)|   -0.716(R)|core_clk_int      |   0.000|
sram2_data(1) |    1.604(R)|   -0.695(R)|core_clk_int      |   0.000|
sram2_data(2) |    1.595(R)|   -0.686(R)|core_clk_int      |   0.000|
sram2_data(3) |    1.617(R)|   -0.708(R)|core_clk_int      |   0.000|
sram2_data(4) |    1.620(R)|   -0.711(R)|core_clk_int      |   0.000|
sram2_data(5) |    1.634(R)|   -0.724(R)|core_clk_int      |   0.000|
sram2_data(6) |    1.627(R)|   -0.717(R)|core_clk_int      |   0.000|
sram2_data(7) |    1.564(R)|   -0.646(R)|core_clk_int      |   0.000|
sram2_data(8) |    1.555(R)|   -0.637(R)|core_clk_int      |   0.000|
sram2_data(9) |    1.632(R)|   -0.726(R)|core_clk_int      |   0.000|
sram2_data(10)|    1.601(R)|   -0.694(R)|core_clk_int      |   0.000|
sram2_data(11)|    1.609(R)|   -0.702(R)|core_clk_int      |   0.000|
sram2_data(12)|    1.620(R)|   -0.712(R)|core_clk_int      |   0.000|
sram2_data(13)|    1.618(R)|   -0.709(R)|core_clk_int      |   0.000|
sram2_data(14)|    1.589(R)|   -0.681(R)|core_clk_int      |   0.000|
sram2_data(15)|    1.593(R)|   -0.685(R)|core_clk_int      |   0.000|
sram2_data(16)|    1.596(R)|   -0.686(R)|core_clk_int      |   0.000|
sram2_data(17)|    1.602(R)|   -0.692(R)|core_clk_int      |   0.000|
sram2_data(18)|    1.682(R)|   -0.793(R)|core_clk_int      |   0.000|
sram2_data(19)|    1.678(R)|   -0.789(R)|core_clk_int      |   0.000|
sram2_data(20)|    1.724(R)|   -0.836(R)|core_clk_int      |   0.000|
sram2_data(21)|    1.709(R)|   -0.820(R)|core_clk_int      |   0.000|
sram2_data(22)|    1.700(R)|   -0.811(R)|core_clk_int      |   0.000|
sram2_data(23)|    1.697(R)|   -0.809(R)|core_clk_int      |   0.000|
sram2_data(24)|    1.688(R)|   -0.800(R)|core_clk_int      |   0.000|
sram2_data(25)|    1.688(R)|   -0.800(R)|core_clk_int      |   0.000|
sram2_data(26)|    1.738(R)|   -0.852(R)|core_clk_int      |   0.000|
sram2_data(27)|    1.692(R)|   -0.803(R)|core_clk_int      |   0.000|
sram2_data(28)|    1.695(R)|   -0.805(R)|core_clk_int      |   0.000|
sram2_data(29)|    1.704(R)|   -0.814(R)|core_clk_int      |   0.000|
sram2_data(30)|    1.709(R)|   -0.820(R)|core_clk_int      |   0.000|
sram2_data(31)|    1.683(R)|   -0.794(R)|core_clk_int      |   0.000|
sram2_data(32)|    1.688(R)|   -0.799(R)|core_clk_int      |   0.000|
sram2_data(33)|    1.696(R)|   -0.806(R)|core_clk_int      |   0.000|
sram2_data(34)|    1.701(R)|   -0.811(R)|core_clk_int      |   0.000|
sram2_data(35)|    1.713(R)|   -0.824(R)|core_clk_int      |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock cpci_clk
---------------------+------------+------------+------------------+--------+
                     |  Setup to  |  Hold to   |                  | Clock  |
Source               | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------------+--------+
cpci_addr(0)         |    2.854(R)|   -1.253(R)|cpci_clk_int      |   0.000|
cpci_addr(1)         |    2.861(R)|   -1.260(R)|cpci_clk_int      |   0.000|
cpci_addr(2)         |    2.863(R)|   -1.262(R)|cpci_clk_int      |   0.000|
cpci_addr(3)         |    2.796(R)|   -1.183(R)|cpci_clk_int      |   0.000|
cpci_addr(4)         |    2.853(R)|   -1.253(R)|cpci_clk_int      |   0.000|
cpci_addr(5)         |    2.854(R)|   -1.254(R)|cpci_clk_int      |   0.000|
cpci_addr(6)         |    2.864(R)|   -1.264(R)|cpci_clk_int      |   0.000|
cpci_addr(7)         |    2.865(R)|   -1.265(R)|cpci_clk_int      |   0.000|
cpci_addr(8)         |    2.795(R)|   -1.180(R)|cpci_clk_int      |   0.000|
cpci_addr(9)         |    2.784(R)|   -1.169(R)|cpci_clk_int      |   0.000|
cpci_addr(10)        |    2.788(R)|   -1.173(R)|cpci_clk_int      |   0.000|
cpci_addr(11)        |    2.705(R)|   -1.083(R)|cpci_clk_int      |   0.000|
cpci_addr(12)        |    2.712(R)|   -1.090(R)|cpci_clk_int      |   0.000|
cpci_addr(13)        |    2.752(R)|   -1.133(R)|cpci_clk_int      |   0.000|
cpci_addr(14)        |    2.754(R)|   -1.135(R)|cpci_clk_int      |   0.000|
cpci_addr(15)        |    2.801(R)|   -1.186(R)|cpci_clk_int      |   0.000|
cpci_addr(16)        |    2.778(R)|   -1.159(R)|cpci_clk_int      |   0.000|
cpci_addr(17)        |    2.672(R)|   -1.044(R)|cpci_clk_int      |   0.000|
cpci_addr(18)        |    2.677(R)|   -1.049(R)|cpci_clk_int      |   0.000|
cpci_addr(19)        |    2.726(R)|   -1.103(R)|cpci_clk_int      |   0.000|
cpci_addr(20)        |    2.718(R)|   -1.095(R)|cpci_clk_int      |   0.000|
cpci_addr(21)        |    2.757(R)|   -1.136(R)|cpci_clk_int      |   0.000|
cpci_addr(22)        |    2.805(R)|   -1.189(R)|cpci_clk_int      |   0.000|
cpci_addr(23)        |    2.766(R)|   -1.145(R)|cpci_clk_int      |   0.000|
cpci_addr(24)        |    2.777(R)|   -1.167(R)|cpci_clk_int      |   0.000|
cpci_addr(25)        |    2.706(R)|   -1.076(R)|cpci_clk_int      |   0.000|
cpci_addr(26)        |    2.799(R)|   -1.189(R)|cpci_clk_int      |   0.000|
cpci_data(0)         |    2.661(R)|   -1.027(R)|cpci_clk_int      |   0.000|
cpci_data(1)         |    2.660(R)|   -1.026(R)|cpci_clk_int      |   0.000|
cpci_data(2)         |    2.633(R)|   -0.998(R)|cpci_clk_int      |   0.000|
cpci_data(3)         |    2.641(R)|   -1.006(R)|cpci_clk_int      |   0.000|
cpci_data(4)         |    2.670(R)|   -1.037(R)|cpci_clk_int      |   0.000|
cpci_data(5)         |    2.667(R)|   -1.034(R)|cpci_clk_int      |   0.000|
cpci_data(6)         |    2.727(R)|   -1.099(R)|cpci_clk_int      |   0.000|
cpci_data(7)         |    2.729(R)|   -1.101(R)|cpci_clk_int      |   0.000|
cpci_data(8)         |    2.666(R)|   -1.032(R)|cpci_clk_int      |   0.000|
cpci_data(9)         |    2.664(R)|   -1.030(R)|cpci_clk_int      |   0.000|
cpci_data(10)        |    2.733(R)|   -1.110(R)|cpci_clk_int      |   0.000|
cpci_data(11)        |    2.736(R)|   -1.113(R)|cpci_clk_int      |   0.000|
cpci_data(12)        |    2.769(R)|   -1.149(R)|cpci_clk_int      |   0.000|
cpci_data(13)        |    2.767(R)|   -1.147(R)|cpci_clk_int      |   0.000|
cpci_data(14)        |    2.766(R)|   -1.146(R)|cpci_clk_int      |   0.000|
cpci_data(15)        |    2.674(R)|   -1.046(R)|cpci_clk_int      |   0.000|
cpci_data(16)        |    2.678(R)|   -1.050(R)|cpci_clk_int      |   0.000|
cpci_data(17)        |    2.728(R)|   -1.105(R)|cpci_clk_int      |   0.000|
cpci_data(18)        |    2.720(R)|   -1.097(R)|cpci_clk_int      |   0.000|
cpci_data(19)        |    2.757(R)|   -1.137(R)|cpci_clk_int      |   0.000|
cpci_data(20)        |    2.805(R)|   -1.189(R)|cpci_clk_int      |   0.000|
cpci_data(21)        |    2.706(R)|   -1.084(R)|cpci_clk_int      |   0.000|
cpci_data(22)        |    2.713(R)|   -1.091(R)|cpci_clk_int      |   0.000|
cpci_data(23)        |    2.752(R)|   -1.134(R)|cpci_clk_int      |   0.000|
cpci_data(24)        |    2.754(R)|   -1.136(R)|cpci_clk_int      |   0.000|
cpci_data(25)        |    2.799(R)|   -1.184(R)|cpci_clk_int      |   0.000|
cpci_data(26)        |    2.778(R)|   -1.160(R)|cpci_clk_int      |   0.000|
cpci_data(27)        |    2.795(R)|   -1.180(R)|cpci_clk_int      |   0.000|
cpci_data(28)        |    2.784(R)|   -1.169(R)|cpci_clk_int      |   0.000|
cpci_data(29)        |    2.787(R)|   -1.172(R)|cpci_clk_int      |   0.000|
cpci_data(30)        |    2.795(R)|   -1.182(R)|cpci_clk_int      |   0.000|
cpci_data(31)        |    2.853(R)|   -1.252(R)|cpci_clk_int      |   0.000|
cpci_rd_wr_L         |    2.684(R)|   -1.051(R)|cpci_clk_int      |   0.000|
cpci_req             |    2.664(R)|   -1.029(R)|cpci_clk_int      |   0.000|
dma_data(0)          |    2.767(R)|   -1.146(R)|cpci_clk_int      |   0.000|
dma_data(1)          |    2.665(R)|   -1.030(R)|cpci_clk_int      |   0.000|
dma_data(2)          |    2.663(R)|   -1.028(R)|cpci_clk_int      |   0.000|
dma_data(3)          |    2.730(R)|   -1.107(R)|cpci_clk_int      |   0.000|
dma_data(4)          |    2.733(R)|   -1.110(R)|cpci_clk_int      |   0.000|
dma_data(5)          |    2.639(R)|   -1.004(R)|cpci_clk_int      |   0.000|
dma_data(6)          |    2.669(R)|   -1.035(R)|cpci_clk_int      |   0.000|
dma_data(7)          |    2.666(R)|   -1.032(R)|cpci_clk_int      |   0.000|
dma_data(8)          |    2.724(R)|   -1.096(R)|cpci_clk_int      |   0.000|
dma_data(9)          |    2.727(R)|   -1.099(R)|cpci_clk_int      |   0.000|
dma_data(10)         |    2.659(R)|   -1.024(R)|cpci_clk_int      |   0.000|
dma_data(11)         |    2.660(R)|   -1.025(R)|cpci_clk_int      |   0.000|
dma_data(12)         |    2.658(R)|   -1.023(R)|cpci_clk_int      |   0.000|
dma_data(13)         |    2.662(R)|   -1.027(R)|cpci_clk_int      |   0.000|
dma_data(14)         |    2.684(R)|   -1.050(R)|cpci_clk_int      |   0.000|
dma_data(15)         |    2.687(R)|   -1.053(R)|cpci_clk_int      |   0.000|
dma_data(16)         |    2.688(R)|   -1.053(R)|cpci_clk_int      |   0.000|
dma_data(17)         |    2.698(R)|   -1.063(R)|cpci_clk_int      |   0.000|
dma_data(18)         |    2.674(R)|   -1.039(R)|cpci_clk_int      |   0.000|
dma_data(19)         |    2.683(R)|   -1.048(R)|cpci_clk_int      |   0.000|
dma_data(20)         |    2.690(R)|   -1.055(R)|cpci_clk_int      |   0.000|
dma_data(21)         |    2.699(R)|   -1.064(R)|cpci_clk_int      |   0.000|
dma_data(22)         |    2.679(R)|   -1.045(R)|cpci_clk_int      |   0.000|
dma_data(23)         |    2.672(R)|   -1.038(R)|cpci_clk_int      |   0.000|
dma_data(24)         |    2.664(R)|   -1.026(R)|cpci_clk_int      |   0.000|
dma_data(25)         |    2.671(R)|   -1.033(R)|cpci_clk_int      |   0.000|
dma_data(26)         |    2.641(R)|   -1.003(R)|cpci_clk_int      |   0.000|
dma_data(27)         |    2.648(R)|   -1.010(R)|cpci_clk_int      |   0.000|
dma_data(28)         |    2.644(R)|   -1.005(R)|cpci_clk_int      |   0.000|
dma_data(29)         |    2.653(R)|   -1.014(R)|cpci_clk_int      |   0.000|
dma_data(30)         |    2.715(R)|   -1.085(R)|cpci_clk_int      |   0.000|
dma_data(31)         |    2.722(R)|   -1.092(R)|cpci_clk_int      |   0.000|
dma_op_code_req(0)   |    2.720(R)|   -1.094(R)|cpci_clk_int      |   0.000|
dma_op_code_req(1)   |    2.705(R)|   -1.076(R)|cpci_clk_int      |   0.000|
dma_op_queue_id(0)   |    2.673(R)|   -1.043(R)|cpci_clk_int      |   0.000|
dma_op_queue_id(1)   |    2.728(R)|   -1.102(R)|cpci_clk_int      |   0.000|
dma_op_queue_id(2)   |    2.678(R)|   -1.048(R)|cpci_clk_int      |   0.000|
dma_op_queue_id(3)   |    2.692(R)|   -1.063(R)|cpci_clk_int      |   0.000|
dma_q_nearly_full_c2n|    2.676(R)|   -1.046(R)|cpci_clk_int      |   0.000|
dma_vld_c2n          |    2.699(R)|   -1.065(R)|cpci_clk_int      |   0.000|
sram1_data(0)        |   -0.962(R)|    1.555(R)|core_clk_int      |   0.000|
sram1_data(1)        |   -0.970(R)|    1.564(R)|core_clk_int      |   0.000|
sram1_data(2)        |   -0.974(R)|    1.566(R)|core_clk_int      |   0.000|
sram1_data(3)        |   -0.979(R)|    1.571(R)|core_clk_int      |   0.000|
sram1_data(4)        |   -0.978(R)|    1.572(R)|core_clk_int      |   0.000|
sram1_data(5)        |   -0.982(R)|    1.576(R)|core_clk_int      |   0.000|
sram1_data(6)        |   -0.987(R)|    1.581(R)|core_clk_int      |   0.000|
sram1_data(7)        |   -0.992(R)|    1.585(R)|core_clk_int      |   0.000|
sram1_data(8)        |   -0.997(R)|    1.590(R)|core_clk_int      |   0.000|
sram1_data(9)        |   -0.993(R)|    1.586(R)|core_clk_int      |   0.000|
sram1_data(10)       |   -0.977(R)|    1.569(R)|core_clk_int      |   0.000|
sram1_data(11)       |   -0.971(R)|    1.563(R)|core_clk_int      |   0.000|
sram1_data(12)       |   -0.961(R)|    1.552(R)|core_clk_int      |   0.000|
sram1_data(13)       |   -0.960(R)|    1.553(R)|core_clk_int      |   0.000|
sram1_data(14)       |   -0.984(R)|    1.578(R)|core_clk_int      |   0.000|
sram1_data(15)       |   -0.979(R)|    1.573(R)|core_clk_int      |   0.000|
sram1_data(16)       |   -0.955(R)|    1.546(R)|core_clk_int      |   0.000|
sram1_data(17)       |   -0.957(R)|    1.550(R)|core_clk_int      |   0.000|
sram1_data(18)       |   -1.083(R)|    1.697(R)|core_clk_int      |   0.000|
sram1_data(19)       |   -1.119(R)|    1.739(R)|core_clk_int      |   0.000|
sram1_data(20)       |   -1.116(R)|    1.736(R)|core_clk_int      |   0.000|
sram1_data(21)       |   -1.082(R)|    1.697(R)|core_clk_int      |   0.000|
sram1_data(22)       |   -1.080(R)|    1.695(R)|core_clk_int      |   0.000|
sram1_data(23)       |   -1.069(R)|    1.683(R)|core_clk_int      |   0.000|
sram1_data(24)       |   -1.065(R)|    1.679(R)|core_clk_int      |   0.000|
sram1_data(25)       |   -1.060(R)|    1.672(R)|core_clk_int      |   0.000|
sram1_data(26)       |   -1.056(R)|    1.668(R)|core_clk_int      |   0.000|
sram1_data(27)       |   -1.119(R)|    1.738(R)|core_clk_int      |   0.000|
sram1_data(28)       |   -1.109(R)|    1.728(R)|core_clk_int      |   0.000|
sram1_data(29)       |   -1.123(R)|    1.742(R)|core_clk_int      |   0.000|
sram1_data(30)       |   -1.122(R)|    1.745(R)|core_clk_int      |   0.000|
sram1_data(31)       |   -1.117(R)|    1.740(R)|core_clk_int      |   0.000|
sram1_data(32)       |   -1.109(R)|    1.729(R)|core_clk_int      |   0.000|
sram1_data(33)       |   -1.107(R)|    1.727(R)|core_clk_int      |   0.000|
sram1_data(34)       |   -1.117(R)|    1.740(R)|core_clk_int      |   0.000|
sram1_data(35)       |   -1.112(R)|    1.735(R)|core_clk_int      |   0.000|
sram2_data(0)        |   -1.066(R)|    1.679(R)|core_clk_int      |   0.000|
sram2_data(1)        |   -1.086(R)|    1.700(R)|core_clk_int      |   0.000|
sram2_data(2)        |   -1.095(R)|    1.709(R)|core_clk_int      |   0.000|
sram2_data(3)        |   -1.073(R)|    1.687(R)|core_clk_int      |   0.000|
sram2_data(4)        |   -1.070(R)|    1.684(R)|core_clk_int      |   0.000|
sram2_data(5)        |   -1.056(R)|    1.671(R)|core_clk_int      |   0.000|
sram2_data(6)        |   -1.063(R)|    1.678(R)|core_clk_int      |   0.000|
sram2_data(7)        |   -1.126(R)|    1.749(R)|core_clk_int      |   0.000|
sram2_data(8)        |   -1.135(R)|    1.758(R)|core_clk_int      |   0.000|
sram2_data(9)        |   -1.058(R)|    1.669(R)|core_clk_int      |   0.000|
sram2_data(10)       |   -1.089(R)|    1.701(R)|core_clk_int      |   0.000|
sram2_data(11)       |   -1.081(R)|    1.693(R)|core_clk_int      |   0.000|
sram2_data(12)       |   -1.070(R)|    1.683(R)|core_clk_int      |   0.000|
sram2_data(13)       |   -1.072(R)|    1.686(R)|core_clk_int      |   0.000|
sram2_data(14)       |   -1.101(R)|    1.714(R)|core_clk_int      |   0.000|
sram2_data(15)       |   -1.097(R)|    1.710(R)|core_clk_int      |   0.000|
sram2_data(16)       |   -1.094(R)|    1.709(R)|core_clk_int      |   0.000|
sram2_data(17)       |   -1.088(R)|    1.703(R)|core_clk_int      |   0.000|
sram2_data(18)       |   -1.008(R)|    1.602(R)|core_clk_int      |   0.000|
sram2_data(19)       |   -1.012(R)|    1.606(R)|core_clk_int      |   0.000|
sram2_data(20)       |   -0.966(R)|    1.559(R)|core_clk_int      |   0.000|
sram2_data(21)       |   -0.981(R)|    1.575(R)|core_clk_int      |   0.000|
sram2_data(22)       |   -0.990(R)|    1.584(R)|core_clk_int      |   0.000|
sram2_data(23)       |   -0.993(R)|    1.586(R)|core_clk_int      |   0.000|
sram2_data(24)       |   -1.002(R)|    1.595(R)|core_clk_int      |   0.000|
sram2_data(25)       |   -1.002(R)|    1.595(R)|core_clk_int      |   0.000|
sram2_data(26)       |   -0.952(R)|    1.543(R)|core_clk_int      |   0.000|
sram2_data(27)       |   -0.998(R)|    1.592(R)|core_clk_int      |   0.000|
sram2_data(28)       |   -0.995(R)|    1.590(R)|core_clk_int      |   0.000|
sram2_data(29)       |   -0.986(R)|    1.581(R)|core_clk_int      |   0.000|
sram2_data(30)       |   -0.981(R)|    1.575(R)|core_clk_int      |   0.000|
sram2_data(31)       |   -1.007(R)|    1.601(R)|core_clk_int      |   0.000|
sram2_data(32)       |   -1.002(R)|    1.596(R)|core_clk_int      |   0.000|
sram2_data(33)       |   -0.994(R)|    1.589(R)|core_clk_int      |   0.000|
sram2_data(34)       |   -0.989(R)|    1.584(R)|core_clk_int      |   0.000|
sram2_data(35)       |   -0.977(R)|    1.571(R)|core_clk_int      |   0.000|
---------------------+------------+------------+------------------+--------+

Clock core_clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
sram1_addr(0) |    2.746(R)|core_clk_int      |   0.000|
sram1_addr(1) |    2.750(R)|core_clk_int      |   0.000|
sram1_addr(2) |    2.747(R)|core_clk_int      |   0.000|
sram1_addr(3) |    2.751(R)|core_clk_int      |   0.000|
sram1_addr(4) |    3.569(R)|core_clk_int      |   0.000|
sram1_addr(5) |    3.737(R)|core_clk_int      |   0.000|
sram1_addr(6) |    3.846(R)|core_clk_int      |   0.000|
sram1_addr(7) |    3.910(R)|core_clk_int      |   0.000|
sram1_addr(8) |    3.082(R)|core_clk_int      |   0.000|
sram1_addr(9) |    3.617(R)|core_clk_int      |   0.000|
sram1_addr(10)|    3.821(R)|core_clk_int      |   0.000|
sram1_addr(11)|    2.609(R)|core_clk_int      |   0.000|
sram1_addr(12)|    2.621(R)|core_clk_int      |   0.000|
sram1_addr(13)|    2.774(R)|core_clk_int      |   0.000|
sram1_addr(14)|    2.743(R)|core_clk_int      |   0.000|
sram1_addr(15)|    2.745(R)|core_clk_int      |   0.000|
sram1_addr(16)|    3.811(R)|core_clk_int      |   0.000|
sram1_addr(17)|    2.758(R)|core_clk_int      |   0.000|
sram1_addr(18)|    3.069(R)|core_clk_int      |   0.000|
sram1_bw(0)   |    2.183(R)|core_clk_int      |   0.000|
sram1_bw(1)   |    2.199(R)|core_clk_int      |   0.000|
sram1_bw(2)   |    2.215(R)|core_clk_int      |   0.000|
sram1_bw(3)   |    2.236(R)|core_clk_int      |   0.000|
sram1_data(0) |    3.724(R)|core_clk_int      |   0.000|
sram1_data(1) |    3.900(R)|core_clk_int      |   0.000|
sram1_data(2) |    3.567(R)|core_clk_int      |   0.000|
sram1_data(3) |    3.541(R)|core_clk_int      |   0.000|
sram1_data(4) |    3.872(R)|core_clk_int      |   0.000|
sram1_data(5) |    3.772(R)|core_clk_int      |   0.000|
sram1_data(6) |    3.767(R)|core_clk_int      |   0.000|
sram1_data(7) |    3.666(R)|core_clk_int      |   0.000|
sram1_data(8) |    3.681(R)|core_clk_int      |   0.000|
sram1_data(9) |    3.351(R)|core_clk_int      |   0.000|
sram1_data(10)|    3.376(R)|core_clk_int      |   0.000|
sram1_data(11)|    3.382(R)|core_clk_int      |   0.000|
sram1_data(12)|    3.394(R)|core_clk_int      |   0.000|
sram1_data(13)|    3.726(R)|core_clk_int      |   0.000|
sram1_data(14)|    3.353(R)|core_clk_int      |   0.000|
sram1_data(15)|    3.358(R)|core_clk_int      |   0.000|
sram1_data(16)|    3.400(R)|core_clk_int      |   0.000|
sram1_data(17)|    3.393(R)|core_clk_int      |   0.000|
sram1_data(18)|    3.664(R)|core_clk_int      |   0.000|
sram1_data(19)|    3.714(R)|core_clk_int      |   0.000|
sram1_data(20)|    3.717(R)|core_clk_int      |   0.000|
sram1_data(21)|    3.835(R)|core_clk_int      |   0.000|
sram1_data(22)|    3.837(R)|core_clk_int      |   0.000|
sram1_data(23)|    3.685(R)|core_clk_int      |   0.000|
sram1_data(24)|    3.689(R)|core_clk_int      |   0.000|
sram1_data(25)|    3.353(R)|core_clk_int      |   0.000|
sram1_data(26)|    3.357(R)|core_clk_int      |   0.000|
sram1_data(27)|    3.838(R)|core_clk_int      |   0.000|
sram1_data(28)|    3.713(R)|core_clk_int      |   0.000|
sram1_data(29)|    3.834(R)|core_clk_int      |   0.000|
sram1_data(30)|    3.857(R)|core_clk_int      |   0.000|
sram1_data(31)|    3.862(R)|core_clk_int      |   0.000|
sram1_data(32)|    3.719(R)|core_clk_int      |   0.000|
sram1_data(33)|    3.721(R)|core_clk_int      |   0.000|
sram1_data(34)|    3.863(R)|core_clk_int      |   0.000|
sram1_data(35)|    3.868(R)|core_clk_int      |   0.000|
sram1_we      |    3.723(R)|core_clk_int      |   0.000|
sram2_addr(0) |    3.873(R)|core_clk_int      |   0.000|
sram2_addr(1) |    3.590(R)|core_clk_int      |   0.000|
sram2_addr(2) |    3.693(R)|core_clk_int      |   0.000|
sram2_addr(3) |    3.555(R)|core_clk_int      |   0.000|
sram2_addr(4) |    3.929(R)|core_clk_int      |   0.000|
sram2_addr(5) |    3.915(R)|core_clk_int      |   0.000|
sram2_addr(6) |    3.994(R)|core_clk_int      |   0.000|
sram2_addr(7) |    3.907(R)|core_clk_int      |   0.000|
sram2_addr(8) |    3.428(R)|core_clk_int      |   0.000|
sram2_addr(9) |    3.800(R)|core_clk_int      |   0.000|
sram2_addr(10)|    3.747(R)|core_clk_int      |   0.000|
sram2_addr(11)|    3.755(R)|core_clk_int      |   0.000|
sram2_addr(12)|    3.697(R)|core_clk_int      |   0.000|
sram2_addr(13)|    3.958(R)|core_clk_int      |   0.000|
sram2_addr(14)|    3.769(R)|core_clk_int      |   0.000|
sram2_addr(15)|    3.756(R)|core_clk_int      |   0.000|
sram2_addr(16)|    3.884(R)|core_clk_int      |   0.000|
sram2_addr(17)|    3.920(R)|core_clk_int      |   0.000|
sram2_addr(18)|    3.591(R)|core_clk_int      |   0.000|
sram2_bw(0)   |    2.073(R)|core_clk_int      |   0.000|
sram2_bw(1)   |    2.029(R)|core_clk_int      |   0.000|
sram2_bw(2)   |    2.026(R)|core_clk_int      |   0.000|
sram2_bw(3)   |    2.034(R)|core_clk_int      |   0.000|
sram2_data(0) |    3.929(R)|core_clk_int      |   0.000|
sram2_data(1) |    3.666(R)|core_clk_int      |   0.000|
sram2_data(2) |    3.657(R)|core_clk_int      |   0.000|
sram2_data(3) |    3.708(R)|core_clk_int      |   0.000|
sram2_data(4) |    3.601(R)|core_clk_int      |   0.000|
sram2_data(5) |    3.689(R)|core_clk_int      |   0.000|
sram2_data(6) |    3.682(R)|core_clk_int      |   0.000|
sram2_data(7) |    3.646(R)|core_clk_int      |   0.000|
sram2_data(8) |    3.806(R)|core_clk_int      |   0.000|
sram2_data(9) |    3.954(R)|core_clk_int      |   0.000|
sram2_data(10)|    3.929(R)|core_clk_int      |   0.000|
sram2_data(11)|    3.937(R)|core_clk_int      |   0.000|
sram2_data(12)|    3.925(R)|core_clk_int      |   0.000|
sram2_data(13)|    3.603(R)|core_clk_int      |   0.000|
sram2_data(14)|    3.566(R)|core_clk_int      |   0.000|
sram2_data(15)|    3.570(R)|core_clk_int      |   0.000|
sram2_data(16)|    3.308(R)|core_clk_int      |   0.000|
sram2_data(17)|    3.314(R)|core_clk_int      |   0.000|
sram2_data(18)|    3.575(R)|core_clk_int      |   0.000|
sram2_data(19)|    3.567(R)|core_clk_int      |   0.000|
sram2_data(20)|    3.170(R)|core_clk_int      |   0.000|
sram2_data(21)|    3.262(R)|core_clk_int      |   0.000|
sram2_data(22)|    3.253(R)|core_clk_int      |   0.000|
sram2_data(23)|    3.160(R)|core_clk_int      |   0.000|
sram2_data(24)|    3.151(R)|core_clk_int      |   0.000|
sram2_data(25)|    3.132(R)|core_clk_int      |   0.000|
sram2_data(26)|    3.213(R)|core_clk_int      |   0.000|
sram2_data(27)|    3.585(R)|core_clk_int      |   0.000|
sram2_data(28)|    3.576(R)|core_clk_int      |   0.000|
sram2_data(29)|    3.585(R)|core_clk_int      |   0.000|
sram2_data(30)|    3.598(R)|core_clk_int      |   0.000|
sram2_data(31)|    3.790(R)|core_clk_int      |   0.000|
sram2_data(32)|    3.795(R)|core_clk_int      |   0.000|
sram2_data(33)|    3.301(R)|core_clk_int      |   0.000|
sram2_data(34)|    3.306(R)|core_clk_int      |   0.000|
sram2_data(35)|    3.602(R)|core_clk_int      |   0.000|
sram2_we      |    3.567(R)|core_clk_int      |   0.000|
--------------+------------+------------------+--------+

Clock cpci_clk to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
cpci_data(0)         |    4.629(R)|cpci_clk_int      |   0.000|
cpci_data(1)         |    4.628(R)|cpci_clk_int      |   0.000|
cpci_data(2)         |    4.600(R)|cpci_clk_int      |   0.000|
cpci_data(3)         |    4.608(R)|cpci_clk_int      |   0.000|
cpci_data(4)         |    4.619(R)|cpci_clk_int      |   0.000|
cpci_data(5)         |    4.616(R)|cpci_clk_int      |   0.000|
cpci_data(6)         |    4.609(R)|cpci_clk_int      |   0.000|
cpci_data(7)         |    4.611(R)|cpci_clk_int      |   0.000|
cpci_data(8)         |    4.630(R)|cpci_clk_int      |   0.000|
cpci_data(9)         |    4.628(R)|cpci_clk_int      |   0.000|
cpci_data(10)        |    4.556(R)|cpci_clk_int      |   0.000|
cpci_data(11)        |    4.559(R)|cpci_clk_int      |   0.000|
cpci_data(12)        |    4.567(R)|cpci_clk_int      |   0.000|
cpci_data(13)        |    4.565(R)|cpci_clk_int      |   0.000|
cpci_data(14)        |    4.564(R)|cpci_clk_int      |   0.000|
cpci_data(15)        |    4.556(R)|cpci_clk_int      |   0.000|
cpci_data(16)        |    4.560(R)|cpci_clk_int      |   0.000|
cpci_data(17)        |    4.551(R)|cpci_clk_int      |   0.000|
cpci_data(18)        |    4.543(R)|cpci_clk_int      |   0.000|
cpci_data(19)        |    4.555(R)|cpci_clk_int      |   0.000|
cpci_data(20)        |    4.539(R)|cpci_clk_int      |   0.000|
cpci_data(21)        |    4.516(R)|cpci_clk_int      |   0.000|
cpci_data(22)        |    4.523(R)|cpci_clk_int      |   0.000|
cpci_data(23)        |    4.524(R)|cpci_clk_int      |   0.000|
cpci_data(24)        |    4.526(R)|cpci_clk_int      |   0.000|
cpci_data(25)        |    4.518(R)|cpci_clk_int      |   0.000|
cpci_data(26)        |    4.550(R)|cpci_clk_int      |   0.000|
cpci_data(27)        |    4.514(R)|cpci_clk_int      |   0.000|
cpci_data(28)        |    4.503(R)|cpci_clk_int      |   0.000|
cpci_data(29)        |    4.506(R)|cpci_clk_int      |   0.000|
cpci_data(30)        |    4.498(R)|cpci_clk_int      |   0.000|
cpci_data(31)        |    4.400(R)|cpci_clk_int      |   0.000|
cpci_rd_rdy          |    4.627(R)|cpci_clk_int      |   0.000|
cpci_wr_rdy          |    4.650(R)|cpci_clk_int      |   0.000|
dma_data(0)          |    4.566(R)|cpci_clk_int      |   0.000|
dma_data(1)          |    4.632(R)|cpci_clk_int      |   0.000|
dma_data(2)          |    4.630(R)|cpci_clk_int      |   0.000|
dma_data(3)          |    4.555(R)|cpci_clk_int      |   0.000|
dma_data(4)          |    4.558(R)|cpci_clk_int      |   0.000|
dma_data(5)          |    4.610(R)|cpci_clk_int      |   0.000|
dma_data(6)          |    4.621(R)|cpci_clk_int      |   0.000|
dma_data(7)          |    4.618(R)|cpci_clk_int      |   0.000|
dma_data(8)          |    4.608(R)|cpci_clk_int      |   0.000|
dma_data(9)          |    4.611(R)|cpci_clk_int      |   0.000|
dma_data(10)         |    4.630(R)|cpci_clk_int      |   0.000|
dma_data(11)         |    4.631(R)|cpci_clk_int      |   0.000|
dma_data(12)         |    4.629(R)|cpci_clk_int      |   0.000|
dma_data(13)         |    4.633(R)|cpci_clk_int      |   0.000|
dma_data(14)         |    4.636(R)|cpci_clk_int      |   0.000|
dma_data(15)         |    4.639(R)|cpci_clk_int      |   0.000|
dma_data(16)         |    4.659(R)|cpci_clk_int      |   0.000|
dma_data(17)         |    4.669(R)|cpci_clk_int      |   0.000|
dma_data(18)         |    4.643(R)|cpci_clk_int      |   0.000|
dma_data(19)         |    4.652(R)|cpci_clk_int      |   0.000|
dma_data(20)         |    4.655(R)|cpci_clk_int      |   0.000|
dma_data(21)         |    4.664(R)|cpci_clk_int      |   0.000|
dma_data(22)         |    4.639(R)|cpci_clk_int      |   0.000|
dma_data(23)         |    4.632(R)|cpci_clk_int      |   0.000|
dma_data(24)         |    4.682(R)|cpci_clk_int      |   0.000|
dma_data(25)         |    4.689(R)|cpci_clk_int      |   0.000|
dma_data(26)         |    4.659(R)|cpci_clk_int      |   0.000|
dma_data(27)         |    4.666(R)|cpci_clk_int      |   0.000|
dma_data(28)         |    4.659(R)|cpci_clk_int      |   0.000|
dma_data(29)         |    4.668(R)|cpci_clk_int      |   0.000|
dma_data(30)         |    4.621(R)|cpci_clk_int      |   0.000|
dma_data(31)         |    4.628(R)|cpci_clk_int      |   0.000|
dma_op_code_ack(0)   |    4.605(R)|cpci_clk_int      |   0.000|
dma_op_code_ack(1)   |    4.592(R)|cpci_clk_int      |   0.000|
dma_q_nearly_full_n2c|    4.641(R)|cpci_clk_int      |   0.000|
dma_vld_n2c          |    4.598(R)|cpci_clk_int      |   0.000|
sram1_addr(0)        |    5.141(R)|core_clk_int      |   0.000|
sram1_addr(1)        |    5.145(R)|core_clk_int      |   0.000|
sram1_addr(2)        |    5.142(R)|core_clk_int      |   0.000|
sram1_addr(3)        |    5.146(R)|core_clk_int      |   0.000|
sram1_addr(4)        |    5.964(R)|core_clk_int      |   0.000|
sram1_addr(5)        |    6.132(R)|core_clk_int      |   0.000|
sram1_addr(6)        |    6.241(R)|core_clk_int      |   0.000|
sram1_addr(7)        |    6.305(R)|core_clk_int      |   0.000|
sram1_addr(8)        |    5.477(R)|core_clk_int      |   0.000|
sram1_addr(9)        |    6.012(R)|core_clk_int      |   0.000|
sram1_addr(10)       |    6.216(R)|core_clk_int      |   0.000|
sram1_addr(11)       |    5.004(R)|core_clk_int      |   0.000|
sram1_addr(12)       |    5.016(R)|core_clk_int      |   0.000|
sram1_addr(13)       |    5.169(R)|core_clk_int      |   0.000|
sram1_addr(14)       |    5.138(R)|core_clk_int      |   0.000|
sram1_addr(15)       |    5.140(R)|core_clk_int      |   0.000|
sram1_addr(16)       |    6.206(R)|core_clk_int      |   0.000|
sram1_addr(17)       |    5.153(R)|core_clk_int      |   0.000|
sram1_addr(18)       |    5.464(R)|core_clk_int      |   0.000|
sram1_bw(0)          |    4.578(R)|core_clk_int      |   0.000|
sram1_bw(1)          |    4.594(R)|core_clk_int      |   0.000|
sram1_bw(2)          |    4.610(R)|core_clk_int      |   0.000|
sram1_bw(3)          |    4.631(R)|core_clk_int      |   0.000|
sram1_data(0)        |    6.119(R)|core_clk_int      |   0.000|
sram1_data(1)        |    6.295(R)|core_clk_int      |   0.000|
sram1_data(2)        |    5.962(R)|core_clk_int      |   0.000|
sram1_data(3)        |    5.936(R)|core_clk_int      |   0.000|
sram1_data(4)        |    6.267(R)|core_clk_int      |   0.000|
sram1_data(5)        |    6.167(R)|core_clk_int      |   0.000|
sram1_data(6)        |    6.162(R)|core_clk_int      |   0.000|
sram1_data(7)        |    6.061(R)|core_clk_int      |   0.000|
sram1_data(8)        |    6.076(R)|core_clk_int      |   0.000|
sram1_data(9)        |    5.746(R)|core_clk_int      |   0.000|
sram1_data(10)       |    5.771(R)|core_clk_int      |   0.000|
sram1_data(11)       |    5.777(R)|core_clk_int      |   0.000|
sram1_data(12)       |    5.789(R)|core_clk_int      |   0.000|
sram1_data(13)       |    6.121(R)|core_clk_int      |   0.000|
sram1_data(14)       |    5.748(R)|core_clk_int      |   0.000|
sram1_data(15)       |    5.753(R)|core_clk_int      |   0.000|
sram1_data(16)       |    5.795(R)|core_clk_int      |   0.000|
sram1_data(17)       |    5.788(R)|core_clk_int      |   0.000|
sram1_data(18)       |    6.059(R)|core_clk_int      |   0.000|
sram1_data(19)       |    6.109(R)|core_clk_int      |   0.000|
sram1_data(20)       |    6.112(R)|core_clk_int      |   0.000|
sram1_data(21)       |    6.230(R)|core_clk_int      |   0.000|
sram1_data(22)       |    6.232(R)|core_clk_int      |   0.000|
sram1_data(23)       |    6.080(R)|core_clk_int      |   0.000|
sram1_data(24)       |    6.084(R)|core_clk_int      |   0.000|
sram1_data(25)       |    5.748(R)|core_clk_int      |   0.000|
sram1_data(26)       |    5.752(R)|core_clk_int      |   0.000|
sram1_data(27)       |    6.233(R)|core_clk_int      |   0.000|
sram1_data(28)       |    6.108(R)|core_clk_int      |   0.000|
sram1_data(29)       |    6.229(R)|core_clk_int      |   0.000|
sram1_data(30)       |    6.252(R)|core_clk_int      |   0.000|
sram1_data(31)       |    6.257(R)|core_clk_int      |   0.000|
sram1_data(32)       |    6.114(R)|core_clk_int      |   0.000|
sram1_data(33)       |    6.116(R)|core_clk_int      |   0.000|
sram1_data(34)       |    6.258(R)|core_clk_int      |   0.000|
sram1_data(35)       |    6.263(R)|core_clk_int      |   0.000|
sram1_we             |    6.118(R)|core_clk_int      |   0.000|
sram2_addr(0)        |    6.268(R)|core_clk_int      |   0.000|
sram2_addr(1)        |    5.985(R)|core_clk_int      |   0.000|
sram2_addr(2)        |    6.088(R)|core_clk_int      |   0.000|
sram2_addr(3)        |    5.950(R)|core_clk_int      |   0.000|
sram2_addr(4)        |    6.324(R)|core_clk_int      |   0.000|
sram2_addr(5)        |    6.310(R)|core_clk_int      |   0.000|
sram2_addr(6)        |    6.389(R)|core_clk_int      |   0.000|
sram2_addr(7)        |    6.302(R)|core_clk_int      |   0.000|
sram2_addr(8)        |    5.823(R)|core_clk_int      |   0.000|
sram2_addr(9)        |    6.195(R)|core_clk_int      |   0.000|
sram2_addr(10)       |    6.142(R)|core_clk_int      |   0.000|
sram2_addr(11)       |    6.150(R)|core_clk_int      |   0.000|
sram2_addr(12)       |    6.092(R)|core_clk_int      |   0.000|
sram2_addr(13)       |    6.353(R)|core_clk_int      |   0.000|
sram2_addr(14)       |    6.164(R)|core_clk_int      |   0.000|
sram2_addr(15)       |    6.151(R)|core_clk_int      |   0.000|
sram2_addr(16)       |    6.279(R)|core_clk_int      |   0.000|
sram2_addr(17)       |    6.315(R)|core_clk_int      |   0.000|
sram2_addr(18)       |    5.986(R)|core_clk_int      |   0.000|
sram2_bw(0)          |    4.468(R)|core_clk_int      |   0.000|
sram2_bw(1)          |    4.424(R)|core_clk_int      |   0.000|
sram2_bw(2)          |    4.421(R)|core_clk_int      |   0.000|
sram2_bw(3)          |    4.429(R)|core_clk_int      |   0.000|
sram2_data(0)        |    6.324(R)|core_clk_int      |   0.000|
sram2_data(1)        |    6.061(R)|core_clk_int      |   0.000|
sram2_data(2)        |    6.052(R)|core_clk_int      |   0.000|
sram2_data(3)        |    6.103(R)|core_clk_int      |   0.000|
sram2_data(4)        |    5.996(R)|core_clk_int      |   0.000|
sram2_data(5)        |    6.084(R)|core_clk_int      |   0.000|
sram2_data(6)        |    6.077(R)|core_clk_int      |   0.000|
sram2_data(7)        |    6.041(R)|core_clk_int      |   0.000|
sram2_data(8)        |    6.201(R)|core_clk_int      |   0.000|
sram2_data(9)        |    6.349(R)|core_clk_int      |   0.000|
sram2_data(10)       |    6.324(R)|core_clk_int      |   0.000|
sram2_data(11)       |    6.332(R)|core_clk_int      |   0.000|
sram2_data(12)       |    6.320(R)|core_clk_int      |   0.000|
sram2_data(13)       |    5.998(R)|core_clk_int      |   0.000|
sram2_data(14)       |    5.961(R)|core_clk_int      |   0.000|
sram2_data(15)       |    5.965(R)|core_clk_int      |   0.000|
sram2_data(16)       |    5.703(R)|core_clk_int      |   0.000|
sram2_data(17)       |    5.709(R)|core_clk_int      |   0.000|
sram2_data(18)       |    5.970(R)|core_clk_int      |   0.000|
sram2_data(19)       |    5.962(R)|core_clk_int      |   0.000|
sram2_data(20)       |    5.565(R)|core_clk_int      |   0.000|
sram2_data(21)       |    5.657(R)|core_clk_int      |   0.000|
sram2_data(22)       |    5.648(R)|core_clk_int      |   0.000|
sram2_data(23)       |    5.555(R)|core_clk_int      |   0.000|
sram2_data(24)       |    5.546(R)|core_clk_int      |   0.000|
sram2_data(25)       |    5.527(R)|core_clk_int      |   0.000|
sram2_data(26)       |    5.608(R)|core_clk_int      |   0.000|
sram2_data(27)       |    5.980(R)|core_clk_int      |   0.000|
sram2_data(28)       |    5.971(R)|core_clk_int      |   0.000|
sram2_data(29)       |    5.980(R)|core_clk_int      |   0.000|
sram2_data(30)       |    5.993(R)|core_clk_int      |   0.000|
sram2_data(31)       |    6.185(R)|core_clk_int      |   0.000|
sram2_data(32)       |    6.190(R)|core_clk_int      |   0.000|
sram2_data(33)       |    5.696(R)|core_clk_int      |   0.000|
sram2_data(34)       |    5.701(R)|core_clk_int      |   0.000|
sram2_data(35)       |    5.997(R)|core_clk_int      |   0.000|
sram2_we             |    5.962(R)|core_clk_int      |   0.000|
---------------------+------------+------------------+--------+

Clock to Setup on destination clock core_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
core_clk       |    7.999|         |         |         |
cpci_clk       |    7.999|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpci_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
core_clk       |    7.999|         |         |         |
cpci_clk       |   12.695|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr_clk_200
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr_clk_200    |    4.953|    2.486|    2.491|    4.980|
ddr_clk_200b   |    4.953|    2.486|    2.491|    4.980|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr_clk_200b
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr_clk_200    |    4.953|    2.486|    2.491|    4.980|
ddr_clk_200b   |    4.953|    2.486|    2.491|    4.980|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx_clk        |    7.962|         |    2.856|    2.496|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_0_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_0_rxc    |    7.918|    2.300|         |    1.881|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_1_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_1_rxc    |    7.146|    1.084|         |    1.374|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_2_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_2_rxc    |    6.825|    1.110|         |    1.261|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_3_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_3_rxc    |    7.958|    2.016|         |    1.902|
---------------+---------+---------+---------+---------+

TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AFTER COMP "cpci_clk";
Bus Skew: 0.230 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
cpci_data(0)                                   |        4.629|        0.229|
cpci_data(1)                                   |        4.628|        0.228|
cpci_data(2)                                   |        4.600|        0.200|
cpci_data(3)                                   |        4.608|        0.208|
cpci_data(4)                                   |        4.619|        0.219|
cpci_data(5)                                   |        4.616|        0.216|
cpci_data(6)                                   |        4.609|        0.209|
cpci_data(7)                                   |        4.611|        0.211|
cpci_data(8)                                   |        4.630|        0.230|
cpci_data(9)                                   |        4.628|        0.228|
cpci_data(10)                                  |        4.556|        0.156|
cpci_data(11)                                  |        4.559|        0.159|
cpci_data(12)                                  |        4.567|        0.167|
cpci_data(13)                                  |        4.565|        0.165|
cpci_data(14)                                  |        4.564|        0.164|
cpci_data(15)                                  |        4.556|        0.156|
cpci_data(16)                                  |        4.560|        0.160|
cpci_data(17)                                  |        4.551|        0.151|
cpci_data(18)                                  |        4.543|        0.143|
cpci_data(19)                                  |        4.555|        0.155|
cpci_data(20)                                  |        4.539|        0.139|
cpci_data(21)                                  |        4.516|        0.116|
cpci_data(22)                                  |        4.523|        0.123|
cpci_data(23)                                  |        4.524|        0.124|
cpci_data(24)                                  |        4.526|        0.126|
cpci_data(25)                                  |        4.518|        0.118|
cpci_data(26)                                  |        4.550|        0.150|
cpci_data(27)                                  |        4.514|        0.114|
cpci_data(28)                                  |        4.503|        0.103|
cpci_data(29)                                  |        4.506|        0.106|
cpci_data(30)                                  |        4.498|        0.098|
cpci_data(31)                                  |        4.400|        0.000|
-----------------------------------------------+-------------+-------------+

TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
Bus Skew: 0.023 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
cpci_rd_rdy                                    |        4.627|        0.000|
cpci_wr_rdy                                    |        4.650|        0.023|
-----------------------------------------------+-------------+-------------+

TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
Bus Skew: 0.049 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
dma_op_code_ack(0)                             |        4.605|        0.013|
dma_op_code_ack(1)                             |        4.592|        0.000|
dma_q_nearly_full_n2c                          |        4.641|        0.049|
dma_vld_n2c                                    |        4.598|        0.006|
-----------------------------------------------+-------------+-------------+

TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 ns AFTER COMP "cpci_clk";
Bus Skew: 0.134 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
dma_data(0)                                    |        4.566|        0.011|
dma_data(1)                                    |        4.632|        0.077|
dma_data(2)                                    |        4.630|        0.075|
dma_data(3)                                    |        4.555|        0.000|
dma_data(4)                                    |        4.558|        0.003|
dma_data(5)                                    |        4.610|        0.055|
dma_data(6)                                    |        4.621|        0.066|
dma_data(7)                                    |        4.618|        0.063|
dma_data(8)                                    |        4.608|        0.053|
dma_data(9)                                    |        4.611|        0.056|
dma_data(10)                                   |        4.630|        0.075|
dma_data(11)                                   |        4.631|        0.076|
dma_data(12)                                   |        4.629|        0.074|
dma_data(13)                                   |        4.633|        0.078|
dma_data(14)                                   |        4.636|        0.081|
dma_data(15)                                   |        4.639|        0.084|
dma_data(16)                                   |        4.659|        0.104|
dma_data(17)                                   |        4.669|        0.114|
dma_data(18)                                   |        4.643|        0.088|
dma_data(19)                                   |        4.652|        0.097|
dma_data(20)                                   |        4.655|        0.100|
dma_data(21)                                   |        4.664|        0.109|
dma_data(22)                                   |        4.639|        0.084|
dma_data(23)                                   |        4.632|        0.077|
dma_data(24)                                   |        4.682|        0.127|
dma_data(25)                                   |        4.689|        0.134|
dma_data(26)                                   |        4.659|        0.104|
dma_data(27)                                   |        4.666|        0.111|
dma_data(28)                                   |        4.659|        0.104|
dma_data(29)                                   |        4.668|        0.113|
dma_data(30)                                   |        4.621|        0.066|
dma_data(31)                                   |        4.628|        0.073|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 1.727 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram1_addr(0)                                  |        2.746|        0.563|
sram1_addr(1)                                  |        2.750|        0.567|
sram1_addr(2)                                  |        2.747|        0.564|
sram1_addr(3)                                  |        2.751|        0.568|
sram1_addr(4)                                  |        3.569|        1.386|
sram1_addr(5)                                  |        3.737|        1.554|
sram1_addr(6)                                  |        3.846|        1.663|
sram1_addr(7)                                  |        3.910|        1.727|
sram1_addr(8)                                  |        3.082|        0.899|
sram1_addr(9)                                  |        3.617|        1.434|
sram1_addr(10)                                 |        3.821|        1.638|
sram1_addr(11)                                 |        2.609|        0.426|
sram1_addr(12)                                 |        2.621|        0.438|
sram1_addr(13)                                 |        2.774|        0.591|
sram1_addr(14)                                 |        2.743|        0.560|
sram1_addr(15)                                 |        2.745|        0.562|
sram1_addr(16)                                 |        3.811|        1.628|
sram1_addr(17)                                 |        2.758|        0.575|
sram1_addr(18)                                 |        3.069|        0.886|
sram1_bw(0)                                    |        2.183|        0.000|
sram1_bw(1)                                    |        2.199|        0.016|
sram1_bw(2)                                    |        2.215|        0.032|
sram1_bw(3)                                    |        2.236|        0.053|
sram1_we                                       |        3.723|        1.540|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 0.549 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram1_data(0)                                  |        3.724|        0.373|
sram1_data(1)                                  |        3.900|        0.549|
sram1_data(2)                                  |        3.567|        0.216|
sram1_data(3)                                  |        3.541|        0.190|
sram1_data(4)                                  |        3.872|        0.521|
sram1_data(5)                                  |        3.772|        0.421|
sram1_data(6)                                  |        3.767|        0.416|
sram1_data(7)                                  |        3.666|        0.315|
sram1_data(8)                                  |        3.681|        0.330|
sram1_data(9)                                  |        3.351|        0.000|
sram1_data(10)                                 |        3.376|        0.025|
sram1_data(11)                                 |        3.382|        0.031|
sram1_data(12)                                 |        3.394|        0.043|
sram1_data(13)                                 |        3.726|        0.375|
sram1_data(14)                                 |        3.353|        0.002|
sram1_data(15)                                 |        3.358|        0.007|
sram1_data(16)                                 |        3.400|        0.049|
sram1_data(17)                                 |        3.393|        0.042|
sram1_data(18)                                 |        3.664|        0.313|
sram1_data(19)                                 |        3.714|        0.363|
sram1_data(20)                                 |        3.717|        0.366|
sram1_data(21)                                 |        3.835|        0.484|
sram1_data(22)                                 |        3.837|        0.486|
sram1_data(23)                                 |        3.685|        0.334|
sram1_data(24)                                 |        3.689|        0.338|
sram1_data(25)                                 |        3.353|        0.002|
sram1_data(26)                                 |        3.357|        0.006|
sram1_data(27)                                 |        3.838|        0.487|
sram1_data(28)                                 |        3.713|        0.362|
sram1_data(29)                                 |        3.834|        0.483|
sram1_data(30)                                 |        3.857|        0.506|
sram1_data(31)                                 |        3.862|        0.511|
sram1_data(32)                                 |        3.719|        0.368|
sram1_data(33)                                 |        3.721|        0.370|
sram1_data(34)                                 |        3.863|        0.512|
sram1_data(35)                                 |        3.868|        0.517|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 1.968 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram2_addr(0)                                  |        3.873|        1.847|
sram2_addr(1)                                  |        3.590|        1.564|
sram2_addr(2)                                  |        3.693|        1.667|
sram2_addr(3)                                  |        3.555|        1.529|
sram2_addr(4)                                  |        3.929|        1.903|
sram2_addr(5)                                  |        3.915|        1.889|
sram2_addr(6)                                  |        3.994|        1.968|
sram2_addr(7)                                  |        3.907|        1.881|
sram2_addr(8)                                  |        3.428|        1.402|
sram2_addr(9)                                  |        3.800|        1.774|
sram2_addr(10)                                 |        3.747|        1.721|
sram2_addr(11)                                 |        3.755|        1.729|
sram2_addr(12)                                 |        3.697|        1.671|
sram2_addr(13)                                 |        3.958|        1.932|
sram2_addr(14)                                 |        3.769|        1.743|
sram2_addr(15)                                 |        3.756|        1.730|
sram2_addr(16)                                 |        3.884|        1.858|
sram2_addr(17)                                 |        3.920|        1.894|
sram2_addr(18)                                 |        3.591|        1.565|
sram2_bw(0)                                    |        2.073|        0.047|
sram2_bw(1)                                    |        2.029|        0.003|
sram2_bw(2)                                    |        2.026|        0.000|
sram2_bw(3)                                    |        2.034|        0.008|
sram2_we                                       |        3.567|        1.541|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 0.822 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram2_data(0)                                  |        3.929|        0.797|
sram2_data(1)                                  |        3.666|        0.534|
sram2_data(2)                                  |        3.657|        0.525|
sram2_data(3)                                  |        3.708|        0.576|
sram2_data(4)                                  |        3.601|        0.469|
sram2_data(5)                                  |        3.689|        0.557|
sram2_data(6)                                  |        3.682|        0.550|
sram2_data(7)                                  |        3.646|        0.514|
sram2_data(8)                                  |        3.806|        0.674|
sram2_data(9)                                  |        3.954|        0.822|
sram2_data(10)                                 |        3.929|        0.797|
sram2_data(11)                                 |        3.937|        0.805|
sram2_data(12)                                 |        3.925|        0.793|
sram2_data(13)                                 |        3.603|        0.471|
sram2_data(14)                                 |        3.566|        0.434|
sram2_data(15)                                 |        3.570|        0.438|
sram2_data(16)                                 |        3.308|        0.176|
sram2_data(17)                                 |        3.314|        0.182|
sram2_data(18)                                 |        3.575|        0.443|
sram2_data(19)                                 |        3.567|        0.435|
sram2_data(20)                                 |        3.170|        0.038|
sram2_data(21)                                 |        3.262|        0.130|
sram2_data(22)                                 |        3.253|        0.121|
sram2_data(23)                                 |        3.160|        0.028|
sram2_data(24)                                 |        3.151|        0.019|
sram2_data(25)                                 |        3.132|        0.000|
sram2_data(26)                                 |        3.213|        0.081|
sram2_data(27)                                 |        3.585|        0.453|
sram2_data(28)                                 |        3.576|        0.444|
sram2_data(29)                                 |        3.585|        0.453|
sram2_data(30)                                 |        3.598|        0.466|
sram2_data(31)                                 |        3.790|        0.658|
sram2_data(32)                                 |        3.795|        0.663|
sram2_data(33)                                 |        3.301|        0.169|
sram2_data(34)                                 |        3.306|        0.174|
sram2_data(35)                                 |        3.602|        0.470|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1672327 paths, 293 nets, and 164717 connections

Design statistics:
   Minimum period:  12.695ns   (Maximum frequency:  78.771MHz)
   Maximum path delay from/to any node:   2.300ns
   Maximum net delay:   2.232ns
   Minimum input required time before clock:   2.865ns
   Minimum output required time after clock:   4.689ns


Analysis completed Wed Dec 21 15:31:09 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1325 MB



