<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonHardwareLoops.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonHardwareLoops.cpp.html'>HexagonHardwareLoops.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonHardwareLoops.cpp - Identify and generate hardware loops ----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass identifies loops where we can generate the Hexagon hardware</i></td></tr>
<tr><th id="10">10</th><td><i>// loop instruction.  The hardware loop can perform loop branches with a</i></td></tr>
<tr><th id="11">11</th><td><i>// zero-cycle overhead.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>// The pattern that defines the induction variable can changed depending on</i></td></tr>
<tr><th id="14">14</th><td><i>// prior optimizations.  For example, the IndVarSimplify phase run by 'opt'</i></td></tr>
<tr><th id="15">15</th><td><i>// normalizes induction variables, and the Loop Strength Reduction pass</i></td></tr>
<tr><th id="16">16</th><td><i>// run by 'llc' may also make changes to the induction variable.</i></td></tr>
<tr><th id="17">17</th><td><i>// The pattern detected by this phase is due to running Strength Reduction.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// Criteria for hardware loops:</i></td></tr>
<tr><th id="20">20</th><td><i>//  - Countable loops (w/ ind. var for a trip count)</i></td></tr>
<tr><th id="21">21</th><td><i>//  - Assumes loops are normalized by IndVarSimplify</i></td></tr>
<tr><th id="22">22</th><td><i>//  - Try inner-most loops first</i></td></tr>
<tr><th id="23">23</th><td><i>//  - No function calls in loops.</i></td></tr>
<tr><th id="24">24</th><td><i>//</i></td></tr>
<tr><th id="25">25</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hwloops"</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#<span data-ppcond="67">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="68">68</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="HWLoopLimit" title='HWLoopLimit' data-type='cl::opt&lt;int&gt;' data-ref="HWLoopLimit">HWLoopLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-max-hwloop"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(-<var>1</var>));</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i  data-doc="PHFn">// Option to create preheader only for a specific function.</i></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>&gt; <dfn class="tu decl def" id="PHFn" title='PHFn' data-type='cl::opt&lt;std::string&gt;' data-ref="PHFn">PHFn</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-hwloop-phfn"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="72">72</th><td>                                 <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<q>""</q>));</td></tr>
<tr><th id="73">73</th><td><u>#<span data-ppcond="67">endif</span></u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i  data-doc="HWCreatePreheader">// Option to create a preheader if one doesn't exist.</i></td></tr>
<tr><th id="76">76</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="HWCreatePreheader" title='HWCreatePreheader' data-type='cl::opt&lt;bool&gt;' data-ref="HWCreatePreheader">HWCreatePreheader</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-hwloop-preheader"</q>,</td></tr>
<tr><th id="77">77</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="78">78</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Add a preheader to a hardware loop if one doesn't exist"</q>));</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i  data-doc="SpecPreheader">// Turn it off by default. If a preheader block is not created here, the</i></td></tr>
<tr><th id="81">81</th><td><i  data-doc="SpecPreheader">// software pipeliner may be unable to find a block suitable to serve as</i></td></tr>
<tr><th id="82">82</th><td><i  data-doc="SpecPreheader">// a preheader. In that case SWP will not run.</i></td></tr>
<tr><th id="83">83</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="SpecPreheader" title='SpecPreheader' data-type='cl::opt&lt;bool&gt;' data-ref="SpecPreheader">SpecPreheader</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hwloop-spec-preheader"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="84">84</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Allow speculation of preheader "</q></td></tr>
<tr><th id="85">85</th><td>  <q>"instructions"</q>));</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumHWLoops = {&quot;hwloops&quot;, &quot;NumHWLoops&quot;, &quot;Number of loops converted to hardware loops&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumHWLoops" title='NumHWLoops' data-ref="NumHWLoops">NumHWLoops</dfn>, <q>"Number of loops converted to hardware loops"</q>);</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm26createHexagonHardwareLoopsEv" title='llvm::createHexagonHardwareLoops' data-ref="_ZN4llvm26createHexagonHardwareLoopsEv">createHexagonHardwareLoops</a>();</td></tr>
<tr><th id="92">92</th><td>  <em>void</em> <a class="decl" href="#370" title='llvm::initializeHexagonHardwareLoopsPass' data-ref="_ZN4llvm34initializeHexagonHardwareLoopsPassERNS_12PassRegistryE">initializeHexagonHardwareLoopsPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>namespace</b> {</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <b>class</b> <a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="101">101</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>            *<dfn class="tu decl" id="(anonymousnamespace)::HexagonHardwareLoops::MLI" title='(anonymous namespace)::HexagonHardwareLoops::MLI' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MLI">MLI</dfn>;</td></tr>
<tr><th id="102">102</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>        *<dfn class="tu decl" id="(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</dfn>;</td></tr>
<tr><th id="103">103</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>       *<dfn class="tu decl" id="(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</dfn>;</td></tr>
<tr><th id="104">104</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>     *<dfn class="tu decl" id="(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</dfn>;</td></tr>
<tr><th id="105">105</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>  *<dfn class="tu decl" id="(anonymousnamespace)::HexagonHardwareLoops::TRI" title='(anonymous namespace)::HexagonHardwareLoops::TRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TRI">TRI</dfn>;</td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="106">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="107">107</th><td>    <em>static</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonHardwareLoops::Counter" title='(anonymous namespace)::HexagonHardwareLoops::Counter' data-type='int' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Counter">Counter</dfn>;</td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="106">endif</span></u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <b>public</b>:</td></tr>
<tr><th id="111">111</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonHardwareLoops::ID" title='(anonymous namespace)::HexagonHardwareLoops::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonHardwareLoops::ID">ID</dfn>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoopsC1Ev" title='(anonymous namespace)::HexagonHardwareLoops::HexagonHardwareLoops' data-type='void (anonymous namespace)::HexagonHardwareLoops::HexagonHardwareLoops()' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoopsC1Ev">HexagonHardwareLoops</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::ID" title='(anonymous namespace)::HexagonHardwareLoops::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonHardwareLoops::ID">ID</a>) {}</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonHardwareLoops::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonHardwareLoops::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops11getPassNameEv" title='(anonymous namespace)::HexagonHardwareLoops::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonHardwareLoops::getPassName() const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Hardware Loops"</q>; }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonHardwareLoops::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonHardwareLoops::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="120">120</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="121">121</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="122">122</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="123">123</th><td>    }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>private</b>:</td></tr>
<tr><th id="126">126</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap" title='(anonymous namespace)::HexagonHardwareLoops::LoopFeederMap' data-type='std::map&lt;unsigned int, MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap">LoopFeederMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <i class="doc" data-doc="(anonymousnamespace)::HexagonHardwareLoops::Comparison">/// Kinds of comparisons in the compare instructions.</i></td></tr>
<tr><th id="129">129</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</dfn> {</td></tr>
<tr><th id="130">130</th><td>      <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</dfn> {</td></tr>
<tr><th id="131">131</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-type='1' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</dfn>  = <var>0x01</var>,</td></tr>
<tr><th id="132">132</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::NE' data-type='2' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE">NE</dfn>  = <var>0x02</var>,</td></tr>
<tr><th id="133">133</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-type='4' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</dfn>   = <var>0x04</var>,</td></tr>
<tr><th id="134">134</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-type='8' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</dfn>   = <var>0x08</var>,</td></tr>
<tr><th id="135">135</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::U' data-type='64' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U">U</dfn>   = <var>0x40</var>,</td></tr>
<tr><th id="136">136</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::LTs" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::LTs' data-type='4' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::LTs">LTs</dfn> = <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a>,</td></tr>
<tr><th id="137">137</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::LEs" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::LEs' data-type='5' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::LEs">LEs</dfn> = <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</a>,</td></tr>
<tr><th id="138">138</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::GTs" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::GTs' data-type='8' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::GTs">GTs</dfn> = <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>,</td></tr>
<tr><th id="139">139</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::GEs" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::GEs' data-type='9' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::GEs">GEs</dfn> = <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</a>,</td></tr>
<tr><th id="140">140</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::LTu" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::LTu' data-type='68' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::LTu">LTu</dfn> = <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a>      | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::U' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U">U</a>,</td></tr>
<tr><th id="141">141</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::LEu" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::LEu' data-type='69' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::LEu">LEu</dfn> = <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::U' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U">U</a>,</td></tr>
<tr><th id="142">142</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::GTu" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::GTu' data-type='72' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::GTu">GTu</dfn> = <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>      | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::U' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U">U</a>,</td></tr>
<tr><th id="143">143</th><td>        <dfn class="tu enum" id="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::GEu" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::GEu' data-type='73' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::GEu">GEu</dfn> = <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::U' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U">U</a></td></tr>
<tr><th id="144">144</th><td>      };</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>      <em>static</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getSwappedComparisonENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::getSwappedComparison' data-type='static (anonymous namespace)::HexagonHardwareLoops::Comparison::Kind (anonymous namespace)::HexagonHardwareLoops::Comparison::getSwappedComparison((anonymous namespace)::HexagonHardwareLoops::Comparison::Kind Cmp)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getSwappedComparisonENS1_4KindE">getSwappedComparison</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col3 decl" id="3Cmp" title='Cmp' data-type='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="3Cmp">Cmp</dfn>) {</td></tr>
<tr><th id="147">147</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!((Cmp &amp; L) &amp;&amp; (Cmp &amp; G))) &amp;&amp; &quot;Malformed comparison operator&quot;) ? void (0) : __assert_fail (&quot;(!((Cmp &amp; L) &amp;&amp; (Cmp &amp; G))) &amp;&amp; \&quot;Malformed comparison operator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 147, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> ((!((<a class="local col3 ref" href="#3Cmp" title='Cmp' data-ref="3Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a>) &amp;&amp; (<a class="local col3 ref" href="#3Cmp" title='Cmp' data-ref="3Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>))) &amp;&amp; <q>"Malformed comparison operator"</q>);</td></tr>
<tr><th id="148">148</th><td>        <b>if</b> ((<a class="local col3 ref" href="#3Cmp" title='Cmp' data-ref="3Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a>) || (<a class="local col3 ref" href="#3Cmp" title='Cmp' data-ref="3Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>))</td></tr>
<tr><th id="149">149</th><td>          <b>return</b> (<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a>)(<a class="local col3 ref" href="#3Cmp" title='Cmp' data-ref="3Cmp">Cmp</a> ^ (<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a>|<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>));</td></tr>
<tr><th id="150">150</th><td>        <b>return</b> <a class="local col3 ref" href="#3Cmp" title='Cmp' data-ref="3Cmp">Cmp</a>;</td></tr>
<tr><th id="151">151</th><td>      }</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>      <em>static</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getNegatedComparisonENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::getNegatedComparison' data-type='static (anonymous namespace)::HexagonHardwareLoops::Comparison::Kind (anonymous namespace)::HexagonHardwareLoops::Comparison::getNegatedComparison((anonymous namespace)::HexagonHardwareLoops::Comparison::Kind Cmp)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getNegatedComparisonENS1_4KindE">getNegatedComparison</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col4 decl" id="4Cmp" title='Cmp' data-type='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="4Cmp">Cmp</dfn>) {</td></tr>
<tr><th id="154">154</th><td>        <b>if</b> ((<a class="local col4 ref" href="#4Cmp" title='Cmp' data-ref="4Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a>) || (<a class="local col4 ref" href="#4Cmp" title='Cmp' data-ref="4Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>))</td></tr>
<tr><th id="155">155</th><td>          <b>return</b> (<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a>)((<a class="local col4 ref" href="#4Cmp" title='Cmp' data-ref="4Cmp">Cmp</a> ^ (<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>)) ^ <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</a>);</td></tr>
<tr><th id="156">156</th><td>        <b>if</b> ((<a class="local col4 ref" href="#4Cmp" title='Cmp' data-ref="4Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::NE' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE">NE</a>) || (<a class="local col4 ref" href="#4Cmp" title='Cmp' data-ref="4Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</a>))</td></tr>
<tr><th id="157">157</th><td>          <b>return</b> (<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a>)(<a class="local col4 ref" href="#4Cmp" title='Cmp' data-ref="4Cmp">Cmp</a> ^ (<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::NE' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE">NE</a>));</td></tr>
<tr><th id="158">158</th><td>        <b>return</b> (<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a>)<var>0</var>;</td></tr>
<tr><th id="159">159</th><td>      }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>      <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison8isSignedENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::isSigned' data-type='static bool (anonymous namespace)::HexagonHardwareLoops::Comparison::isSigned((anonymous namespace)::HexagonHardwareLoops::Comparison::Kind Cmp)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison8isSignedENS1_4KindE">isSigned</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col5 decl" id="5Cmp" title='Cmp' data-type='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="5Cmp">Cmp</dfn>) {</td></tr>
<tr><th id="162">162</th><td>        <b>return</b> (<a class="local col5 ref" href="#5Cmp" title='Cmp' data-ref="5Cmp">Cmp</a> &amp; (<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>) &amp;&amp; !(<a class="local col5 ref" href="#5Cmp" title='Cmp' data-ref="5Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::U' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U">U</a>));</td></tr>
<tr><th id="163">163</th><td>      }</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>      <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison10isUnsignedENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::isUnsigned' data-type='static bool (anonymous namespace)::HexagonHardwareLoops::Comparison::isUnsigned((anonymous namespace)::HexagonHardwareLoops::Comparison::Kind Cmp)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison10isUnsignedENS1_4KindE">isUnsigned</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col6 decl" id="6Cmp" title='Cmp' data-type='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="6Cmp">Cmp</dfn>) {</td></tr>
<tr><th id="166">166</th><td>        <b>return</b> (<a class="local col6 ref" href="#6Cmp" title='Cmp' data-ref="6Cmp">Cmp</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::U' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::U">U</a>);</td></tr>
<tr><th id="167">167</th><td>      }</td></tr>
<tr><th id="168">168</th><td>    };</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">/// Find the register that contains the loop controlling</i></td></tr>
<tr><th id="171">171</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    /// induction variable.</i></td></tr>
<tr><th id="172">172</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    /// If successful, it will return true and set the<span class="command"> \p</span> <span class="arg">Reg,</span><span class="command"> \p</span> <span class="arg">IVBump</span></i></td></tr>
<tr><th id="173">173</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    /// and<span class="command"> \p</span> <span class="arg">IVOp</span> arguments.  Otherwise it will return false.</i></td></tr>
<tr><th id="174">174</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    /// The returned induction register is the register R that follows the</i></td></tr>
<tr><th id="175">175</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    /// following induction pattern:</i></td></tr>
<tr><th id="176">176</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    /// loop:</i></td></tr>
<tr><th id="177">177</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    ///   R = phi ..., [ R.next, LatchBlock ]</i></td></tr>
<tr><th id="178">178</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    ///   R.next = R + #bump</i></td></tr>
<tr><th id="179">179</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    ///   if (R.next &lt; #N) goto loop</i></td></tr>
<tr><th id="180">180</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    /// IVBump is the immediate value added to R, and IVOp is the instruction</i></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">    /// "R.next = R + #bump".</i></td></tr>
<tr><th id="182">182</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE" title='(anonymous namespace)::HexagonHardwareLoops::findInductionRegister' data-type='bool (anonymous namespace)::HexagonHardwareLoops::findInductionRegister(llvm::MachineLoop * L, unsigned int &amp; Reg, int64_t &amp; IVBump, llvm::MachineInstr *&amp; IVOp) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">findInductionRegister</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col7 decl" id="7L" title='L' data-type='llvm::MachineLoop *' data-ref="7L">L</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="8Reg" title='Reg' data-type='unsigned int &amp;' data-ref="8Reg">Reg</dfn>,</td></tr>
<tr><th id="183">183</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col9 decl" id="9IVBump" title='IVBump' data-type='int64_t &amp;' data-ref="9IVBump">IVBump</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col0 decl" id="10IVOp" title='IVOp' data-type='llvm::MachineInstr *&amp;' data-ref="10IVOp">IVOp</dfn>) <em>const</em>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l">/// Return the comparison kind for the specified opcode.</i></td></tr>
<tr><th id="186">186</th><td>    <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l" title='(anonymous namespace)::HexagonHardwareLoops::getComparisonKind' data-type='Comparison::Kind (anonymous namespace)::HexagonHardwareLoops::getComparisonKind(unsigned int CondOpc, llvm::MachineOperand * InitialValue, const llvm::MachineOperand * Endvalue, int64_t IVBump) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l">getComparisonKind</a>(<em>unsigned</em> <dfn class="local col1 decl" id="11CondOpc" title='CondOpc' data-type='unsigned int' data-ref="11CondOpc">CondOpc</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="12InitialValue" title='InitialValue' data-type='llvm::MachineOperand *' data-ref="12InitialValue">InitialValue</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="13Endvalue" title='Endvalue' data-type='const llvm::MachineOperand *' data-ref="13Endvalue">Endvalue</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="14IVBump" title='IVBump' data-type='int64_t' data-ref="14IVBump">IVBump</dfn>) <em>const</em>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">/// Analyze the statements in a loop to determine if the loop</i></td></tr>
<tr><th id="192">192</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">    /// has a computable trip count and, if so, return a value that represents</i></td></tr>
<tr><th id="193">193</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">    /// the trip count expression.</i></td></tr>
<tr><th id="194">194</th><td>    <a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::HexagonHardwareLoops::getLoopTripCount' data-type='(anonymous namespace)::CountValue * (anonymous namespace)::HexagonHardwareLoops::getLoopTripCount(llvm::MachineLoop * L, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; OldInsts)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">getLoopTripCount</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col5 decl" id="15L" title='L' data-type='llvm::MachineLoop *' data-ref="15L">L</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                 <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="16OldInsts" title='OldInsts' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="16OldInsts">OldInsts</dfn>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">/// Return the expression that represents the number of times</i></td></tr>
<tr><th id="198">198</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">    /// a loop iterates.  The function takes the operands that represent the</i></td></tr>
<tr><th id="199">199</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">    /// loop start value, loop end value, and induction value.  Based upon</i></td></tr>
<tr><th id="200">200</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">    /// these operands, the function attempts to compute the trip count.</i></td></tr>
<tr><th id="201">201</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">    /// If the trip count is not directly available (as an immediate value,</i></td></tr>
<tr><th id="202">202</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">    /// or a register), the function will attempt to insert computation of it</i></td></tr>
<tr><th id="203">203</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">    /// to the loop's preheader.</i></td></tr>
<tr><th id="204">204</th><td>    <a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE" title='(anonymous namespace)::HexagonHardwareLoops::computeCount' data-type='(anonymous namespace)::CountValue * (anonymous namespace)::HexagonHardwareLoops::computeCount(llvm::MachineLoop * Loop, const llvm::MachineOperand * Start, const llvm::MachineOperand * End, unsigned int IVReg, int64_t IVBump, Comparison::Kind Cmp) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">computeCount</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col7 decl" id="17Loop" title='Loop' data-type='llvm::MachineLoop *' data-ref="17Loop">Loop</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="18Start" title='Start' data-type='const llvm::MachineOperand *' data-ref="18Start">Start</dfn>,</td></tr>
<tr><th id="205">205</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="19End" title='End' data-type='const llvm::MachineOperand *' data-ref="19End">End</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20IVReg" title='IVReg' data-type='unsigned int' data-ref="20IVReg">IVReg</dfn>,</td></tr>
<tr><th id="206">206</th><td>                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="21IVBump" title='IVBump' data-type='int64_t' data-ref="21IVBump">IVBump</dfn>, <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col2 decl" id="22Cmp" title='Cmp' data-type='Comparison::Kind' data-ref="22Cmp">Cmp</dfn>) <em>const</em>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb">/// Return true if the instruction is not valid within a hardware</i></td></tr>
<tr><th id="209">209</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb">    /// loop.</i></td></tr>
<tr><th id="210">210</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb" title='(anonymous namespace)::HexagonHardwareLoops::isInvalidLoopOperation' data-type='bool (anonymous namespace)::HexagonHardwareLoops::isInvalidLoopOperation(const llvm::MachineInstr * MI, bool IsInnerHWLoop) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb">isInvalidLoopOperation</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="23MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="23MI">MI</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                <em>bool</em> <dfn class="local col4 decl" id="24IsInnerHWLoop" title='IsInnerHWLoop' data-type='bool' data-ref="24IsInnerHWLoop">IsInnerHWLoop</dfn>) <em>const</em>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb">/// Return true if the loop contains an instruction that inhibits</i></td></tr>
<tr><th id="214">214</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb">    /// using the hardware loop.</i></td></tr>
<tr><th id="215">215</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb" title='(anonymous namespace)::HexagonHardwareLoops::containsInvalidInstruction' data-type='bool (anonymous namespace)::HexagonHardwareLoops::containsInvalidInstruction(llvm::MachineLoop * L, bool IsInnerHWLoop) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb">containsInvalidInstruction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col5 decl" id="25L" title='L' data-type='llvm::MachineLoop *' data-ref="25L">L</dfn>, <em>bool</em> <dfn class="local col6 decl" id="26IsInnerHWLoop" title='IsInnerHWLoop' data-type='bool' data-ref="26IsInnerHWLoop">IsInnerHWLoop</dfn>) <em>const</em>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">/// Given a loop, check if we can convert it to a hardware loop.</i></td></tr>
<tr><th id="218">218</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">    /// If so, then perform the conversion and return true.</i></td></tr>
<tr><th id="219">219</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_" title='(anonymous namespace)::HexagonHardwareLoops::convertToHardwareLoop' data-type='bool (anonymous namespace)::HexagonHardwareLoops::convertToHardwareLoop(llvm::MachineLoop * L, bool &amp; L0used, bool &amp; L1used)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">convertToHardwareLoop</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col7 decl" id="27L" title='L' data-type='llvm::MachineLoop *' data-ref="27L">L</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="28L0used" title='L0used' data-type='bool &amp;' data-ref="28L0used">L0used</dfn>, <em>bool</em> &amp;<dfn class="local col9 decl" id="29L1used" title='L1used' data-type='bool &amp;' data-ref="29L1used">L1used</dfn>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE">/// Return true if the instruction is now dead.</i></td></tr>
<tr><th id="222">222</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE" title='(anonymous namespace)::HexagonHardwareLoops::isDead' data-type='bool (anonymous namespace)::HexagonHardwareLoops::isDead(const llvm::MachineInstr * MI, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; DeadPhis) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE">isDead</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="30MI">MI</dfn>,</td></tr>
<tr><th id="223">223</th><td>                <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="31DeadPhis" title='DeadPhis' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="31DeadPhis">DeadPhis</dfn>) <em>const</em>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops12removeIfDeadEPN4llvm12MachineInstrE">/// Remove the instruction if it is now dead.</i></td></tr>
<tr><th id="226">226</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops12removeIfDeadEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonHardwareLoops::removeIfDead' data-type='void (anonymous namespace)::HexagonHardwareLoops::removeIfDead(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops12removeIfDeadEPN4llvm12MachineInstrE">removeIfDead</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr *' data-ref="32MI">MI</dfn>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_">/// Make sure that the "bump" instruction executes before the</i></td></tr>
<tr><th id="229">229</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_">    /// compare.  We need that for the IV fixup, so that the compare</i></td></tr>
<tr><th id="230">230</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_">    /// instruction would not use a bumped value that has not yet been</i></td></tr>
<tr><th id="231">231</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_">    /// defined.  If the instructions are out of order, try to reorder them.</i></td></tr>
<tr><th id="232">232</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::HexagonHardwareLoops::orderBumpCompare' data-type='bool (anonymous namespace)::HexagonHardwareLoops::orderBumpCompare(llvm::MachineInstr * BumpI, llvm::MachineInstr * CmpI)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_">orderBumpCompare</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="33BumpI" title='BumpI' data-type='llvm::MachineInstr *' data-ref="33BumpI">BumpI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="34CmpI" title='CmpI' data-type='llvm::MachineInstr *' data-ref="34CmpI">CmpI</dfn>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">/// Return true if MO and MI pair is visited only once. If visited</i></td></tr>
<tr><th id="235">235</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">    /// more than once, this indicates there is recursion. In such a case,</i></td></tr>
<tr><th id="236">236</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">    /// return false.</i></td></tr>
<tr><th id="237">237</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052" title='(anonymous namespace)::HexagonHardwareLoops::isLoopFeeder' data-type='bool (anonymous namespace)::HexagonHardwareLoops::isLoopFeeder(llvm::MachineLoop * L, llvm::MachineBasicBlock * A, llvm::MachineInstr * MI, const llvm::MachineOperand * MO, LoopFeederMap &amp; LoopFeederPhi) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">isLoopFeeder</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col5 decl" id="35L" title='L' data-type='llvm::MachineLoop *' data-ref="35L">L</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="36A" title='A' data-type='llvm::MachineBasicBlock *' data-ref="36A">A</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr *' data-ref="37MI">MI</dfn>,</td></tr>
<tr><th id="238">238</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="38MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="38MO">MO</dfn>,</td></tr>
<tr><th id="239">239</th><td>                      <a class="tu typedef" href="#(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap" title='(anonymous namespace)::HexagonHardwareLoops::LoopFeederMap' data-type='std::map&lt;unsigned int, MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap">LoopFeederMap</a> &amp;<dfn class="local col9 decl" id="39LoopFeederPhi" title='LoopFeederPhi' data-type='LoopFeederMap &amp;' data-ref="39LoopFeederPhi">LoopFeederPhi</dfn>) <em>const</em>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824">/// Return true if the Phi may generate a value that may underflow,</i></td></tr>
<tr><th id="242">242</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824">    /// or may wrap.</i></td></tr>
<tr><th id="243">243</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824" title='(anonymous namespace)::HexagonHardwareLoops::phiMayWrapOrUnderflow' data-type='bool (anonymous namespace)::HexagonHardwareLoops::phiMayWrapOrUnderflow(llvm::MachineInstr * Phi, const llvm::MachineOperand * EndVal, llvm::MachineBasicBlock * MBB, llvm::MachineLoop * L, LoopFeederMap &amp; LoopFeederPhi) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824">phiMayWrapOrUnderflow</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="40Phi">Phi</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="41EndVal" title='EndVal' data-type='const llvm::MachineOperand *' data-ref="41EndVal">EndVal</dfn>,</td></tr>
<tr><th id="244">244</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="42MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="42MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col3 decl" id="43L" title='L' data-type='llvm::MachineLoop *' data-ref="43L">L</dfn>,</td></tr>
<tr><th id="245">245</th><td>                               <a class="tu typedef" href="#(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap" title='(anonymous namespace)::HexagonHardwareLoops::LoopFeederMap' data-type='std::map&lt;unsigned int, MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap">LoopFeederMap</a> &amp;<dfn class="local col4 decl" id="44LoopFeederPhi" title='LoopFeederPhi' data-type='LoopFeederMap &amp;' data-ref="44LoopFeederPhi">LoopFeederPhi</dfn>) <em>const</em>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// Return true if the induction variable may underflow an unsigned</i></td></tr>
<tr><th id="248">248</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">    /// value in the first iteration.</i></td></tr>
<tr><th id="249">249</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881" title='(anonymous namespace)::HexagonHardwareLoops::loopCountMayWrapOrUnderFlow' data-type='bool (anonymous namespace)::HexagonHardwareLoops::loopCountMayWrapOrUnderFlow(const llvm::MachineOperand * InitVal, const llvm::MachineOperand * EndVal, llvm::MachineBasicBlock * MBB, llvm::MachineLoop * L, LoopFeederMap &amp; LoopFeederPhi) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">loopCountMayWrapOrUnderFlow</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="45InitVal" title='InitVal' data-type='const llvm::MachineOperand *' data-ref="45InitVal">InitVal</dfn>,</td></tr>
<tr><th id="250">250</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="46EndVal" title='EndVal' data-type='const llvm::MachineOperand *' data-ref="46EndVal">EndVal</dfn>,</td></tr>
<tr><th id="251">251</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="47MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="47MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col8 decl" id="48L" title='L' data-type='llvm::MachineLoop *' data-ref="48L">L</dfn>,</td></tr>
<tr><th id="252">252</th><td>                                     <a class="tu typedef" href="#(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap" title='(anonymous namespace)::HexagonHardwareLoops::LoopFeederMap' data-type='std::map&lt;unsigned int, MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap">LoopFeederMap</a> &amp;<dfn class="local col9 decl" id="49LoopFeederPhi" title='LoopFeederPhi' data-type='LoopFeederMap &amp;' data-ref="49LoopFeederPhi">LoopFeederPhi</dfn>) <em>const</em>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">/// Check if the given operand has a compile-time known constant</i></td></tr>
<tr><th id="255">255</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">    /// value. Return true if yes, and false otherwise. When returning true, set</i></td></tr>
<tr><th id="256">256</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">    /// Val to the corresponding constant value.</i></td></tr>
<tr><th id="257">257</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-type='bool (anonymous namespace)::HexagonHardwareLoops::checkForImmediate(const llvm::MachineOperand &amp; MO, int64_t &amp; Val) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="50MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="50MO">MO</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="51Val" title='Val' data-type='int64_t &amp;' data-ref="51Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops11isImmediateERKN4llvm14MachineOperandE">/// Check if the operand has a compile-time known constant value.</i></td></tr>
<tr><th id="260">260</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops11isImmediateERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonHardwareLoops::isImmediate' data-type='bool (anonymous namespace)::HexagonHardwareLoops::isImmediate(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops11isImmediateERKN4llvm14MachineOperandE">isImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="52MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="52MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="261">261</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="53V" title='V' data-type='int64_t' data-ref="53V">V</dfn>;</td></tr>
<tr><th id="262">262</th><td>      <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(<a class="local col2 ref" href="#52MO" title='MO' data-ref="52MO">MO</a>, <span class='refarg'><a class="local col3 ref" href="#53V" title='V' data-ref="53V">V</a></span>);</td></tr>
<tr><th id="263">263</th><td>    }</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12getImmediateERKN4llvm14MachineOperandE">/// Return the immediate for the specified operand.</i></td></tr>
<tr><th id="266">266</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12getImmediateERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonHardwareLoops::getImmediate' data-type='int64_t (anonymous namespace)::HexagonHardwareLoops::getImmediate(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12getImmediateERKN4llvm14MachineOperandE">getImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="54MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="54MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="267">267</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="55V" title='V' data-type='int64_t' data-ref="55V">V</dfn>;</td></tr>
<tr><th id="268">268</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(<a class="local col4 ref" href="#54MO" title='MO' data-ref="54MO">MO</a>, <span class='refarg'><a class="local col5 ref" href="#55V" title='V' data-ref="55V">V</a></span>))</td></tr>
<tr><th id="269">269</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid operand&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 269)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid operand"</q>);</td></tr>
<tr><th id="270">270</th><td>      <b>return</b> <a class="local col5 ref" href="#55V" title='V' data-ref="55V">V</a>;</td></tr>
<tr><th id="271">271</th><td>    }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl">/// Reset the given machine operand to now refer to a new immediate</i></td></tr>
<tr><th id="274">274</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl">    /// value.  Assumes that the operand was already referencing an immediate</i></td></tr>
<tr><th id="275">275</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl">    /// value, either directly, or via a register.</i></td></tr>
<tr><th id="276">276</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl" title='(anonymous namespace)::HexagonHardwareLoops::setImmediate' data-type='void (anonymous namespace)::HexagonHardwareLoops::setImmediate(llvm::MachineOperand &amp; MO, int64_t Val)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl">setImmediate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="56MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="56MO">MO</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="57Val" title='Val' data-type='int64_t' data-ref="57Val">Val</dfn>);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">/// Fix the data flow of the induction variable.</i></td></tr>
<tr><th id="279">279</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// The desired flow is: phi ---&gt; bump -+-&gt; comparison-in-latch.</i></td></tr>
<tr><th id="280">280</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    ///                                     |</i></td></tr>
<tr><th id="281">281</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    ///                                     +-&gt; back to phi</i></td></tr>
<tr><th id="282">282</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// where "bump" is the increment of the induction variable:</i></td></tr>
<tr><th id="283">283</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    ///   iv = iv + #const.</i></td></tr>
<tr><th id="284">284</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// Due to some prior code transformations, the actual flow may look</i></td></tr>
<tr><th id="285">285</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// like this:</i></td></tr>
<tr><th id="286">286</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    ///   phi -+-&gt; bump ---&gt; back to phi</i></td></tr>
<tr><th id="287">287</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    ///        |</i></td></tr>
<tr><th id="288">288</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    ///        +-&gt; comparison-in-latch (against upper_bound-bump),</i></td></tr>
<tr><th id="289">289</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// i.e. the comparison that controls the loop execution may be using</i></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// the value of the induction variable from before the increment.</i></td></tr>
<tr><th id="291">291</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    ///</i></td></tr>
<tr><th id="292">292</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// Return true if the loop's flow is the desired one (i.e. it's</i></td></tr>
<tr><th id="293">293</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// either been fixed, or no fixing was necessary).</i></td></tr>
<tr><th id="294">294</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// Otherwise, return false.  This can happen if the induction variable</i></td></tr>
<tr><th id="295">295</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// couldn't be identified, or if the value in the latch's comparison</i></td></tr>
<tr><th id="296">296</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">    /// cannot be adjusted to reflect the post-bump value.</i></td></tr>
<tr><th id="297">297</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE" title='(anonymous namespace)::HexagonHardwareLoops::fixupInductionVariable' data-type='bool (anonymous namespace)::HexagonHardwareLoops::fixupInductionVariable(llvm::MachineLoop * L)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">fixupInductionVariable</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col8 decl" id="58L" title='L' data-type='llvm::MachineLoop *' data-ref="58L">L</dfn>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE">/// Given a loop, if it does not have a preheader, create one.</i></td></tr>
<tr><th id="300">300</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE">    /// Return the block that is the preheader.</i></td></tr>
<tr><th id="301">301</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE" title='(anonymous namespace)::HexagonHardwareLoops::createPreheaderForLoop' data-type='llvm::MachineBasicBlock * (anonymous namespace)::HexagonHardwareLoops::createPreheaderForLoop(llvm::MachineLoop * L)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE">createPreheaderForLoop</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col9 decl" id="59L" title='L' data-type='llvm::MachineLoop *' data-ref="59L">L</dfn>);</td></tr>
<tr><th id="302">302</th><td>  };</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonHardwareLoops::ID" title='(anonymous namespace)::HexagonHardwareLoops::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonHardwareLoops::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="305">305</th><td><u>#<span data-ppcond="305">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="306">306</th><td>  <em>int</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonHardwareLoops::Counter" title='(anonymous namespace)::HexagonHardwareLoops::Counter' data-type='int' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Counter">Counter</dfn> = <var>0</var>;</td></tr>
<tr><th id="307">307</th><td><u>#<span data-ppcond="305">endif</span></u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i class="doc" data-doc="(anonymousnamespace)::CountValue">/// Abstraction for a trip count of a loop. A smaller version</i></td></tr>
<tr><th id="310">310</th><td><i class="doc" data-doc="(anonymousnamespace)::CountValue">  /// of the MachineOperand class without the concerns of changing the</i></td></tr>
<tr><th id="311">311</th><td><i class="doc" data-doc="(anonymousnamespace)::CountValue">  /// operand representation.</i></td></tr>
<tr><th id="312">312</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</dfn> {</td></tr>
<tr><th id="313">313</th><td>  <b>public</b>:</td></tr>
<tr><th id="314">314</th><td>    <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::CountValue::CountValueType" title='(anonymous namespace)::CountValue::CountValueType' data-ref="(anonymousnamespace)::CountValue::CountValueType">CountValueType</dfn> {</td></tr>
<tr><th id="315">315</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::CountValue::CountValueType::CV_Register" title='(anonymous namespace)::CountValue::CountValueType::CV_Register' data-type='0' data-ref="(anonymousnamespace)::CountValue::CountValueType::CV_Register">CV_Register</dfn>,</td></tr>
<tr><th id="316">316</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::CountValue::CountValueType::CV_Immediate" title='(anonymous namespace)::CountValue::CountValueType::CV_Immediate' data-type='1' data-ref="(anonymousnamespace)::CountValue::CountValueType::CV_Immediate">CV_Immediate</dfn></td></tr>
<tr><th id="317">317</th><td>    };</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <b>private</b>:</td></tr>
<tr><th id="320">320</th><td>    <a class="tu type" href="#(anonymousnamespace)::CountValue::CountValueType" title='(anonymous namespace)::CountValue::CountValueType' data-ref="(anonymousnamespace)::CountValue::CountValueType">CountValueType</a> <dfn class="tu decl" id="(anonymousnamespace)::CountValue::Kind" title='(anonymous namespace)::CountValue::Kind' data-type='(anonymous namespace)::CountValue::CountValueType' data-ref="(anonymousnamespace)::CountValue::Kind">Kind</dfn>;</td></tr>
<tr><th id="321">321</th><td>    <b>union</b> <dfn class="tu type def" id="(anonymousnamespace)::CountValue::Values" title='(anonymous namespace)::CountValue::Values' data-ref="(anonymousnamespace)::CountValue::Values"><a class="tu type" href="#(anonymousnamespace)::CountValue::Values" title='(anonymous namespace)::CountValue::Values' data-ref="(anonymousnamespace)::CountValue::Values">Values</a></dfn> {</td></tr>
<tr><th id="322">322</th><td>      <b>struct</b> {</td></tr>
<tr><th id="323">323</th><td>        <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::CountValue::Values::(anonymous)::Reg" title='(anonymous namespace)::CountValue::Values::(anonymous struct)::Reg' data-type='unsigned int' data-ref="(anonymousnamespace)::CountValue::Values::(anonymous)::Reg">Reg</dfn>;</td></tr>
<tr><th id="324">324</th><td>        <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::CountValue::Values::(anonymous)::Sub" title='(anonymous namespace)::CountValue::Values::(anonymous struct)::Sub' data-type='unsigned int' data-ref="(anonymousnamespace)::CountValue::Values::(anonymous)::Sub">Sub</dfn>;</td></tr>
<tr><th id="325">325</th><td>      } <dfn class="tu decl" id="(anonymousnamespace)::CountValue::Values::R" title='(anonymous namespace)::CountValue::Values::R' data-type='struct (anonymous struct at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp:322:7)' data-ref="(anonymousnamespace)::CountValue::Values::R">R</dfn>;</td></tr>
<tr><th id="326">326</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::CountValue::Values::ImmVal" title='(anonymous namespace)::CountValue::Values::ImmVal' data-type='unsigned int' data-ref="(anonymousnamespace)::CountValue::Values::ImmVal">ImmVal</dfn>;</td></tr>
<tr><th id="327">327</th><td>    } <dfn class="tu decl" id="(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-type='union Values' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</dfn>;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <b>public</b>:</td></tr>
<tr><th id="330">330</th><td>    <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110CountValueC1ENS0_14CountValueTypeEjj" title='(anonymous namespace)::CountValue::CountValue' data-type='void (anonymous namespace)::CountValue::CountValue((anonymous namespace)::CountValue::CountValueType t, unsigned int v, unsigned int u = 0)' data-ref="_ZN12_GLOBAL__N_110CountValueC1ENS0_14CountValueTypeEjj">CountValue</dfn>(<a class="tu type" href="#(anonymousnamespace)::CountValue::CountValueType" title='(anonymous namespace)::CountValue::CountValueType' data-ref="(anonymousnamespace)::CountValue::CountValueType">CountValueType</a> <dfn class="local col0 decl" id="60t" title='t' data-type='(anonymous namespace)::CountValue::CountValueType' data-ref="60t">t</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61v" title='v' data-type='unsigned int' data-ref="61v">v</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="62u" title='u' data-type='unsigned int' data-ref="62u">u</dfn> = <var>0</var>) {</td></tr>
<tr><th id="331">331</th><td>      <a class="tu member" href="#(anonymousnamespace)::CountValue::Kind" title='(anonymous namespace)::CountValue::Kind' data-use='w' data-ref="(anonymousnamespace)::CountValue::Kind">Kind</a> = <a class="local col0 ref" href="#60t" title='t' data-ref="60t">t</a>;</td></tr>
<tr><th id="332">332</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::CountValue::Kind" title='(anonymous namespace)::CountValue::Kind' data-use='r' data-ref="(anonymousnamespace)::CountValue::Kind">Kind</a> == <a class="tu enum" href="#(anonymousnamespace)::CountValue::CountValueType::CV_Register" title='(anonymous namespace)::CountValue::CountValueType::CV_Register' data-use='r' data-ref="(anonymousnamespace)::CountValue::CountValueType::CV_Register">CV_Register</a>) {</td></tr>
<tr><th id="333">333</th><td>        <a class="tu member" href="#(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-use='m' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::R" title='(anonymous namespace)::CountValue::Values::R' data-use='m' data-ref="(anonymousnamespace)::CountValue::Values::R">R</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::(anonymous)::Reg" title='(anonymous namespace)::CountValue::Values::(anonymous struct)::Reg' data-use='w' data-ref="(anonymousnamespace)::CountValue::Values::(anonymous)::Reg">Reg</a> = <a class="local col1 ref" href="#61v" title='v' data-ref="61v">v</a>;</td></tr>
<tr><th id="334">334</th><td>        <a class="tu member" href="#(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-use='m' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::R" title='(anonymous namespace)::CountValue::Values::R' data-use='m' data-ref="(anonymousnamespace)::CountValue::Values::R">R</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::(anonymous)::Sub" title='(anonymous namespace)::CountValue::Values::(anonymous struct)::Sub' data-use='w' data-ref="(anonymousnamespace)::CountValue::Values::(anonymous)::Sub">Sub</a> = <a class="local col2 ref" href="#62u" title='u' data-ref="62u">u</a>;</td></tr>
<tr><th id="335">335</th><td>      } <b>else</b> {</td></tr>
<tr><th id="336">336</th><td>        <a class="tu member" href="#(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-use='m' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::ImmVal" title='(anonymous namespace)::CountValue::Values::ImmVal' data-use='w' data-ref="(anonymousnamespace)::CountValue::Values::ImmVal">ImmVal</a> = <a class="local col1 ref" href="#61v" title='v' data-ref="61v">v</a>;</td></tr>
<tr><th id="337">337</th><td>      }</td></tr>
<tr><th id="338">338</th><td>    }</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110CountValue5isRegEv" title='(anonymous namespace)::CountValue::isReg' data-type='bool (anonymous namespace)::CountValue::isReg() const' data-ref="_ZNK12_GLOBAL__N_110CountValue5isRegEv">isReg</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::CountValue::Kind" title='(anonymous namespace)::CountValue::Kind' data-use='r' data-ref="(anonymousnamespace)::CountValue::Kind">Kind</a> == <a class="tu enum" href="#(anonymousnamespace)::CountValue::CountValueType::CV_Register" title='(anonymous namespace)::CountValue::CountValueType::CV_Register' data-use='r' data-ref="(anonymousnamespace)::CountValue::CountValueType::CV_Register">CV_Register</a>; }</td></tr>
<tr><th id="341">341</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110CountValue5isImmEv" title='(anonymous namespace)::CountValue::isImm' data-type='bool (anonymous namespace)::CountValue::isImm() const' data-ref="_ZNK12_GLOBAL__N_110CountValue5isImmEv">isImm</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::CountValue::Kind" title='(anonymous namespace)::CountValue::Kind' data-use='r' data-ref="(anonymousnamespace)::CountValue::Kind">Kind</a> == <a class="tu enum" href="#(anonymousnamespace)::CountValue::CountValueType::CV_Immediate" title='(anonymous namespace)::CountValue::CountValueType::CV_Immediate' data-use='r' data-ref="(anonymousnamespace)::CountValue::CountValueType::CV_Immediate">CV_Immediate</a>; }</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110CountValue6getRegEv" title='(anonymous namespace)::CountValue::getReg' data-type='unsigned int (anonymous namespace)::CountValue::getReg() const' data-ref="_ZNK12_GLOBAL__N_110CountValue6getRegEv">getReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="344">344</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong CountValue accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong CountValue accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 344, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_110CountValue5isRegEv" title='(anonymous namespace)::CountValue::isReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong CountValue accessor"</q>);</td></tr>
<tr><th id="345">345</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-use='m' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::R" title='(anonymous namespace)::CountValue::Values::R' data-use='m' data-ref="(anonymousnamespace)::CountValue::Values::R">R</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::(anonymous)::Reg" title='(anonymous namespace)::CountValue::Values::(anonymous struct)::Reg' data-use='r' data-ref="(anonymousnamespace)::CountValue::Values::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="346">346</th><td>    }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110CountValue9getSubRegEv" title='(anonymous namespace)::CountValue::getSubReg' data-type='unsigned int (anonymous namespace)::CountValue::getSubReg() const' data-ref="_ZNK12_GLOBAL__N_110CountValue9getSubRegEv">getSubReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="349">349</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong CountValue accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong CountValue accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 349, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_110CountValue5isRegEv" title='(anonymous namespace)::CountValue::isReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong CountValue accessor"</q>);</td></tr>
<tr><th id="350">350</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-use='m' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::R" title='(anonymous namespace)::CountValue::Values::R' data-use='m' data-ref="(anonymousnamespace)::CountValue::Values::R">R</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::(anonymous)::Sub" title='(anonymous namespace)::CountValue::Values::(anonymous struct)::Sub' data-use='r' data-ref="(anonymousnamespace)::CountValue::Values::(anonymous)::Sub">Sub</a>;</td></tr>
<tr><th id="351">351</th><td>    }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110CountValue6getImmEv" title='(anonymous namespace)::CountValue::getImm' data-type='unsigned int (anonymous namespace)::CountValue::getImm() const' data-ref="_ZNK12_GLOBAL__N_110CountValue6getImmEv">getImm</dfn>() <em>const</em> {</td></tr>
<tr><th id="354">354</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isImm() &amp;&amp; &quot;Wrong CountValue accessor&quot;) ? void (0) : __assert_fail (&quot;isImm() &amp;&amp; \&quot;Wrong CountValue accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 354, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_110CountValue5isImmEv" title='(anonymous namespace)::CountValue::isImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue5isImmEv">isImm</a>() &amp;&amp; <q>"Wrong CountValue accessor"</q>);</td></tr>
<tr><th id="355">355</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-use='m' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::ImmVal" title='(anonymous namespace)::CountValue::Values::ImmVal' data-use='r' data-ref="(anonymousnamespace)::CountValue::Values::ImmVal">ImmVal</a>;</td></tr>
<tr><th id="356">356</th><td>    }</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110CountValue5printERN4llvm11raw_ostreamEPKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::CountValue::print' data-type='void (anonymous namespace)::CountValue::print(llvm::raw_ostream &amp; OS, const llvm::TargetRegisterInfo * TRI = nullptr) const' data-ref="_ZNK12_GLOBAL__N_110CountValue5printERN4llvm11raw_ostreamEPKNS1_18TargetRegisterInfoE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="63OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="63OS">OS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="64TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="64TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="359">359</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_110CountValue5isRegEv" title='(anonymous namespace)::CountValue::isReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue5isRegEv">isReg</a>()) { <a class="local col3 ref" href="#63OS" title='OS' data-ref="63OS">OS</a> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="tu member" href="#(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-use='m' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::R" title='(anonymous namespace)::CountValue::Values::R' data-use='m' data-ref="(anonymousnamespace)::CountValue::Values::R">R</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::(anonymous)::Reg" title='(anonymous namespace)::CountValue::Values::(anonymous struct)::Reg' data-use='r' data-ref="(anonymousnamespace)::CountValue::Values::(anonymous)::Reg">Reg</a>, <a class="local col4 ref" href="#64TRI" title='TRI' data-ref="64TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-use='m' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::R" title='(anonymous namespace)::CountValue::Values::R' data-use='m' data-ref="(anonymousnamespace)::CountValue::Values::R">R</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::(anonymous)::Sub" title='(anonymous namespace)::CountValue::Values::(anonymous struct)::Sub' data-use='r' data-ref="(anonymousnamespace)::CountValue::Values::(anonymous)::Sub">Sub</a>); }</td></tr>
<tr><th id="360">360</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_110CountValue5isImmEv" title='(anonymous namespace)::CountValue::isImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue5isImmEv">isImm</a>()) { <a class="local col3 ref" href="#63OS" title='OS' data-ref="63OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::CountValue::Contents" title='(anonymous namespace)::CountValue::Contents' data-use='m' data-ref="(anonymousnamespace)::CountValue::Contents">Contents</a>.<a class="tu ref" href="#(anonymousnamespace)::CountValue::Values::ImmVal" title='(anonymous namespace)::CountValue::Values::ImmVal' data-use='r' data-ref="(anonymousnamespace)::CountValue::Values::ImmVal">ImmVal</a>; }</td></tr>
<tr><th id="361">361</th><td>    }</td></tr>
<tr><th id="362">362</th><td>  };</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeHexagonHardwareLoopsPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(HexagonHardwareLoops, <q>"hwloops"</q>,</td></tr>
<tr><th id="367">367</th><td>                      <q>"Hexagon Hardware Loops"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="368">368</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="369">369</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="370">370</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Hexagon Hardware Loops&quot;, &quot;hwloops&quot;, &amp;HexagonHardwareLoops::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonHardwareLoops&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonHardwareLoopsPassFlag; void llvm::initializeHexagonHardwareLoopsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonHardwareLoopsPassFlag, initializeHexagonHardwareLoopsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hwloops"</q>,</td></tr>
<tr><th id="371">371</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Hardware Loops"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26createHexagonHardwareLoopsEv" title='llvm::createHexagonHardwareLoops' data-ref="_ZN4llvm26createHexagonHardwareLoopsEv">createHexagonHardwareLoops</dfn>() {</td></tr>
<tr><th id="374">374</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoopsC1Ev" title='(anonymous namespace)::HexagonHardwareLoops::HexagonHardwareLoops' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoopsC1Ev">(</a>);</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonHardwareLoops::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonHardwareLoops::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="65MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="65MF">MF</dfn>) {</td></tr>
<tr><th id="378">378</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hwloops&quot;)) { dbgs() &lt;&lt; &quot;********* Hexagon Hardware Loops *********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********* Hexagon Hardware Loops *********\n"</q>);</td></tr>
<tr><th id="379">379</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <em>bool</em> <dfn class="local col6 decl" id="66Changed" title='Changed' data-type='bool' data-ref="66Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MLI" title='(anonymous namespace)::HexagonHardwareLoops::MLI' data-use='w' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MLI">MLI</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="385">385</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a> = &amp;<a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="386">386</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-use='w' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="387">387</th><td>  <em>const</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a> &amp;<dfn class="local col7 decl" id="67HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="67HST">HST</dfn> = <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="388">388</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='w' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a> = <a class="local col7 ref" href="#67HST" title='HST' data-ref="67HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="389">389</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TRI" title='(anonymous namespace)::HexagonHardwareLoops::TRI' data-use='w' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TRI">TRI</a> = <a class="local col7 ref" href="#67HST" title='HST' data-ref="67HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="68L" title='L' data-type='llvm::MachineLoop *const &amp;' data-ref="68L">L</dfn> : *<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MLI" title='(anonymous namespace)::HexagonHardwareLoops::MLI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MLI">MLI</a>)</td></tr>
<tr><th id="392">392</th><td>    <b>if</b> (!<a class="local col8 ref" href="#68L" title='L' data-ref="68L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase13getParentLoopEv" title='llvm::LoopBase::getParentLoop' data-ref="_ZNK4llvm8LoopBase13getParentLoopEv">getParentLoop</a>()) {</td></tr>
<tr><th id="393">393</th><td>      <em>bool</em> <dfn class="local col9 decl" id="69L0Used" title='L0Used' data-type='bool' data-ref="69L0Used">L0Used</dfn> = <b>false</b>;</td></tr>
<tr><th id="394">394</th><td>      <em>bool</em> <dfn class="local col0 decl" id="70L1Used" title='L1Used' data-type='bool' data-ref="70L1Used">L1Used</dfn> = <b>false</b>;</td></tr>
<tr><th id="395">395</th><td>      <a class="local col6 ref" href="#66Changed" title='Changed' data-ref="66Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_" title='(anonymous namespace)::HexagonHardwareLoops::convertToHardwareLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">convertToHardwareLoop</a>(<a class="local col8 ref" href="#68L" title='L' data-ref="68L">L</a>, <span class='refarg'><a class="local col9 ref" href="#69L0Used" title='L0Used' data-ref="69L0Used">L0Used</a></span>, <span class='refarg'><a class="local col0 ref" href="#70L1Used" title='L1Used' data-ref="70L1Used">L1Used</a></span>);</td></tr>
<tr><th id="396">396</th><td>    }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <b>return</b> <a class="local col6 ref" href="#66Changed" title='Changed' data-ref="66Changed">Changed</a>;</td></tr>
<tr><th id="399">399</th><td>}</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE" title='(anonymous namespace)::HexagonHardwareLoops::findInductionRegister' data-type='bool (anonymous namespace)::HexagonHardwareLoops::findInductionRegister(llvm::MachineLoop * L, unsigned int &amp; Reg, int64_t &amp; IVBump, llvm::MachineInstr *&amp; IVOp) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">findInductionRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col1 decl" id="71L" title='L' data-type='llvm::MachineLoop *' data-ref="71L">L</dfn>,</td></tr>
<tr><th id="402">402</th><td>                                                 <em>unsigned</em> &amp;<dfn class="local col2 decl" id="72Reg" title='Reg' data-type='unsigned int &amp;' data-ref="72Reg">Reg</dfn>,</td></tr>
<tr><th id="403">403</th><td>                                                 <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col3 decl" id="73IVBump" title='IVBump' data-type='int64_t &amp;' data-ref="73IVBump">IVBump</dfn>,</td></tr>
<tr><th id="404">404</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col4 decl" id="74IVOp" title='IVOp' data-type='llvm::MachineInstr *&amp;' data-ref="74IVOp">IVOp</dfn></td></tr>
<tr><th id="405">405</th><td>                                                 ) <em>const</em> {</td></tr>
<tr><th id="406">406</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="75Header" title='Header' data-type='llvm::MachineBasicBlock *' data-ref="75Header">Header</dfn> = <a class="local col1 ref" href="#71L" title='L' data-ref="71L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>();</td></tr>
<tr><th id="407">407</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="76Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="76Preheader">Preheader</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MLI" title='(anonymous namespace)::HexagonHardwareLoops::MLI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb" title='llvm::MachineLoopInfo::findLoopPreheader' data-ref="_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb">findLoopPreheader</a>(<a class="local col1 ref" href="#71L" title='L' data-ref="71L">L</a>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SpecPreheader" title='SpecPreheader' data-use='m' data-ref="SpecPreheader">SpecPreheader</a>);</td></tr>
<tr><th id="408">408</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="77Latch" title='Latch' data-type='llvm::MachineBasicBlock *' data-ref="77Latch">Latch</dfn> = <a class="local col1 ref" href="#71L" title='L' data-ref="71L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>();</td></tr>
<tr><th id="409">409</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="78ExitingBlock" title='ExitingBlock' data-type='llvm::MachineBasicBlock *' data-ref="78ExitingBlock">ExitingBlock</dfn> = <a class="local col1 ref" href="#71L" title='L' data-ref="71L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop20findLoopControlBlockEv" title='llvm::MachineLoop::findLoopControlBlock' data-ref="_ZN4llvm11MachineLoop20findLoopControlBlockEv">findLoopControlBlock</a>();</td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (!<a class="local col5 ref" href="#75Header" title='Header' data-ref="75Header">Header</a> || !<a class="local col6 ref" href="#76Preheader" title='Preheader' data-ref="76Preheader">Preheader</a> || !<a class="local col7 ref" href="#77Latch" title='Latch' data-ref="77Latch">Latch</a> || !<a class="local col8 ref" href="#78ExitingBlock" title='ExitingBlock' data-ref="78ExitingBlock">ExitingBlock</a>)</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i>// This pair represents an induction register together with an immediate</i></td></tr>
<tr><th id="414">414</th><td><i>  // value that will be added to it in each loop iteration.</i></td></tr>
<tr><th id="415">415</th><td>  <b>using</b> <dfn class="local col9 typedef" id="79RegisterBump" title='RegisterBump' data-type='std::pair&lt;unsigned int, int64_t&gt;' data-ref="79RegisterBump">RegisterBump</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;;</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// Mapping:  R.next -&gt; (R, bump), where R, R.next and bump are derived</i></td></tr>
<tr><th id="418">418</th><td><i>  // from an induction operation</i></td></tr>
<tr><th id="419">419</th><td><i>  //   R.next = R + bump</i></td></tr>
<tr><th id="420">420</th><td><i>  // where bump is an immediate value.</i></td></tr>
<tr><th id="421">421</th><td>  <b>using</b> <dfn class="local col0 typedef" id="80InductionMap" title='InductionMap' data-type='std::map&lt;unsigned int, RegisterBump&gt;' data-ref="80InductionMap">InductionMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <a class="local col9 typedef" href="#79RegisterBump" title='RegisterBump' data-type='std::pair&lt;unsigned int, int64_t&gt;' data-ref="79RegisterBump">RegisterBump</a>&gt;;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <a class="local col0 typedef" href="#80InductionMap" title='InductionMap' data-type='std::map&lt;unsigned int, RegisterBump&gt;' data-ref="80InductionMap">InductionMap</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col1 decl" id="81IndMap" title='IndMap' data-type='InductionMap' data-ref="81IndMap">IndMap</dfn>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <b>using</b> <dfn class="local col2 typedef" id="82instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="82instr_iterator">instr_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <b>for</b> (<a class="local col2 typedef" href="#82instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="82instr_iterator">instr_iterator</a> <dfn class="local col3 decl" id="83I" title='I' data-type='instr_iterator' data-ref="83I">I</dfn> = <a class="local col5 ref" href="#75Header" title='Header' data-ref="75Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <dfn class="local col4 decl" id="84E" title='E' data-type='instr_iterator' data-ref="84E">E</dfn> = <a class="local col5 ref" href="#75Header" title='Header' data-ref="75Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="428">428</th><td>       <a class="local col3 ref" href="#83I" title='I' data-ref="83I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col4 ref" href="#84E" title='E' data-ref="84E">E</a> &amp;&amp; <a class="local col3 ref" href="#83I" title='I' data-ref="83I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#83I" title='I' data-ref="83I">I</a>) {</td></tr>
<tr><th id="429">429</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="85Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="85Phi">Phi</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#83I" title='I' data-ref="83I">I</a>;</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>    <i>// Have a PHI instruction.  Get the operand that corresponds to the</i></td></tr>
<tr><th id="432">432</th><td><i>    // latch block, and see if is a result of an addition of form "reg+imm",</i></td></tr>
<tr><th id="433">433</th><td><i>    // where the "reg" is defined by the PHI node we are looking at.</i></td></tr>
<tr><th id="434">434</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="86i" title='i' data-type='unsigned int' data-ref="86i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="87n" title='n' data-type='unsigned int' data-ref="87n">n</dfn> = <a class="local col5 ref" href="#85Phi" title='Phi' data-ref="85Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a> &lt; <a class="local col7 ref" href="#87n" title='n' data-ref="87n">n</a>; <a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="435">435</th><td>      <b>if</b> (<a class="local col5 ref" href="#85Phi" title='Phi' data-ref="85Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col7 ref" href="#77Latch" title='Latch' data-ref="77Latch">Latch</a>)</td></tr>
<tr><th id="436">436</th><td>        <b>continue</b>;</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="88PhiOpReg" title='PhiOpReg' data-type='unsigned int' data-ref="88PhiOpReg">PhiOpReg</dfn> = <a class="local col5 ref" href="#85Phi" title='Phi' data-ref="85Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="439">439</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89DI" title='DI' data-type='llvm::MachineInstr *' data-ref="89DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#88PhiOpReg" title='PhiOpReg' data-ref="88PhiOpReg">PhiOpReg</a>);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>      <b>if</b> (<a class="local col9 ref" href="#89DI" title='DI' data-ref="89DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc5isAddEv" title='llvm::MCInstrDesc::isAdd' data-ref="_ZNK4llvm11MCInstrDesc5isAddEv">isAdd</a>()) {</td></tr>
<tr><th id="442">442</th><td>        <i>// If the register operand to the add is the PHI we're looking at, this</i></td></tr>
<tr><th id="443">443</th><td><i>        // meets the induction pattern.</i></td></tr>
<tr><th id="444">444</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="90IndReg" title='IndReg' data-type='unsigned int' data-ref="90IndReg">IndReg</dfn> = <a class="local col9 ref" href="#89DI" title='DI' data-ref="89DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="445">445</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="91Opnd2" title='Opnd2' data-type='llvm::MachineOperand &amp;' data-ref="91Opnd2">Opnd2</dfn> = <a class="local col9 ref" href="#89DI" title='DI' data-ref="89DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="446">446</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="92V" title='V' data-type='int64_t' data-ref="92V">V</dfn>;</td></tr>
<tr><th id="447">447</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#90IndReg" title='IndReg' data-ref="90IndReg">IndReg</a>) == <a class="local col5 ref" href="#85Phi" title='Phi' data-ref="85Phi">Phi</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(<a class="local col1 ref" href="#91Opnd2" title='Opnd2' data-ref="91Opnd2">Opnd2</a>, <span class='refarg'><a class="local col2 ref" href="#92V" title='V' data-ref="92V">V</a></span>)) {</td></tr>
<tr><th id="448">448</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="93UpdReg" title='UpdReg' data-type='unsigned int' data-ref="93UpdReg">UpdReg</dfn> = <a class="local col9 ref" href="#89DI" title='DI' data-ref="89DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="449">449</th><td>          <a class="local col1 ref" href="#81IndMap" title='IndMap' data-ref="81IndMap">IndMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#93UpdReg" title='UpdReg' data-ref="93UpdReg">UpdReg</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#90IndReg" title='IndReg' data-ref="90IndReg">IndReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#92V" title='V' data-ref="92V">V</a></span>)));</td></tr>
<tr><th id="450">450</th><td>        }</td></tr>
<tr><th id="451">451</th><td>      }</td></tr>
<tr><th id="452">452</th><td>    }  <i>// for (i)</i></td></tr>
<tr><th id="453">453</th><td>  }  <i>// for (instr)</i></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="94Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="94Cond">Cond</dfn>;</td></tr>
<tr><th id="456">456</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="95TB" title='TB' data-type='llvm::MachineBasicBlock *' data-ref="95TB">TB</dfn> = <b>nullptr</b>, *<dfn class="local col6 decl" id="96FB" title='FB' data-type='llvm::MachineBasicBlock *' data-ref="96FB">FB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="457">457</th><td>  <em>bool</em> <dfn class="local col7 decl" id="97NotAnalyzed" title='NotAnalyzed' data-type='bool' data-ref="97NotAnalyzed">NotAnalyzed</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col8 ref" href="#78ExitingBlock" title='ExitingBlock' data-ref="78ExitingBlock">ExitingBlock</a></span>, <span class='refarg'><a class="local col5 ref" href="#95TB" title='TB' data-ref="95TB">TB</a></span>, <span class='refarg'><a class="local col6 ref" href="#96FB" title='FB' data-ref="96FB">FB</a></span>, <span class='refarg'><a class="local col4 ref" href="#94Cond" title='Cond' data-ref="94Cond">Cond</a></span>, <b>false</b>);</td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (<a class="local col7 ref" href="#97NotAnalyzed" title='NotAnalyzed' data-ref="97NotAnalyzed">NotAnalyzed</a>)</td></tr>
<tr><th id="459">459</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="98PredR" title='PredR' data-type='unsigned int' data-ref="98PredR">PredR</dfn>, <dfn class="local col9 decl" id="99PredPos" title='PredPos' data-type='unsigned int' data-ref="99PredPos">PredPos</dfn>, <dfn class="local col0 decl" id="100PredRegFlags" title='PredRegFlags' data-type='unsigned int' data-ref="100PredRegFlags">PredRegFlags</dfn>;</td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_" title='llvm::HexagonInstrInfo::getPredReg' data-ref="_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_">getPredReg</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#94Cond" title='Cond' data-ref="94Cond">Cond</a>, <span class='refarg'><a class="local col8 ref" href="#98PredR" title='PredR' data-ref="98PredR">PredR</a></span>, <span class='refarg'><a class="local col9 ref" href="#99PredPos" title='PredPos' data-ref="99PredPos">PredPos</a></span>, <span class='refarg'><a class="local col0 ref" href="#100PredRegFlags" title='PredRegFlags' data-ref="100PredRegFlags">PredRegFlags</a></span>))</td></tr>
<tr><th id="463">463</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="101PredI" title='PredI' data-type='llvm::MachineInstr *' data-ref="101PredI">PredI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#98PredR" title='PredR' data-ref="98PredR">PredR</a>);</td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (!<a class="local col1 ref" href="#101PredI" title='PredI' data-ref="101PredI">PredI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE" title='llvm::MachineInstr::isCompare' data-ref="_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE">isCompare</a>())</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="102CmpReg1" title='CmpReg1' data-type='unsigned int' data-ref="102CmpReg1">CmpReg1</dfn> = <var>0</var>, <dfn class="local col3 decl" id="103CmpReg2" title='CmpReg2' data-type='unsigned int' data-ref="103CmpReg2">CmpReg2</dfn> = <var>0</var>;</td></tr>
<tr><th id="470">470</th><td>  <em>int</em> <dfn class="local col4 decl" id="104CmpImm" title='CmpImm' data-type='int' data-ref="104CmpImm">CmpImm</dfn> = <var>0</var>, <dfn class="local col5 decl" id="105CmpMask" title='CmpMask' data-type='int' data-ref="105CmpMask">CmpMask</dfn> = <var>0</var>;</td></tr>
<tr><th id="471">471</th><td>  <em>bool</em> <dfn class="local col6 decl" id="106CmpAnalyzed" title='CmpAnalyzed' data-type='bool' data-ref="106CmpAnalyzed">CmpAnalyzed</dfn> =</td></tr>
<tr><th id="472">472</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::HexagonInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</a>(*<a class="local col1 ref" href="#101PredI" title='PredI' data-ref="101PredI">PredI</a>, <span class='refarg'><a class="local col2 ref" href="#102CmpReg1" title='CmpReg1' data-ref="102CmpReg1">CmpReg1</a></span>, <span class='refarg'><a class="local col3 ref" href="#103CmpReg2" title='CmpReg2' data-ref="103CmpReg2">CmpReg2</a></span>, <span class='refarg'><a class="local col5 ref" href="#105CmpMask" title='CmpMask' data-ref="105CmpMask">CmpMask</a></span>, <span class='refarg'><a class="local col4 ref" href="#104CmpImm" title='CmpImm' data-ref="104CmpImm">CmpImm</a></span>);</td></tr>
<tr><th id="473">473</th><td>  <i>// Fail if the compare was not analyzed, or it's not comparing a register</i></td></tr>
<tr><th id="474">474</th><td><i>  // with an immediate value.  Not checking the mask here, since we handle</i></td></tr>
<tr><th id="475">475</th><td><i>  // the individual compare opcodes (including A4_cmpb*) later on.</i></td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (!<a class="local col6 ref" href="#106CmpAnalyzed" title='CmpAnalyzed' data-ref="106CmpAnalyzed">CmpAnalyzed</a>)</td></tr>
<tr><th id="477">477</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i>// Exactly one of the input registers to the comparison should be among</i></td></tr>
<tr><th id="480">480</th><td><i>  // the induction registers.</i></td></tr>
<tr><th id="481">481</th><td>  <a class="local col0 typedef" href="#80InductionMap" title='InductionMap' data-type='std::map&lt;unsigned int, RegisterBump&gt;' data-ref="80InductionMap">InductionMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,long},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,long}}}}::iterator" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, long&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,long},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,long}}}}::iterator">iterator</a> <dfn class="local col7 decl" id="107IndMapEnd" title='IndMapEnd' data-type='InductionMap::iterator' data-ref="107IndMapEnd">IndMapEnd</dfn> = <a class="local col1 ref" href="#81IndMap" title='IndMap' data-ref="81IndMap">IndMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>();</td></tr>
<tr><th id="482">482</th><td>  <a class="local col0 typedef" href="#80InductionMap" title='InductionMap' data-type='std::map&lt;unsigned int, RegisterBump&gt;' data-ref="80InductionMap">InductionMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,long},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,long}}}}::iterator" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, long&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,long},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,long}}}}::iterator">iterator</a> <dfn class="local col8 decl" id="108F" title='F' data-type='InductionMap::iterator' data-ref="108F">F</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_tree.h.html#256" title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt; &gt;::_Rb_tree_iterator' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjS0_IjlEEEC1ERKS4_"></a><a class="local col7 ref" href="#107IndMapEnd" title='IndMapEnd' data-ref="107IndMapEnd">IndMapEnd</a>;</td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (<a class="local col2 ref" href="#102CmpReg1" title='CmpReg1' data-ref="102CmpReg1">CmpReg1</a> != <var>0</var>) {</td></tr>
<tr><th id="484">484</th><td>    <a class="local col0 typedef" href="#80InductionMap" title='InductionMap' data-type='std::map&lt;unsigned int, RegisterBump&gt;' data-ref="80InductionMap">InductionMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,long},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,long}}}}::iterator" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, long&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,long},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,long}}}}::iterator">iterator</a> <dfn class="local col9 decl" id="109F1" title='F1' data-type='InductionMap::iterator' data-ref="109F1">F1</dfn> = <a class="local col1 ref" href="#81IndMap" title='IndMap' data-ref="81IndMap">IndMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col2 ref" href="#102CmpReg1" title='CmpReg1' data-ref="102CmpReg1">CmpReg1</a>);</td></tr>
<tr><th id="485">485</th><td>    <b>if</b> (<a class="local col9 ref" href="#109F1" title='F1' data-ref="109F1">F1</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col7 ref" href="#107IndMapEnd" title='IndMapEnd' data-ref="107IndMapEnd">IndMapEnd</a>)</td></tr>
<tr><th id="486">486</th><td>      <a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#256" title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt; &gt;::operator=' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjS0_IjlEEEaSERKS4_">=</a> <a class="local col9 ref" href="#109F1" title='F1' data-ref="109F1">F1</a>;</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td>  <b>if</b> (<a class="local col3 ref" href="#103CmpReg2" title='CmpReg2' data-ref="103CmpReg2">CmpReg2</a> != <var>0</var>) {</td></tr>
<tr><th id="489">489</th><td>    <a class="local col0 typedef" href="#80InductionMap" title='InductionMap' data-type='std::map&lt;unsigned int, RegisterBump&gt;' data-ref="80InductionMap">InductionMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,long},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,long}}}}::iterator" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, long&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,long},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,long}}}}::iterator">iterator</a> <dfn class="local col0 decl" id="110F2" title='F2' data-type='InductionMap::iterator' data-ref="110F2">F2</dfn> = <a class="local col1 ref" href="#81IndMap" title='IndMap' data-ref="81IndMap">IndMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col3 ref" href="#103CmpReg2" title='CmpReg2' data-ref="103CmpReg2">CmpReg2</a>);</td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (<a class="local col0 ref" href="#110F2" title='F2' data-ref="110F2">F2</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col7 ref" href="#107IndMapEnd" title='IndMapEnd' data-ref="107IndMapEnd">IndMapEnd</a>) {</td></tr>
<tr><th id="491">491</th><td>      <b>if</b> (<a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col7 ref" href="#107IndMapEnd" title='IndMapEnd' data-ref="107IndMapEnd">IndMapEnd</a>)</td></tr>
<tr><th id="492">492</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="493">493</th><td>      <a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#256" title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt; &gt;::operator=' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjS0_IjlEEEaSERKS4_">=</a> <a class="local col0 ref" href="#110F2" title='F2' data-ref="110F2">F2</a>;</td></tr>
<tr><th id="494">494</th><td>    }</td></tr>
<tr><th id="495">495</th><td>  }</td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (<a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="local col7 ref" href="#107IndMapEnd" title='IndMapEnd' data-ref="107IndMapEnd">IndMapEnd</a>)</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg">Reg</a> = <a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, long&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="500">500</th><td>  <a class="local col3 ref" href="#73IVBump" title='IVBump' data-ref="73IVBump">IVBump</a> = <a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, long&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="501">501</th><td>  <a class="local col4 ref" href="#74IVOp" title='IVOp' data-ref="74IVOp">IVOp</a> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="502">502</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i  data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l">// Return the comparison kind for the specified opcode.</i></td></tr>
<tr><th id="506">506</th><td><a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a></td></tr>
<tr><th id="507">507</th><td><a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l" title='(anonymous namespace)::HexagonHardwareLoops::getComparisonKind' data-type='HexagonHardwareLoops::Comparison::Kind (anonymous namespace)::HexagonHardwareLoops::getComparisonKind(unsigned int CondOpc, llvm::MachineOperand * InitialValue, const llvm::MachineOperand * EndValue, int64_t IVBump) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l">getComparisonKind</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="111CondOpc" title='CondOpc' data-type='unsigned int' data-ref="111CondOpc">CondOpc</dfn>,</td></tr>
<tr><th id="508">508</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="112InitialValue" title='InitialValue' data-type='llvm::MachineOperand *' data-ref="112InitialValue">InitialValue</dfn>,</td></tr>
<tr><th id="509">509</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="113EndValue" title='EndValue' data-type='const llvm::MachineOperand *' data-ref="113EndValue">EndValue</dfn>,</td></tr>
<tr><th id="510">510</th><td>                                        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="114IVBump" title='IVBump' data-type='int64_t' data-ref="114IVBump">IVBump</dfn>) <em>const</em> {</td></tr>
<tr><th id="511">511</th><td>  <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col5 decl" id="115Cmp" title='Cmp' data-type='Comparison::Kind' data-ref="115Cmp">Cmp</dfn> = (<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a>)<var>0</var>;</td></tr>
<tr><th id="512">512</th><td>  <b>switch</b> (<a class="local col1 ref" href="#111CondOpc" title='CondOpc' data-ref="111CondOpc">CondOpc</a>) {</td></tr>
<tr><th id="513">513</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeq&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeq</span>:</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqp</span>:</td></tr>
<tr><th id="516">516</th><td>    Cmp = Comparison::EQ;</td></tr>
<tr><th id="517">517</th><td>    <b>break</b>;</td></tr>
<tr><th id="518">518</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneq&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneq</span>:</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneqi&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneqi</span>:</td></tr>
<tr><th id="520">520</th><td>    Cmp = Comparison::NE;</td></tr>
<tr><th id="521">521</th><td>    <b>break</b>;</td></tr>
<tr><th id="522">522</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmplt&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmplt</span>:</td></tr>
<tr><th id="523">523</th><td>    Cmp = Comparison::LTs;</td></tr>
<tr><th id="524">524</th><td>    <b>break</b>;</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpltu&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpltu</span>:</td></tr>
<tr><th id="526">526</th><td>    Cmp = Comparison::LTu;</td></tr>
<tr><th id="527">527</th><td>    <b>break</b>;</td></tr>
<tr><th id="528">528</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplte&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplte</span>:</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpltei&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpltei</span>:</td></tr>
<tr><th id="530">530</th><td>    Cmp = Comparison::LEs;</td></tr>
<tr><th id="531">531</th><td>    <b>break</b>;</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplteu&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplteu</span>:</td></tr>
<tr><th id="533">533</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplteui&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplteui</span>:</td></tr>
<tr><th id="534">534</th><td>    Cmp = Comparison::LEu;</td></tr>
<tr><th id="535">535</th><td>    <b>break</b>;</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgt&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgt</span>:</td></tr>
<tr><th id="537">537</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgti&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgti</span>:</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtp</span>:</td></tr>
<tr><th id="539">539</th><td>    Cmp = Comparison::GTs;</td></tr>
<tr><th id="540">540</th><td>    <b>break</b>;</td></tr>
<tr><th id="541">541</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtu&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtu</span>:</td></tr>
<tr><th id="542">542</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtui&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtui</span>:</td></tr>
<tr><th id="543">543</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtup&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtup</span>:</td></tr>
<tr><th id="544">544</th><td>    Cmp = Comparison::GTu;</td></tr>
<tr><th id="545">545</th><td>    <b>break</b>;</td></tr>
<tr><th id="546">546</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgei&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgei</span>:</td></tr>
<tr><th id="547">547</th><td>    Cmp = Comparison::GEs;</td></tr>
<tr><th id="548">548</th><td>    <b>break</b>;</td></tr>
<tr><th id="549">549</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgeui&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgeui</span>:</td></tr>
<tr><th id="550">550</th><td>    Cmp = Comparison::GEs;</td></tr>
<tr><th id="551">551</th><td>    <b>break</b>;</td></tr>
<tr><th id="552">552</th><td>  <b>default</b>:</td></tr>
<tr><th id="553">553</th><td>    <b>return</b> (<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a>)<var>0</var>;</td></tr>
<tr><th id="554">554</th><td>  }</td></tr>
<tr><th id="555">555</th><td>  <b>return</b> <a class="local col5 ref" href="#115Cmp" title='Cmp' data-ref="115Cmp">Cmp</a>;</td></tr>
<tr><th id="556">556</th><td>}</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">/// Analyze the statements in a loop to determine if the loop has</i></td></tr>
<tr><th id="559">559</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">/// a computable trip count and, if so, return a value that represents</i></td></tr>
<tr><th id="560">560</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">/// the trip count expression.</i></td></tr>
<tr><th id="561">561</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">///</i></td></tr>
<tr><th id="562">562</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">/// This function iterates over the phi nodes in the loop to check for</i></td></tr>
<tr><th id="563">563</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">/// induction variable patterns that are used in the calculation for</i></td></tr>
<tr><th id="564">564</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">/// the number of time the loop is executed.</i></td></tr>
<tr><th id="565">565</th><td><a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a> *<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::HexagonHardwareLoops::getLoopTripCount' data-type='(anonymous namespace)::CountValue * (anonymous namespace)::HexagonHardwareLoops::getLoopTripCount(llvm::MachineLoop * L, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; OldInsts)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">getLoopTripCount</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col6 decl" id="116L" title='L' data-type='llvm::MachineLoop *' data-ref="116L">L</dfn>,</td></tr>
<tr><th id="566">566</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="117OldInsts" title='OldInsts' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="117OldInsts">OldInsts</dfn>) {</td></tr>
<tr><th id="567">567</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="118TopMBB" title='TopMBB' data-type='llvm::MachineBasicBlock *' data-ref="118TopMBB">TopMBB</dfn> = <a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop11getTopBlockEv" title='llvm::MachineLoop::getTopBlock' data-ref="_ZN4llvm11MachineLoop11getTopBlockEv">getTopBlock</a>();</td></tr>
<tr><th id="568">568</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::pred_iterator" title='llvm::MachineBasicBlock::pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::pred_iterator">pred_iterator</a> <dfn class="local col9 decl" id="119PI" title='PI' data-type='MachineBasicBlock::pred_iterator' data-ref="119PI">PI</dfn> = <a class="local col8 ref" href="#118TopMBB" title='TopMBB' data-ref="118TopMBB">TopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="569">569</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PI != TopMBB-&gt;pred_end() &amp;&amp; &quot;Loop must have more than one incoming edge!&quot;) ? void (0) : __assert_fail (&quot;PI != TopMBB-&gt;pred_end() &amp;&amp; \&quot;Loop must have more than one incoming edge!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 570, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#119PI" title='PI' data-ref="119PI">PI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#118TopMBB" title='TopMBB' data-ref="118TopMBB">TopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>() &amp;&amp;</td></tr>
<tr><th id="570">570</th><td>         <q>"Loop must have more than one incoming edge!"</q>);</td></tr>
<tr><th id="571">571</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="120Backedge" title='Backedge' data-type='llvm::MachineBasicBlock *' data-ref="120Backedge">Backedge</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#119PI" title='PI' data-ref="119PI">PI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a>;</td></tr>
<tr><th id="572">572</th><td>  <b>if</b> (<a class="local col9 ref" href="#119PI" title='PI' data-ref="119PI">PI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="local col8 ref" href="#118TopMBB" title='TopMBB' data-ref="118TopMBB">TopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>())  <i>// dead loop?</i></td></tr>
<tr><th id="573">573</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="574">574</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="121Incoming" title='Incoming' data-type='llvm::MachineBasicBlock *' data-ref="121Incoming">Incoming</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#119PI" title='PI' data-ref="119PI">PI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a>;</td></tr>
<tr><th id="575">575</th><td>  <b>if</b> (<a class="local col9 ref" href="#119PI" title='PI' data-ref="119PI">PI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#118TopMBB" title='TopMBB' data-ref="118TopMBB">TopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>())  <i>// multiple backedges?</i></td></tr>
<tr><th id="576">576</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i>// Make sure there is one incoming and one backedge and determine which</i></td></tr>
<tr><th id="579">579</th><td><i>  // is which.</i></td></tr>
<tr><th id="580">580</th><td>  <b>if</b> (<a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col1 ref" href="#121Incoming" title='Incoming' data-ref="121Incoming">Incoming</a>)) {</td></tr>
<tr><th id="581">581</th><td>    <b>if</b> (<a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col0 ref" href="#120Backedge" title='Backedge' data-ref="120Backedge">Backedge</a>))</td></tr>
<tr><th id="582">582</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="583">583</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col1 ref" href="#121Incoming" title='Incoming' data-ref="121Incoming">Incoming</a></span>, <span class='refarg'><a class="local col0 ref" href="#120Backedge" title='Backedge' data-ref="120Backedge">Backedge</a></span>);</td></tr>
<tr><th id="584">584</th><td>  } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col0 ref" href="#120Backedge" title='Backedge' data-ref="120Backedge">Backedge</a>))</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <i>// Look for the cmp instruction to determine if we can get a useful trip</i></td></tr>
<tr><th id="588">588</th><td><i>  // count.  The trip count can be either a register or an immediate.  The</i></td></tr>
<tr><th id="589">589</th><td><i>  // location of the value depends upon the type (reg or imm).</i></td></tr>
<tr><th id="590">590</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="122ExitingBlock" title='ExitingBlock' data-type='llvm::MachineBasicBlock *' data-ref="122ExitingBlock">ExitingBlock</dfn> = <a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop20findLoopControlBlockEv" title='llvm::MachineLoop::findLoopControlBlock' data-ref="_ZN4llvm11MachineLoop20findLoopControlBlockEv">findLoopControlBlock</a>();</td></tr>
<tr><th id="591">591</th><td>  <b>if</b> (!<a class="local col2 ref" href="#122ExitingBlock" title='ExitingBlock' data-ref="122ExitingBlock">ExitingBlock</a>)</td></tr>
<tr><th id="592">592</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123IVReg" title='IVReg' data-type='unsigned int' data-ref="123IVReg">IVReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="595">595</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="124IVBump" title='IVBump' data-type='int64_t' data-ref="124IVBump">IVBump</dfn> = <var>0</var>;</td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="125IVOp" title='IVOp' data-type='llvm::MachineInstr *' data-ref="125IVOp">IVOp</dfn>;</td></tr>
<tr><th id="597">597</th><td>  <em>bool</em> <dfn class="local col6 decl" id="126FoundIV" title='FoundIV' data-type='bool' data-ref="126FoundIV">FoundIV</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE" title='(anonymous namespace)::HexagonHardwareLoops::findInductionRegister' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE">findInductionRegister</a>(<a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>, <span class='refarg'><a class="local col3 ref" href="#123IVReg" title='IVReg' data-ref="123IVReg">IVReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#124IVBump" title='IVBump' data-ref="124IVBump">IVBump</a></span>, <span class='refarg'><a class="local col5 ref" href="#125IVOp" title='IVOp' data-ref="125IVOp">IVOp</a></span>);</td></tr>
<tr><th id="598">598</th><td>  <b>if</b> (!<a class="local col6 ref" href="#126FoundIV" title='FoundIV' data-ref="126FoundIV">FoundIV</a>)</td></tr>
<tr><th id="599">599</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="127Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="127Preheader">Preheader</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MLI" title='(anonymous namespace)::HexagonHardwareLoops::MLI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb" title='llvm::MachineLoopInfo::findLoopPreheader' data-ref="_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb">findLoopPreheader</a>(<a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SpecPreheader" title='SpecPreheader' data-use='m' data-ref="SpecPreheader">SpecPreheader</a>);</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="128InitialValue" title='InitialValue' data-type='llvm::MachineOperand *' data-ref="128InitialValue">InitialValue</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="604">604</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="129IV_Phi" title='IV_Phi' data-type='llvm::MachineInstr *' data-ref="129IV_Phi">IV_Phi</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#123IVReg" title='IVReg' data-ref="123IVReg">IVReg</a>);</td></tr>
<tr><th id="605">605</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="130Latch" title='Latch' data-type='llvm::MachineBasicBlock *' data-ref="130Latch">Latch</dfn> = <a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>();</td></tr>
<tr><th id="606">606</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="131i" title='i' data-type='unsigned int' data-ref="131i">i</dfn> = <var>1</var>, <dfn class="local col2 decl" id="132n" title='n' data-type='unsigned int' data-ref="132n">n</dfn> = <a class="local col9 ref" href="#129IV_Phi" title='IV_Phi' data-ref="129IV_Phi">IV_Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a> &lt; <a class="local col2 ref" href="#132n" title='n' data-ref="132n">n</a>; <a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="607">607</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="133MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="133MBB">MBB</dfn> = <a class="local col9 ref" href="#129IV_Phi" title='IV_Phi' data-ref="129IV_Phi">IV_Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="608">608</th><td>    <b>if</b> (<a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a> == <a class="local col7 ref" href="#127Preheader" title='Preheader' data-ref="127Preheader">Preheader</a>)</td></tr>
<tr><th id="609">609</th><td>      <a class="local col8 ref" href="#128InitialValue" title='InitialValue' data-ref="128InitialValue">InitialValue</a> = &amp;<a class="local col9 ref" href="#129IV_Phi" title='IV_Phi' data-ref="129IV_Phi">IV_Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>);</td></tr>
<tr><th id="610">610</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a> == <a class="local col0 ref" href="#130Latch" title='Latch' data-ref="130Latch">Latch</a>)</td></tr>
<tr><th id="611">611</th><td>      <a class="local col3 ref" href="#123IVReg" title='IVReg' data-ref="123IVReg">IVReg</a> = <a class="local col9 ref" href="#129IV_Phi" title='IV_Phi' data-ref="129IV_Phi">IV_Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();  <i>// Want IV reg after bump.</i></td></tr>
<tr><th id="612">612</th><td>  }</td></tr>
<tr><th id="613">613</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128InitialValue" title='InitialValue' data-ref="128InitialValue">InitialValue</a>)</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="134Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="134Cond">Cond</dfn>;</td></tr>
<tr><th id="617">617</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="135TB" title='TB' data-type='llvm::MachineBasicBlock *' data-ref="135TB">TB</dfn> = <b>nullptr</b>, *<dfn class="local col6 decl" id="136FB" title='FB' data-type='llvm::MachineBasicBlock *' data-ref="136FB">FB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="618">618</th><td>  <em>bool</em> <dfn class="local col7 decl" id="137NotAnalyzed" title='NotAnalyzed' data-type='bool' data-ref="137NotAnalyzed">NotAnalyzed</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col2 ref" href="#122ExitingBlock" title='ExitingBlock' data-ref="122ExitingBlock">ExitingBlock</a></span>, <span class='refarg'><a class="local col5 ref" href="#135TB" title='TB' data-ref="135TB">TB</a></span>, <span class='refarg'><a class="local col6 ref" href="#136FB" title='FB' data-ref="136FB">FB</a></span>, <span class='refarg'><a class="local col4 ref" href="#134Cond" title='Cond' data-ref="134Cond">Cond</a></span>, <b>false</b>);</td></tr>
<tr><th id="619">619</th><td>  <b>if</b> (<a class="local col7 ref" href="#137NotAnalyzed" title='NotAnalyzed' data-ref="137NotAnalyzed">NotAnalyzed</a>)</td></tr>
<tr><th id="620">620</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="138Header" title='Header' data-type='llvm::MachineBasicBlock *' data-ref="138Header">Header</dfn> = <a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>();</td></tr>
<tr><th id="623">623</th><td>  <i>// TB must be non-null.  If FB is also non-null, one of them must be</i></td></tr>
<tr><th id="624">624</th><td><i>  // the header.  Otherwise, branch to TB could be exiting the loop, and</i></td></tr>
<tr><th id="625">625</th><td><i>  // the fall through can go to the header.</i></td></tr>
<tr><th id="626">626</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TB &amp;&amp; &quot;Exit block without a branch?&quot;) ? void (0) : __assert_fail (&quot;TB &amp;&amp; \&quot;Exit block without a branch?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 626, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col5 ref" href="#135TB" title='TB' data-ref="135TB">TB</a> &amp;&amp; <q>"Exit block without a branch?"</q>);</td></tr>
<tr><th id="627">627</th><td>  <b>if</b> (<a class="local col2 ref" href="#122ExitingBlock" title='ExitingBlock' data-ref="122ExitingBlock">ExitingBlock</a> != <a class="local col0 ref" href="#130Latch" title='Latch' data-ref="130Latch">Latch</a> &amp;&amp; (<a class="local col5 ref" href="#135TB" title='TB' data-ref="135TB">TB</a> == <a class="local col0 ref" href="#130Latch" title='Latch' data-ref="130Latch">Latch</a> || <a class="local col6 ref" href="#136FB" title='FB' data-ref="136FB">FB</a> == <a class="local col0 ref" href="#130Latch" title='Latch' data-ref="130Latch">Latch</a>)) {</td></tr>
<tr><th id="628">628</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="139LTB" title='LTB' data-type='llvm::MachineBasicBlock *' data-ref="139LTB">LTB</dfn> = <b>nullptr</b>, *<dfn class="local col0 decl" id="140LFB" title='LFB' data-type='llvm::MachineBasicBlock *' data-ref="140LFB">LFB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="629">629</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="141LCond" title='LCond' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="141LCond">LCond</dfn>;</td></tr>
<tr><th id="630">630</th><td>    <em>bool</em> <dfn class="local col2 decl" id="142NotAnalyzed" title='NotAnalyzed' data-type='bool' data-ref="142NotAnalyzed">NotAnalyzed</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col0 ref" href="#130Latch" title='Latch' data-ref="130Latch">Latch</a></span>, <span class='refarg'><a class="local col9 ref" href="#139LTB" title='LTB' data-ref="139LTB">LTB</a></span>, <span class='refarg'><a class="local col0 ref" href="#140LFB" title='LFB' data-ref="140LFB">LFB</a></span>, <span class='refarg'><a class="local col1 ref" href="#141LCond" title='LCond' data-ref="141LCond">LCond</a></span>, <b>false</b>);</td></tr>
<tr><th id="631">631</th><td>    <b>if</b> (<a class="local col2 ref" href="#142NotAnalyzed" title='NotAnalyzed' data-ref="142NotAnalyzed">NotAnalyzed</a>)</td></tr>
<tr><th id="632">632</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="633">633</th><td>    <b>if</b> (<a class="local col5 ref" href="#135TB" title='TB' data-ref="135TB">TB</a> == <a class="local col0 ref" href="#130Latch" title='Latch' data-ref="130Latch">Latch</a>)</td></tr>
<tr><th id="634">634</th><td>      <a class="local col5 ref" href="#135TB" title='TB' data-ref="135TB">TB</a> = (<a class="local col9 ref" href="#139LTB" title='LTB' data-ref="139LTB">LTB</a> == <a class="local col8 ref" href="#138Header" title='Header' data-ref="138Header">Header</a>) ? <a class="local col9 ref" href="#139LTB" title='LTB' data-ref="139LTB">LTB</a> : <a class="local col0 ref" href="#140LFB" title='LFB' data-ref="140LFB">LFB</a>;</td></tr>
<tr><th id="635">635</th><td>    <b>else</b></td></tr>
<tr><th id="636">636</th><td>      <a class="local col6 ref" href="#136FB" title='FB' data-ref="136FB">FB</a> = (<a class="local col9 ref" href="#139LTB" title='LTB' data-ref="139LTB">LTB</a> == <a class="local col8 ref" href="#138Header" title='Header' data-ref="138Header">Header</a>) ? <a class="local col9 ref" href="#139LTB" title='LTB' data-ref="139LTB">LTB</a>: <a class="local col0 ref" href="#140LFB" title='LFB' data-ref="140LFB">LFB</a>;</td></tr>
<tr><th id="637">637</th><td>  }</td></tr>
<tr><th id="638">638</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!FB || TB == Header || FB == Header) &amp;&amp; &quot;Branches not to header?&quot;) ? void (0) : __assert_fail (&quot;(!FB || TB == Header || FB == Header) &amp;&amp; \&quot;Branches not to header?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 638, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> ((!<a class="local col6 ref" href="#136FB" title='FB' data-ref="136FB">FB</a> || <a class="local col5 ref" href="#135TB" title='TB' data-ref="135TB">TB</a> == <a class="local col8 ref" href="#138Header" title='Header' data-ref="138Header">Header</a> || <a class="local col6 ref" href="#136FB" title='FB' data-ref="136FB">FB</a> == <a class="local col8 ref" href="#138Header" title='Header' data-ref="138Header">Header</a>) &amp;&amp; <q>"Branches not to header?"</q>);</td></tr>
<tr><th id="639">639</th><td>  <b>if</b> (!<a class="local col5 ref" href="#135TB" title='TB' data-ref="135TB">TB</a> || (<a class="local col6 ref" href="#136FB" title='FB' data-ref="136FB">FB</a> &amp;&amp; <a class="local col5 ref" href="#135TB" title='TB' data-ref="135TB">TB</a> != <a class="local col8 ref" href="#138Header" title='Header' data-ref="138Header">Header</a> &amp;&amp; <a class="local col6 ref" href="#136FB" title='FB' data-ref="136FB">FB</a> != <a class="local col8 ref" href="#138Header" title='Header' data-ref="138Header">Header</a>))</td></tr>
<tr><th id="640">640</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <i>// Branches of form "if (!P) ..." cause HexagonInstrInfo::AnalyzeBranch</i></td></tr>
<tr><th id="643">643</th><td><i>  // to put imm(0), followed by P in the vector Cond.</i></td></tr>
<tr><th id="644">644</th><td><i>  // If TB is not the header, it means that the "not-taken" path must lead</i></td></tr>
<tr><th id="645">645</th><td><i>  // to the header.</i></td></tr>
<tr><th id="646">646</th><td>  <em>bool</em> <dfn class="local col3 decl" id="143Negated" title='Negated' data-type='bool' data-ref="143Negated">Negated</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::predOpcodeHasNot' data-ref="_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE">predOpcodeHasNot</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#134Cond" title='Cond' data-ref="134Cond">Cond</a>) ^ (<a class="local col5 ref" href="#135TB" title='TB' data-ref="135TB">TB</a> != <a class="local col8 ref" href="#138Header" title='Header' data-ref="138Header">Header</a>);</td></tr>
<tr><th id="647">647</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="144PredReg" title='PredReg' data-type='unsigned int' data-ref="144PredReg">PredReg</dfn>, <dfn class="local col5 decl" id="145PredPos" title='PredPos' data-type='unsigned int' data-ref="145PredPos">PredPos</dfn>, <dfn class="local col6 decl" id="146PredRegFlags" title='PredRegFlags' data-type='unsigned int' data-ref="146PredRegFlags">PredRegFlags</dfn>;</td></tr>
<tr><th id="648">648</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_" title='llvm::HexagonInstrInfo::getPredReg' data-ref="_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_">getPredReg</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#134Cond" title='Cond' data-ref="134Cond">Cond</a>, <span class='refarg'><a class="local col4 ref" href="#144PredReg" title='PredReg' data-ref="144PredReg">PredReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#145PredPos" title='PredPos' data-ref="145PredPos">PredPos</a></span>, <span class='refarg'><a class="local col6 ref" href="#146PredRegFlags" title='PredRegFlags' data-ref="146PredRegFlags">PredRegFlags</a></span>))</td></tr>
<tr><th id="649">649</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="650">650</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="147CondI" title='CondI' data-type='llvm::MachineInstr *' data-ref="147CondI">CondI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#144PredReg" title='PredReg' data-ref="144PredReg">PredReg</a>);</td></tr>
<tr><th id="651">651</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148CondOpc" title='CondOpc' data-type='unsigned int' data-ref="148CondOpc">CondOpc</dfn> = <a class="local col7 ref" href="#147CondI" title='CondI' data-ref="147CondI">CondI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149CmpReg1" title='CmpReg1' data-type='unsigned int' data-ref="149CmpReg1">CmpReg1</dfn> = <var>0</var>, <dfn class="local col0 decl" id="150CmpReg2" title='CmpReg2' data-type='unsigned int' data-ref="150CmpReg2">CmpReg2</dfn> = <var>0</var>;</td></tr>
<tr><th id="654">654</th><td>  <em>int</em> <dfn class="local col1 decl" id="151Mask" title='Mask' data-type='int' data-ref="151Mask">Mask</dfn> = <var>0</var>, <dfn class="local col2 decl" id="152ImmValue" title='ImmValue' data-type='int' data-ref="152ImmValue">ImmValue</dfn> = <var>0</var>;</td></tr>
<tr><th id="655">655</th><td>  <em>bool</em> <dfn class="local col3 decl" id="153AnalyzedCmp" title='AnalyzedCmp' data-type='bool' data-ref="153AnalyzedCmp">AnalyzedCmp</dfn> =</td></tr>
<tr><th id="656">656</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::HexagonInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</a>(*<a class="local col7 ref" href="#147CondI" title='CondI' data-ref="147CondI">CondI</a>, <span class='refarg'><a class="local col9 ref" href="#149CmpReg1" title='CmpReg1' data-ref="149CmpReg1">CmpReg1</a></span>, <span class='refarg'><a class="local col0 ref" href="#150CmpReg2" title='CmpReg2' data-ref="150CmpReg2">CmpReg2</a></span>, <span class='refarg'><a class="local col1 ref" href="#151Mask" title='Mask' data-ref="151Mask">Mask</a></span>, <span class='refarg'><a class="local col2 ref" href="#152ImmValue" title='ImmValue' data-ref="152ImmValue">ImmValue</a></span>);</td></tr>
<tr><th id="657">657</th><td>  <b>if</b> (!<a class="local col3 ref" href="#153AnalyzedCmp" title='AnalyzedCmp' data-ref="153AnalyzedCmp">AnalyzedCmp</a>)</td></tr>
<tr><th id="658">658</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>  <i>// The comparison operator type determines how we compute the loop</i></td></tr>
<tr><th id="661">661</th><td><i>  // trip count.</i></td></tr>
<tr><th id="662">662</th><td>  <a class="local col7 ref" href="#117OldInsts" title='OldInsts' data-ref="117OldInsts">OldInsts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#147CondI" title='CondI' data-ref="147CondI">CondI</a>);</td></tr>
<tr><th id="663">663</th><td>  <a class="local col7 ref" href="#117OldInsts" title='OldInsts' data-ref="117OldInsts">OldInsts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#125IVOp" title='IVOp' data-ref="125IVOp">IVOp</a>);</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <i>// Sadly, the following code gets information based on the position</i></td></tr>
<tr><th id="666">666</th><td><i>  // of the operands in the compare instruction.  This has to be done</i></td></tr>
<tr><th id="667">667</th><td><i>  // this way, because the comparisons check for a specific relationship</i></td></tr>
<tr><th id="668">668</th><td><i>  // between the operands (e.g. is-less-than), rather than to find out</i></td></tr>
<tr><th id="669">669</th><td><i>  // what relationship the operands are in (as on PPC).</i></td></tr>
<tr><th id="670">670</th><td>  <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col4 decl" id="154Cmp" title='Cmp' data-type='Comparison::Kind' data-ref="154Cmp">Cmp</dfn>;</td></tr>
<tr><th id="671">671</th><td>  <em>bool</em> <dfn class="local col5 decl" id="155isSwapped" title='isSwapped' data-type='bool' data-ref="155isSwapped">isSwapped</dfn> = <b>false</b>;</td></tr>
<tr><th id="672">672</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="156Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="156Op1">Op1</dfn> = <a class="local col7 ref" href="#147CondI" title='CondI' data-ref="147CondI">CondI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="673">673</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="157Op2" title='Op2' data-type='const llvm::MachineOperand &amp;' data-ref="157Op2">Op2</dfn> = <a class="local col7 ref" href="#147CondI" title='CondI' data-ref="147CondI">CondI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="674">674</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="158EndValue" title='EndValue' data-type='const llvm::MachineOperand *' data-ref="158EndValue">EndValue</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <b>if</b> (<a class="local col6 ref" href="#156Op1" title='Op1' data-ref="156Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="677">677</th><td>    <b>if</b> (<a class="local col7 ref" href="#157Op2" title='Op2' data-ref="157Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col6 ref" href="#156Op1" title='Op1' data-ref="156Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#123IVReg" title='IVReg' data-ref="123IVReg">IVReg</a>)</td></tr>
<tr><th id="678">678</th><td>      <a class="local col8 ref" href="#158EndValue" title='EndValue' data-ref="158EndValue">EndValue</a> = &amp;<a class="local col7 ref" href="#157Op2" title='Op2' data-ref="157Op2">Op2</a>;</td></tr>
<tr><th id="679">679</th><td>    <b>else</b> {</td></tr>
<tr><th id="680">680</th><td>      <a class="local col8 ref" href="#158EndValue" title='EndValue' data-ref="158EndValue">EndValue</a> = &amp;<a class="local col6 ref" href="#156Op1" title='Op1' data-ref="156Op1">Op1</a>;</td></tr>
<tr><th id="681">681</th><td>      <a class="local col5 ref" href="#155isSwapped" title='isSwapped' data-ref="155isSwapped">isSwapped</a> = <b>true</b>;</td></tr>
<tr><th id="682">682</th><td>    }</td></tr>
<tr><th id="683">683</th><td>  }</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <b>if</b> (!<a class="local col8 ref" href="#158EndValue" title='EndValue' data-ref="158EndValue">EndValue</a>)</td></tr>
<tr><th id="686">686</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <a class="local col4 ref" href="#154Cmp" title='Cmp' data-ref="154Cmp">Cmp</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l" title='(anonymous namespace)::HexagonHardwareLoops::getComparisonKind' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l">getComparisonKind</a>(<a class="local col8 ref" href="#148CondOpc" title='CondOpc' data-ref="148CondOpc">CondOpc</a>, <a class="local col8 ref" href="#128InitialValue" title='InitialValue' data-ref="128InitialValue">InitialValue</a>, <a class="local col8 ref" href="#158EndValue" title='EndValue' data-ref="158EndValue">EndValue</a>, <a class="local col4 ref" href="#124IVBump" title='IVBump' data-ref="124IVBump">IVBump</a>);</td></tr>
<tr><th id="689">689</th><td>  <b>if</b> (!<a class="local col4 ref" href="#154Cmp" title='Cmp' data-ref="154Cmp">Cmp</a>)</td></tr>
<tr><th id="690">690</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="691">691</th><td>  <b>if</b> (<a class="local col3 ref" href="#143Negated" title='Negated' data-ref="143Negated">Negated</a>)</td></tr>
<tr><th id="692">692</th><td>    <a class="local col4 ref" href="#154Cmp" title='Cmp' data-ref="154Cmp">Cmp</a> = <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getNegatedComparisonENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::getNegatedComparison' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getNegatedComparisonENS1_4KindE">getNegatedComparison</a>(<a class="local col4 ref" href="#154Cmp" title='Cmp' data-ref="154Cmp">Cmp</a>);</td></tr>
<tr><th id="693">693</th><td>  <b>if</b> (<a class="local col5 ref" href="#155isSwapped" title='isSwapped' data-ref="155isSwapped">isSwapped</a>)</td></tr>
<tr><th id="694">694</th><td>    <a class="local col4 ref" href="#154Cmp" title='Cmp' data-ref="154Cmp">Cmp</a> = <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getSwappedComparisonENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::getSwappedComparison' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getSwappedComparisonENS1_4KindE">getSwappedComparison</a>(<a class="local col4 ref" href="#154Cmp" title='Cmp' data-ref="154Cmp">Cmp</a>);</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <b>if</b> (<a class="local col8 ref" href="#128InitialValue" title='InitialValue' data-ref="128InitialValue">InitialValue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="697">697</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="159R" title='R' data-type='unsigned int' data-ref="159R">R</dfn> = <a class="local col8 ref" href="#128InitialValue" title='InitialValue' data-ref="128InitialValue">InitialValue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="698">698</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="160DefBB" title='DefBB' data-type='llvm::MachineBasicBlock *' data-ref="160DefBB">DefBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#159R" title='R' data-ref="159R">R</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="699">699</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::properlyDominates' data-ref="_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_">properlyDominates</a>(<a class="local col0 ref" href="#160DefBB" title='DefBB' data-ref="160DefBB">DefBB</a>, <a class="local col8 ref" href="#138Header" title='Header' data-ref="138Header">Header</a>)) {</td></tr>
<tr><th id="700">700</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="161V" title='V' data-type='int64_t' data-ref="161V">V</dfn>;</td></tr>
<tr><th id="701">701</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(*<a class="local col8 ref" href="#128InitialValue" title='InitialValue' data-ref="128InitialValue">InitialValue</a>, <span class='refarg'><a class="local col1 ref" href="#161V" title='V' data-ref="161V">V</a></span>))</td></tr>
<tr><th id="702">702</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="703">703</th><td>    }</td></tr>
<tr><th id="704">704</th><td>    <a class="local col7 ref" href="#117OldInsts" title='OldInsts' data-ref="117OldInsts">OldInsts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#159R" title='R' data-ref="159R">R</a>));</td></tr>
<tr><th id="705">705</th><td>  }</td></tr>
<tr><th id="706">706</th><td>  <b>if</b> (<a class="local col8 ref" href="#158EndValue" title='EndValue' data-ref="158EndValue">EndValue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="707">707</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="162R" title='R' data-type='unsigned int' data-ref="162R">R</dfn> = <a class="local col8 ref" href="#158EndValue" title='EndValue' data-ref="158EndValue">EndValue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="708">708</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="163DefBB" title='DefBB' data-type='llvm::MachineBasicBlock *' data-ref="163DefBB">DefBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#162R" title='R' data-ref="162R">R</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="709">709</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::properlyDominates' data-ref="_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_">properlyDominates</a>(<a class="local col3 ref" href="#163DefBB" title='DefBB' data-ref="163DefBB">DefBB</a>, <a class="local col8 ref" href="#138Header" title='Header' data-ref="138Header">Header</a>)) {</td></tr>
<tr><th id="710">710</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="164V" title='V' data-type='int64_t' data-ref="164V">V</dfn>;</td></tr>
<tr><th id="711">711</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(*<a class="local col8 ref" href="#158EndValue" title='EndValue' data-ref="158EndValue">EndValue</a>, <span class='refarg'><a class="local col4 ref" href="#164V" title='V' data-ref="164V">V</a></span>))</td></tr>
<tr><th id="712">712</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="713">713</th><td>    }</td></tr>
<tr><th id="714">714</th><td>    <a class="local col7 ref" href="#117OldInsts" title='OldInsts' data-ref="117OldInsts">OldInsts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#162R" title='R' data-ref="162R">R</a>));</td></tr>
<tr><th id="715">715</th><td>  }</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE" title='(anonymous namespace)::HexagonHardwareLoops::computeCount' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">computeCount</a>(<a class="local col6 ref" href="#116L" title='L' data-ref="116L">L</a>, <a class="local col8 ref" href="#128InitialValue" title='InitialValue' data-ref="128InitialValue">InitialValue</a>, <a class="local col8 ref" href="#158EndValue" title='EndValue' data-ref="158EndValue">EndValue</a>, <a class="local col3 ref" href="#123IVReg" title='IVReg' data-ref="123IVReg">IVReg</a>, <a class="local col4 ref" href="#124IVBump" title='IVBump' data-ref="124IVBump">IVBump</a>, <a class="local col4 ref" href="#154Cmp" title='Cmp' data-ref="154Cmp">Cmp</a>);</td></tr>
<tr><th id="718">718</th><td>}</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">/// Helper function that returns the expression that represents the</i></td></tr>
<tr><th id="721">721</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">/// number of times a loop iterates.  The function takes the operands that</i></td></tr>
<tr><th id="722">722</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">/// represent the loop start value, loop end value, and induction value.</i></td></tr>
<tr><th id="723">723</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">/// Based upon these operands, the function attempts to compute the trip count.</i></td></tr>
<tr><th id="724">724</th><td><a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a> *<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE" title='(anonymous namespace)::HexagonHardwareLoops::computeCount' data-type='(anonymous namespace)::CountValue * (anonymous namespace)::HexagonHardwareLoops::computeCount(llvm::MachineLoop * Loop, const llvm::MachineOperand * Start, const llvm::MachineOperand * End, unsigned int IVReg, int64_t IVBump, Comparison::Kind Cmp) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE">computeCount</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col5 decl" id="165Loop" title='Loop' data-type='llvm::MachineLoop *' data-ref="165Loop">Loop</dfn>,</td></tr>
<tr><th id="725">725</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="166Start" title='Start' data-type='const llvm::MachineOperand *' data-ref="166Start">Start</dfn>,</td></tr>
<tr><th id="726">726</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="167End" title='End' data-type='const llvm::MachineOperand *' data-ref="167End">End</dfn>,</td></tr>
<tr><th id="727">727</th><td>                                               <em>unsigned</em> <dfn class="local col8 decl" id="168IVReg" title='IVReg' data-type='unsigned int' data-ref="168IVReg">IVReg</dfn>,</td></tr>
<tr><th id="728">728</th><td>                                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="169IVBump" title='IVBump' data-type='int64_t' data-ref="169IVBump">IVBump</dfn>,</td></tr>
<tr><th id="729">729</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col0 decl" id="170Cmp" title='Cmp' data-type='Comparison::Kind' data-ref="170Cmp">Cmp</dfn>) <em>const</em> {</td></tr>
<tr><th id="730">730</th><td>  <i>// Cannot handle comparison EQ, i.e. while (A == B).</i></td></tr>
<tr><th id="731">731</th><td>  <b>if</b> (<a class="local col0 ref" href="#170Cmp" title='Cmp' data-ref="170Cmp">Cmp</a> == <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</a>)</td></tr>
<tr><th id="732">732</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <i>// Check if either the start or end values are an assignment of an immediate.</i></td></tr>
<tr><th id="735">735</th><td><i>  // If so, use the immediate value rather than the register.</i></td></tr>
<tr><th id="736">736</th><td>  <b>if</b> (<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="737">737</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="171StartValInstr" title='StartValInstr' data-type='const llvm::MachineInstr *' data-ref="171StartValInstr">StartValInstr</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="738">738</th><td>    <b>if</b> (StartValInstr &amp;&amp; (StartValInstr-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span> ||</td></tr>
<tr><th id="739">739</th><td>                          StartValInstr-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>))</td></tr>
<tr><th id="740">740</th><td>      <a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a> = &amp;<a class="local col1 ref" href="#171StartValInstr" title='StartValInstr' data-ref="171StartValInstr">StartValInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="741">741</th><td>  }</td></tr>
<tr><th id="742">742</th><td>  <b>if</b> (<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="743">743</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="172EndValInstr" title='EndValInstr' data-type='const llvm::MachineInstr *' data-ref="172EndValInstr">EndValInstr</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="744">744</th><td>    <b>if</b> (EndValInstr &amp;&amp; (EndValInstr-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span> ||</td></tr>
<tr><th id="745">745</th><td>                        EndValInstr-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>))</td></tr>
<tr><th id="746">746</th><td>      <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a> = &amp;<a class="local col2 ref" href="#172EndValInstr" title='EndValInstr' data-ref="172EndValInstr">EndValInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="747">747</th><td>  }</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (!<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="750">750</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="751">751</th><td>  <b>if</b> (!<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="752">752</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <em>bool</em> <dfn class="local col3 decl" id="173CmpLess" title='CmpLess' data-type='bool' data-ref="173CmpLess">CmpLess</dfn> =     <a class="local col0 ref" href="#170Cmp" title='Cmp' data-ref="170Cmp">Cmp</a> &amp; <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::L' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::L">L</a>;</td></tr>
<tr><th id="755">755</th><td>  <em>bool</em> <dfn class="local col4 decl" id="174CmpGreater" title='CmpGreater' data-type='bool' data-ref="174CmpGreater">CmpGreater</dfn> =  <a class="local col0 ref" href="#170Cmp" title='Cmp' data-ref="170Cmp">Cmp</a> &amp; <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>;</td></tr>
<tr><th id="756">756</th><td>  <em>bool</em> <dfn class="local col5 decl" id="175CmpHasEqual" title='CmpHasEqual' data-type='bool' data-ref="175CmpHasEqual">CmpHasEqual</dfn> = <a class="local col0 ref" href="#170Cmp" title='Cmp' data-ref="170Cmp">Cmp</a> &amp; <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::EQ' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::EQ">EQ</a>;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <i>// Avoid certain wrap-arounds.  This doesn't detect all wrap-arounds.</i></td></tr>
<tr><th id="759">759</th><td>  <b>if</b> (<a class="local col3 ref" href="#173CmpLess" title='CmpLess' data-ref="173CmpLess">CmpLess</a> &amp;&amp; <a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a> &lt; <var>0</var>)</td></tr>
<tr><th id="760">760</th><td>    <i>// Loop going while iv is "less" with the iv value going down.  Must wrap.</i></td></tr>
<tr><th id="761">761</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <b>if</b> (<a class="local col4 ref" href="#174CmpGreater" title='CmpGreater' data-ref="174CmpGreater">CmpGreater</a> &amp;&amp; <a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a> &gt; <var>0</var>)</td></tr>
<tr><th id="764">764</th><td>    <i>// Loop going while iv is "greater" with the iv value going up.  Must wrap.</i></td></tr>
<tr><th id="765">765</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <i>// Phis that may feed into the loop.</i></td></tr>
<tr><th id="768">768</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap" title='(anonymous namespace)::HexagonHardwareLoops::LoopFeederMap' data-type='std::map&lt;unsigned int, MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap">LoopFeederMap</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col6 decl" id="176LoopFeederPhi" title='LoopFeederPhi' data-type='LoopFeederMap' data-ref="176LoopFeederPhi">LoopFeederPhi</dfn>;</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <i>// Check if the initial value may be zero and can be decremented in the first</i></td></tr>
<tr><th id="771">771</th><td><i>  // iteration. If the value is zero, the endloop instruction will not decrement</i></td></tr>
<tr><th id="772">772</th><td><i>  // the loop counter, so we shouldn't generate a hardware loop in this case.</i></td></tr>
<tr><th id="773">773</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881" title='(anonymous namespace)::HexagonHardwareLoops::loopCountMayWrapOrUnderFlow' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">loopCountMayWrapOrUnderFlow</a>(<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>, <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>, <a class="local col5 ref" href="#165Loop" title='Loop' data-ref="165Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase16getLoopPreheaderEv" title='llvm::LoopBase::getLoopPreheader' data-ref="_ZNK4llvm8LoopBase16getLoopPreheaderEv">getLoopPreheader</a>(), <a class="local col5 ref" href="#165Loop" title='Loop' data-ref="165Loop">Loop</a>,</td></tr>
<tr><th id="774">774</th><td>                                  <span class='refarg'><a class="local col6 ref" href="#176LoopFeederPhi" title='LoopFeederPhi' data-ref="176LoopFeederPhi">LoopFeederPhi</a></span>))</td></tr>
<tr><th id="775">775</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <b>if</b> (<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="778">778</th><td>    <i>// Both, start and end are immediates.</i></td></tr>
<tr><th id="779">779</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="177StartV" title='StartV' data-type='int64_t' data-ref="177StartV">StartV</dfn> = <a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="780">780</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="178EndV" title='EndV' data-type='int64_t' data-ref="178EndV">EndV</dfn> = <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="781">781</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="179Dist" title='Dist' data-type='int64_t' data-ref="179Dist">Dist</dfn> = <a class="local col8 ref" href="#178EndV" title='EndV' data-ref="178EndV">EndV</a> - <a class="local col7 ref" href="#177StartV" title='StartV' data-ref="177StartV">StartV</a>;</td></tr>
<tr><th id="782">782</th><td>    <b>if</b> (<a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a> == <var>0</var>)</td></tr>
<tr><th id="783">783</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>    <em>bool</em> <dfn class="local col0 decl" id="180Exact" title='Exact' data-type='bool' data-ref="180Exact">Exact</dfn> = (<a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a> % <a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a>) == <var>0</var>;</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>    <b>if</b> (<a class="local col0 ref" href="#170Cmp" title='Cmp' data-ref="170Cmp">Cmp</a> == <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::NE' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE">NE</a>) {</td></tr>
<tr><th id="788">788</th><td>      <b>if</b> (!<a class="local col0 ref" href="#180Exact" title='Exact' data-ref="180Exact">Exact</a>)</td></tr>
<tr><th id="789">789</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="790">790</th><td>      <b>if</b> ((<a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a> &lt; <var>0</var>) ^ (<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a> &lt; <var>0</var>))</td></tr>
<tr><th id="791">791</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="792">792</th><td>    }</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>    <i>// For comparisons that include the final value (i.e. include equality</i></td></tr>
<tr><th id="795">795</th><td><i>    // with the final value), we need to increase the distance by 1.</i></td></tr>
<tr><th id="796">796</th><td>    <b>if</b> (<a class="local col5 ref" href="#175CmpHasEqual" title='CmpHasEqual' data-ref="175CmpHasEqual">CmpHasEqual</a>)</td></tr>
<tr><th id="797">797</th><td>      <a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a> = <a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a> &gt; <var>0</var> ? <a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a>+<var>1</var> : <a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a>-<var>1</var>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>    <i>// For the loop to iterate, CmpLess should imply Dist &gt; 0.  Similarly,</i></td></tr>
<tr><th id="800">800</th><td><i>    // CmpGreater should imply Dist &lt; 0.  These conditions could actually</i></td></tr>
<tr><th id="801">801</th><td><i>    // fail, for example, in unreachable code (which may still appear to be</i></td></tr>
<tr><th id="802">802</th><td><i>    // reachable in the CFG).</i></td></tr>
<tr><th id="803">803</th><td>    <b>if</b> ((<a class="local col3 ref" href="#173CmpLess" title='CmpLess' data-ref="173CmpLess">CmpLess</a> &amp;&amp; <a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a> &lt; <var>0</var>) || (<a class="local col4 ref" href="#174CmpGreater" title='CmpGreater' data-ref="174CmpGreater">CmpGreater</a> &amp;&amp; <a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a> &gt; <var>0</var>))</td></tr>
<tr><th id="804">804</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>    <i>// "Normalized" distance, i.e. with the bump set to +-1.</i></td></tr>
<tr><th id="807">807</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="181Dist1" title='Dist1' data-type='int64_t' data-ref="181Dist1">Dist1</dfn> = (<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a> &gt; <var>0</var>) ? (<a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a> +  (<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a> - <var>1</var>)) / <a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a></td></tr>
<tr><th id="808">808</th><td>                                 : (-<a class="local col9 ref" href="#179Dist" title='Dist' data-ref="179Dist">Dist</a> + (-<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a> - <var>1</var>)) / (-<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a>);</td></tr>
<tr><th id="809">809</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Dist1 &gt; 0 &amp;&amp; &quot;Fishy thing.  Both operands have the same sign.&quot;) ? void (0) : __assert_fail (&quot;Dist1 &gt; 0 &amp;&amp; \&quot;Fishy thing.  Both operands have the same sign.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 809, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col1 ref" href="#181Dist1" title='Dist1' data-ref="181Dist1">Dist1</a> &gt; <var>0</var> &amp;&amp; <q>"Fishy thing.  Both operands have the same sign."</q>);</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="182Count" title='Count' data-type='uint64_t' data-ref="182Count">Count</dfn> = <a class="local col1 ref" href="#181Dist1" title='Dist1' data-ref="181Dist1">Dist1</a>;</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>    <b>if</b> (<a class="local col2 ref" href="#182Count" title='Count' data-ref="182Count">Count</a> &gt; <var>0xFFFFFFFFULL</var>)</td></tr>
<tr><th id="814">814</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>    <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a><a class="tu ref" href="#_ZN12_GLOBAL__N_110CountValueC1ENS0_14CountValueTypeEjj" title='(anonymous namespace)::CountValue::CountValue' data-use='c' data-ref="_ZN12_GLOBAL__N_110CountValueC1ENS0_14CountValueTypeEjj">(</a><a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a>::<a class="tu enum" href="#(anonymousnamespace)::CountValue::CountValueType::CV_Immediate" title='(anonymous namespace)::CountValue::CountValueType::CV_Immediate' data-use='r' data-ref="(anonymousnamespace)::CountValue::CountValueType::CV_Immediate">CV_Immediate</a>, <a class="local col2 ref" href="#182Count" title='Count' data-ref="182Count">Count</a>);</td></tr>
<tr><th id="817">817</th><td>  }</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>  <i>// A general case: Start and End are some values, but the actual</i></td></tr>
<tr><th id="820">820</th><td><i>  // iteration count may not be available.  If it is not, insert</i></td></tr>
<tr><th id="821">821</th><td><i>  // a computation of it into the preheader.</i></td></tr>
<tr><th id="822">822</th><td><i></i></td></tr>
<tr><th id="823">823</th><td><i>  // If the induction variable bump is not a power of 2, quit.</i></td></tr>
<tr><th id="824">824</th><td><i>  // Othwerise we'd need a general integer division.</i></td></tr>
<tr><th id="825">825</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_64Em" title='llvm::isPowerOf2_64' data-ref="_ZN4llvm13isPowerOf2_64Em">isPowerOf2_64</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/std_abs.h.html#_ZSt3absl" title='std::abs' data-ref="_ZSt3absl">abs</a>(<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a>)))</td></tr>
<tr><th id="826">826</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="183PH" title='PH' data-type='llvm::MachineBasicBlock *' data-ref="183PH">PH</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MLI" title='(anonymous namespace)::HexagonHardwareLoops::MLI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb" title='llvm::MachineLoopInfo::findLoopPreheader' data-ref="_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb">findLoopPreheader</a>(<a class="local col5 ref" href="#165Loop" title='Loop' data-ref="165Loop">Loop</a>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SpecPreheader" title='SpecPreheader' data-use='m' data-ref="SpecPreheader">SpecPreheader</a>);</td></tr>
<tr><th id="829">829</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PH &amp;&amp; &quot;Should have a preheader by now&quot;) ? void (0) : __assert_fail (&quot;PH &amp;&amp; \&quot;Should have a preheader by now\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 829, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col3 ref" href="#183PH" title='PH' data-ref="183PH">PH</a> &amp;&amp; <q>"Should have a preheader by now"</q>);</td></tr>
<tr><th id="830">830</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="184InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="184InsertPos">InsertPos</dfn> = <a class="local col3 ref" href="#183PH" title='PH' data-ref="183PH">PH</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="831">831</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="185DL" title='DL' data-type='llvm::DebugLoc' data-ref="185DL">DL</dfn>;</td></tr>
<tr><th id="832">832</th><td>  <b>if</b> (<a class="local col4 ref" href="#184InsertPos" title='InsertPos' data-ref="184InsertPos">InsertPos</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#183PH" title='PH' data-ref="183PH">PH</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="833">833</th><td>    <a class="local col5 ref" href="#185DL" title='DL' data-ref="185DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col4 ref" href="#184InsertPos" title='InsertPos' data-ref="184InsertPos">InsertPos</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <i>// If Start is an immediate and End is a register, the trip count</i></td></tr>
<tr><th id="836">836</th><td><i>  // will be "reg - imm".  Hexagon's "subtract immediate" instruction</i></td></tr>
<tr><th id="837">837</th><td><i>  // is actually "reg + -imm".</i></td></tr>
<tr><th id="838">838</th><td><i></i></td></tr>
<tr><th id="839">839</th><td><i>  // If the loop IV is going downwards, i.e. if the bump is negative,</i></td></tr>
<tr><th id="840">840</th><td><i>  // then the iteration count (computed as End-Start) will need to be</i></td></tr>
<tr><th id="841">841</th><td><i>  // negated.  To avoid the negation, just swap Start and End.</i></td></tr>
<tr><th id="842">842</th><td>  <b>if</b> (<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="843">843</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a></span>, <span class='refarg'><a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a></span>);</td></tr>
<tr><th id="844">844</th><td>    <a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a> = -<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a>;</td></tr>
<tr><th id="845">845</th><td>  }</td></tr>
<tr><th id="846">846</th><td>  <i>// Cmp may now have a wrong direction, e.g.  LEs may now be GEs.</i></td></tr>
<tr><th id="847">847</th><td><i>  // Signedness, and "including equality" are preserved.</i></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <em>bool</em> <dfn class="local col6 decl" id="186RegToImm" title='RegToImm' data-type='bool' data-ref="186RegToImm">RegToImm</dfn> = <a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>(); <i>// for (reg..imm)</i></td></tr>
<tr><th id="850">850</th><td>  <em>bool</em> <dfn class="local col7 decl" id="187RegToReg" title='RegToReg' data-type='bool' data-ref="187RegToReg">RegToReg</dfn> = <a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>(); <i>// for (reg..reg)</i></td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="188StartV" title='StartV' data-type='int64_t' data-ref="188StartV">StartV</dfn> = <var>0</var>, <dfn class="local col9 decl" id="189EndV" title='EndV' data-type='int64_t' data-ref="189EndV">EndV</dfn> = <var>0</var>;</td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="854">854</th><td>    <a class="local col8 ref" href="#188StartV" title='StartV' data-ref="188StartV">StartV</a> = <a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="855">855</th><td>  <b>if</b> (<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="856">856</th><td>    <a class="local col9 ref" href="#189EndV" title='EndV' data-ref="189EndV">EndV</a> = <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="190AdjV" title='AdjV' data-type='int64_t' data-ref="190AdjV">AdjV</dfn> = <var>0</var>;</td></tr>
<tr><th id="859">859</th><td>  <i>// To compute the iteration count, we would need this computation:</i></td></tr>
<tr><th id="860">860</th><td><i>  //   Count = (End - Start + (IVBump-1)) / IVBump</i></td></tr>
<tr><th id="861">861</th><td><i>  // or, when CmpHasEqual:</i></td></tr>
<tr><th id="862">862</th><td><i>  //   Count = (End - Start + (IVBump-1)+1) / IVBump</i></td></tr>
<tr><th id="863">863</th><td><i>  // The "IVBump-1" part is the adjustment (AdjV).  We can avoid</i></td></tr>
<tr><th id="864">864</th><td><i>  // generating an instruction specifically to add it if we can adjust</i></td></tr>
<tr><th id="865">865</th><td><i>  // the immediate values for Start or End.</i></td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <b>if</b> (<a class="local col5 ref" href="#175CmpHasEqual" title='CmpHasEqual' data-ref="175CmpHasEqual">CmpHasEqual</a>) {</td></tr>
<tr><th id="868">868</th><td>    <i>// Need to add 1 to the total iteration count.</i></td></tr>
<tr><th id="869">869</th><td>    <b>if</b> (<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="870">870</th><td>      <a class="local col8 ref" href="#188StartV" title='StartV' data-ref="188StartV">StartV</a>--;</td></tr>
<tr><th id="871">871</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="872">872</th><td>      <a class="local col9 ref" href="#189EndV" title='EndV' data-ref="189EndV">EndV</a>++;</td></tr>
<tr><th id="873">873</th><td>    <b>else</b></td></tr>
<tr><th id="874">874</th><td>      <a class="local col0 ref" href="#190AdjV" title='AdjV' data-ref="190AdjV">AdjV</a> += <var>1</var>;</td></tr>
<tr><th id="875">875</th><td>  }</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  <b>if</b> (<a class="local col0 ref" href="#170Cmp" title='Cmp' data-ref="170Cmp">Cmp</a> != <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::NE' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE">NE</a>) {</td></tr>
<tr><th id="878">878</th><td>    <b>if</b> (<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="879">879</th><td>      <a class="local col8 ref" href="#188StartV" title='StartV' data-ref="188StartV">StartV</a> -= (<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a>-<var>1</var>);</td></tr>
<tr><th id="880">880</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="881">881</th><td>      <a class="local col9 ref" href="#189EndV" title='EndV' data-ref="189EndV">EndV</a> += (<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a>-<var>1</var>);</td></tr>
<tr><th id="882">882</th><td>    <b>else</b></td></tr>
<tr><th id="883">883</th><td>      <a class="local col0 ref" href="#190AdjV" title='AdjV' data-ref="190AdjV">AdjV</a> += (<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a>-<var>1</var>);</td></tr>
<tr><th id="884">884</th><td>  }</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191R" title='R' data-type='unsigned int' data-ref="191R">R</dfn> = <var>0</var>, <dfn class="local col2 decl" id="192SR" title='SR' data-type='unsigned int' data-ref="192SR">SR</dfn> = <var>0</var>;</td></tr>
<tr><th id="887">887</th><td>  <b>if</b> (<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="888">888</th><td>    <a class="local col1 ref" href="#191R" title='R' data-ref="191R">R</a> = <a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="889">889</th><td>    <a class="local col2 ref" href="#192SR" title='SR' data-ref="192SR">SR</a> = <a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="890">890</th><td>  } <b>else</b> {</td></tr>
<tr><th id="891">891</th><td>    <a class="local col1 ref" href="#191R" title='R' data-ref="191R">R</a> = <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="892">892</th><td>    <a class="local col2 ref" href="#192SR" title='SR' data-ref="192SR">SR</a> = <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="893">893</th><td>  }</td></tr>
<tr><th id="894">894</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="193RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="193RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#191R" title='R' data-ref="191R">R</a>);</td></tr>
<tr><th id="895">895</th><td>  <i>// Hardware loops cannot handle 64-bit registers.  If it's a double</i></td></tr>
<tr><th id="896">896</th><td><i>  // register, it has to have a subregister.</i></td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (!SR &amp;&amp; RC == &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>)</td></tr>
<tr><th id="898">898</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="899">899</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="194IntRC" title='IntRC' data-type='const llvm::TargetRegisterClass *' data-ref="194IntRC">IntRC</dfn> = &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>;</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <i>// Compute DistR (register with the distance between Start and End).</i></td></tr>
<tr><th id="902">902</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="195DistR" title='DistR' data-type='unsigned int' data-ref="195DistR">DistR</dfn>, <dfn class="local col6 decl" id="196DistSR" title='DistSR' data-type='unsigned int' data-ref="196DistSR">DistSR</dfn>;</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <i>// Avoid special case, where the start value is an imm(0).</i></td></tr>
<tr><th id="905">905</th><td>  <b>if</b> (<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col8 ref" href="#188StartV" title='StartV' data-ref="188StartV">StartV</a> == <var>0</var>) {</td></tr>
<tr><th id="906">906</th><td>    <a class="local col5 ref" href="#195DistR" title='DistR' data-ref="195DistR">DistR</a> = <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="907">907</th><td>    <a class="local col6 ref" href="#196DistSR" title='DistSR' data-ref="196DistSR">DistSR</a> = <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="908">908</th><td>  } <b>else</b> {</td></tr>
<tr><th id="909">909</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="197SubD" title='SubD' data-type='const llvm::MCInstrDesc &amp;' data-ref="197SubD">SubD</dfn> = RegToReg ? TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_sub&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sub</span>) :</td></tr>
<tr><th id="910">910</th><td>                              (RegToImm ? TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_subri&apos; in namespace &apos;llvm::Hexagon&apos;">A2_subri</span>) :</td></tr>
<tr><th id="911">911</th><td>                                          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>));</td></tr>
<tr><th id="912">912</th><td>    <b>if</b> (<a class="local col7 ref" href="#187RegToReg" title='RegToReg' data-ref="187RegToReg">RegToReg</a> || <a class="local col6 ref" href="#186RegToImm" title='RegToImm' data-ref="186RegToImm">RegToImm</a>) {</td></tr>
<tr><th id="913">913</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="198SubR" title='SubR' data-type='unsigned int' data-ref="198SubR">SubR</dfn> = MRI-&gt;createVirtualRegister(IntRC);</td></tr>
<tr><th id="914">914</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="199SubIB" title='SubIB' data-type='llvm::MachineInstrBuilder' data-ref="199SubIB">SubIB</dfn> =</td></tr>
<tr><th id="915">915</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#183PH" title='PH' data-ref="183PH">PH</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#184InsertPos" title='InsertPos' data-ref="184InsertPos">InsertPos</a>, <a class="local col5 ref" href="#185DL" title='DL' data-ref="185DL">DL</a>, <a class="local col7 ref" href="#197SubD" title='SubD' data-ref="197SubD">SubD</a>, <a class="local col8 ref" href="#198SubR" title='SubR' data-ref="198SubR">SubR</a>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>      <b>if</b> (<a class="local col7 ref" href="#187RegToReg" title='RegToReg' data-ref="187RegToReg">RegToReg</a>)</td></tr>
<tr><th id="918">918</th><td>        <a class="local col9 ref" href="#199SubIB" title='SubIB' data-ref="199SubIB">SubIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="919">919</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="920">920</th><td>      <b>else</b></td></tr>
<tr><th id="921">921</th><td>        <a class="local col9 ref" href="#199SubIB" title='SubIB' data-ref="199SubIB">SubIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#189EndV" title='EndV' data-ref="189EndV">EndV</a>)</td></tr>
<tr><th id="922">922</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col6 ref" href="#166Start" title='Start' data-ref="166Start">Start</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="923">923</th><td>      <a class="local col5 ref" href="#195DistR" title='DistR' data-ref="195DistR">DistR</a> = <a class="local col8 ref" href="#198SubR" title='SubR' data-ref="198SubR">SubR</a>;</td></tr>
<tr><th id="924">924</th><td>    } <b>else</b> {</td></tr>
<tr><th id="925">925</th><td>      <i>// If the loop has been unrolled, we should use the original loop count</i></td></tr>
<tr><th id="926">926</th><td><i>      // instead of recalculating the value. This will avoid additional</i></td></tr>
<tr><th id="927">927</th><td><i>      // 'Add' instruction.</i></td></tr>
<tr><th id="928">928</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="200EndValInstr" title='EndValInstr' data-type='const llvm::MachineInstr *' data-ref="200EndValInstr">EndValInstr</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="929">929</th><td>      <b>if</b> (EndValInstr-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span> &amp;&amp;</td></tr>
<tr><th id="930">930</th><td>          EndValInstr-&gt;getOperand(<var>1</var>).getSubReg() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="931">931</th><td>          EndValInstr-&gt;getOperand(<var>2</var>).getImm() == StartV) {</td></tr>
<tr><th id="932">932</th><td>        <a class="local col5 ref" href="#195DistR" title='DistR' data-ref="195DistR">DistR</a> = <a class="local col0 ref" href="#200EndValInstr" title='EndValInstr' data-ref="200EndValInstr">EndValInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="933">933</th><td>      } <b>else</b> {</td></tr>
<tr><th id="934">934</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="201SubR" title='SubR' data-type='unsigned int' data-ref="201SubR">SubR</dfn> = MRI-&gt;createVirtualRegister(IntRC);</td></tr>
<tr><th id="935">935</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="202SubIB" title='SubIB' data-type='llvm::MachineInstrBuilder' data-ref="202SubIB">SubIB</dfn> =</td></tr>
<tr><th id="936">936</th><td>          <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#183PH" title='PH' data-ref="183PH">PH</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#184InsertPos" title='InsertPos' data-ref="184InsertPos">InsertPos</a>, <a class="local col5 ref" href="#185DL" title='DL' data-ref="185DL">DL</a>, <a class="local col7 ref" href="#197SubD" title='SubD' data-ref="197SubD">SubD</a>, <a class="local col1 ref" href="#201SubR" title='SubR' data-ref="201SubR">SubR</a>);</td></tr>
<tr><th id="937">937</th><td>        <a class="local col2 ref" href="#202SubIB" title='SubIB' data-ref="202SubIB">SubIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="938">938</th><td>             .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<a class="local col8 ref" href="#188StartV" title='StartV' data-ref="188StartV">StartV</a>);</td></tr>
<tr><th id="939">939</th><td>        <a class="local col5 ref" href="#195DistR" title='DistR' data-ref="195DistR">DistR</a> = <a class="local col1 ref" href="#201SubR" title='SubR' data-ref="201SubR">SubR</a>;</td></tr>
<tr><th id="940">940</th><td>      }</td></tr>
<tr><th id="941">941</th><td>    }</td></tr>
<tr><th id="942">942</th><td>    <a class="local col6 ref" href="#196DistSR" title='DistSR' data-ref="196DistSR">DistSR</a> = <var>0</var>;</td></tr>
<tr><th id="943">943</th><td>  }</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <i>// From DistR, compute AdjR (register with the adjusted distance).</i></td></tr>
<tr><th id="946">946</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="203AdjR" title='AdjR' data-type='unsigned int' data-ref="203AdjR">AdjR</dfn>, <dfn class="local col4 decl" id="204AdjSR" title='AdjSR' data-type='unsigned int' data-ref="204AdjSR">AdjSR</dfn>;</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>  <b>if</b> (<a class="local col0 ref" href="#190AdjV" title='AdjV' data-ref="190AdjV">AdjV</a> == <var>0</var>) {</td></tr>
<tr><th id="949">949</th><td>    <a class="local col3 ref" href="#203AdjR" title='AdjR' data-ref="203AdjR">AdjR</a> = <a class="local col5 ref" href="#195DistR" title='DistR' data-ref="195DistR">DistR</a>;</td></tr>
<tr><th id="950">950</th><td>    <a class="local col4 ref" href="#204AdjSR" title='AdjSR' data-ref="204AdjSR">AdjSR</a> = <a class="local col6 ref" href="#196DistSR" title='DistSR' data-ref="196DistSR">DistSR</a>;</td></tr>
<tr><th id="951">951</th><td>  } <b>else</b> {</td></tr>
<tr><th id="952">952</th><td>    <i>// Generate CountR = ADD DistR, AdjVal</i></td></tr>
<tr><th id="953">953</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="205AddR" title='AddR' data-type='unsigned int' data-ref="205AddR">AddR</dfn> = MRI-&gt;createVirtualRegister(IntRC);</td></tr>
<tr><th id="954">954</th><td>    <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> <em>const</em> &amp;<dfn class="local col6 decl" id="206AddD" title='AddD' data-type='const llvm::MCInstrDesc &amp;' data-ref="206AddD">AddD</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>);</td></tr>
<tr><th id="955">955</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#183PH" title='PH' data-ref="183PH">PH</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#184InsertPos" title='InsertPos' data-ref="184InsertPos">InsertPos</a>, <a class="local col5 ref" href="#185DL" title='DL' data-ref="185DL">DL</a>, <a class="local col6 ref" href="#206AddD" title='AddD' data-ref="206AddD">AddD</a>, <a class="local col5 ref" href="#205AddR" title='AddR' data-ref="205AddR">AddR</a>)</td></tr>
<tr><th id="956">956</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#195DistR" title='DistR' data-ref="195DistR">DistR</a>, <var>0</var>, <a class="local col6 ref" href="#196DistSR" title='DistSR' data-ref="196DistSR">DistSR</a>)</td></tr>
<tr><th id="957">957</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#190AdjV" title='AdjV' data-ref="190AdjV">AdjV</a>);</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>    <a class="local col3 ref" href="#203AdjR" title='AdjR' data-ref="203AdjR">AdjR</a> = <a class="local col5 ref" href="#205AddR" title='AddR' data-ref="205AddR">AddR</a>;</td></tr>
<tr><th id="960">960</th><td>    <a class="local col4 ref" href="#204AdjSR" title='AdjSR' data-ref="204AdjSR">AdjSR</a> = <var>0</var>;</td></tr>
<tr><th id="961">961</th><td>  }</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <i>// From AdjR, compute CountR (register with the final count).</i></td></tr>
<tr><th id="964">964</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="207CountR" title='CountR' data-type='unsigned int' data-ref="207CountR">CountR</dfn>, <dfn class="local col8 decl" id="208CountSR" title='CountSR' data-type='unsigned int' data-ref="208CountSR">CountSR</dfn>;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <b>if</b> (<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a> == <var>1</var>) {</td></tr>
<tr><th id="967">967</th><td>    <a class="local col7 ref" href="#207CountR" title='CountR' data-ref="207CountR">CountR</a> = <a class="local col3 ref" href="#203AdjR" title='AdjR' data-ref="203AdjR">AdjR</a>;</td></tr>
<tr><th id="968">968</th><td>    <a class="local col8 ref" href="#208CountSR" title='CountSR' data-ref="208CountSR">CountSR</a> = <a class="local col4 ref" href="#204AdjSR" title='AdjSR' data-ref="204AdjSR">AdjSR</a>;</td></tr>
<tr><th id="969">969</th><td>  } <b>else</b> {</td></tr>
<tr><th id="970">970</th><td>    <i>// The IV bump is a power of two. Log_2(IV bump) is the shift amount.</i></td></tr>
<tr><th id="971">971</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="209Shift" title='Shift' data-type='unsigned int' data-ref="209Shift">Shift</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col9 ref" href="#169IVBump" title='IVBump' data-ref="169IVBump">IVBump</a>);</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>    <i>// Generate NormR = LSR DistR, Shift.</i></td></tr>
<tr><th id="974">974</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="210LsrR" title='LsrR' data-type='unsigned int' data-ref="210LsrR">LsrR</dfn> = MRI-&gt;createVirtualRegister(IntRC);</td></tr>
<tr><th id="975">975</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="211LsrD" title='LsrD' data-type='const llvm::MCInstrDesc &amp;' data-ref="211LsrD">LsrD</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_lsr_i_r&apos; in namespace &apos;llvm::Hexagon&apos;">S2_lsr_i_r</span>);</td></tr>
<tr><th id="976">976</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#183PH" title='PH' data-ref="183PH">PH</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#184InsertPos" title='InsertPos' data-ref="184InsertPos">InsertPos</a>, <a class="local col5 ref" href="#185DL" title='DL' data-ref="185DL">DL</a>, <a class="local col1 ref" href="#211LsrD" title='LsrD' data-ref="211LsrD">LsrD</a>, <a class="local col0 ref" href="#210LsrR" title='LsrR' data-ref="210LsrR">LsrR</a>)</td></tr>
<tr><th id="977">977</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#203AdjR" title='AdjR' data-ref="203AdjR">AdjR</a>, <var>0</var>, <a class="local col4 ref" href="#204AdjSR" title='AdjSR' data-ref="204AdjSR">AdjSR</a>)</td></tr>
<tr><th id="978">978</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#209Shift" title='Shift' data-ref="209Shift">Shift</a>);</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>    <a class="local col7 ref" href="#207CountR" title='CountR' data-ref="207CountR">CountR</a> = <a class="local col0 ref" href="#210LsrR" title='LsrR' data-ref="210LsrR">LsrR</a>;</td></tr>
<tr><th id="981">981</th><td>    <a class="local col8 ref" href="#208CountSR" title='CountSR' data-ref="208CountSR">CountSR</a> = <var>0</var>;</td></tr>
<tr><th id="982">982</th><td>  }</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a><a class="tu ref" href="#_ZN12_GLOBAL__N_110CountValueC1ENS0_14CountValueTypeEjj" title='(anonymous namespace)::CountValue::CountValue' data-use='c' data-ref="_ZN12_GLOBAL__N_110CountValueC1ENS0_14CountValueTypeEjj">(</a><a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a>::<a class="tu enum" href="#(anonymousnamespace)::CountValue::CountValueType::CV_Register" title='(anonymous namespace)::CountValue::CountValueType::CV_Register' data-use='r' data-ref="(anonymousnamespace)::CountValue::CountValueType::CV_Register">CV_Register</a>, <a class="local col7 ref" href="#207CountR" title='CountR' data-ref="207CountR">CountR</a>, <a class="local col8 ref" href="#208CountSR" title='CountSR' data-ref="208CountSR">CountSR</a>);</td></tr>
<tr><th id="985">985</th><td>}</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb">/// Return true if the operation is invalid within hardware loop.</i></td></tr>
<tr><th id="988">988</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb" title='(anonymous namespace)::HexagonHardwareLoops::isInvalidLoopOperation' data-type='bool (anonymous namespace)::HexagonHardwareLoops::isInvalidLoopOperation(const llvm::MachineInstr * MI, bool IsInnerHWLoop) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb">isInvalidLoopOperation</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="212MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="212MI">MI</dfn>,</td></tr>
<tr><th id="989">989</th><td>                                                  <em>bool</em> <dfn class="local col3 decl" id="213IsInnerHWLoop" title='IsInnerHWLoop' data-type='bool' data-ref="213IsInnerHWLoop">IsInnerHWLoop</dfn>) <em>const</em> {</td></tr>
<tr><th id="990">990</th><td>  <i>// Call is not allowed because the callee may use a hardware loop except for</i></td></tr>
<tr><th id="991">991</th><td><i>  // the case when the call never returns.</i></td></tr>
<tr><th id="992">992</th><td>  <b>if</b> (<a class="local col2 ref" href="#212MI" title='MI' data-ref="212MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc6isCallEv" title='llvm::MCInstrDesc::isCall' data-ref="_ZNK4llvm11MCInstrDesc6isCallEv">isCall</a>())</td></tr>
<tr><th id="993">993</th><td>    <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13doesNotReturnERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::doesNotReturn' data-ref="_ZNK4llvm16HexagonInstrInfo13doesNotReturnERKNS_12MachineInstrE">doesNotReturn</a>(*<a class="local col2 ref" href="#212MI" title='MI' data-ref="212MI">MI</a>);</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <i>// Check if the instruction defines a hardware loop register.</i></td></tr>
<tr><th id="996">996</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="214Regs01" title='Regs01' data-type='const unsigned int []' data-ref="214Regs01">Regs01</dfn>[] = { <span class='error' title="use of undeclared identifier &apos;LC0&apos;">LC0</span>, <span class='error' title="use of undeclared identifier &apos;SA0&apos;">SA0</span>, <span class='error' title="use of undeclared identifier &apos;LC1&apos;">LC1</span>, <span class='error' title="use of undeclared identifier &apos;SA1&apos;">SA1</span> };</td></tr>
<tr><th id="999">999</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="215Regs1" title='Regs1' data-type='const unsigned int []' data-ref="215Regs1">Regs1</dfn>[]  = { <span class='error' title="use of undeclared identifier &apos;LC1&apos;">LC1</span>, <span class='error' title="use of undeclared identifier &apos;SA1&apos;">SA1</span> };</td></tr>
<tr><th id="1000">1000</th><td>  <em>auto</em> <dfn class="local col6 decl" id="216CheckRegs" title='CheckRegs' data-type='auto' data-ref="216CheckRegs">CheckRegs</dfn> = IsInnerHWLoop ? makeArrayRef(Regs01, <span class='error' title="no matching function for call to &apos;array_lengthof&apos;">array_lengthof</span>(Regs01))</td></tr>
<tr><th id="1001">1001</th><td>                                 : makeArrayRef(Regs1, <span class='error' title="no matching function for call to &apos;array_lengthof&apos;">array_lengthof</span>(Regs1));</td></tr>
<tr><th id="1002">1002</th><td>  <b>for</b> (<em>unsigned</em> R : CheckRegs)</td></tr>
<tr><th id="1003">1003</th><td>    <b>if</b> (MI-&gt;modifiesRegister(R, TRI))</td></tr>
<tr><th id="1004">1004</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1007">1007</th><td>}</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb">/// Return true if the loop contains an instruction that inhibits</i></td></tr>
<tr><th id="1010">1010</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb">/// the use of the hardware loop instruction.</i></td></tr>
<tr><th id="1011">1011</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb" title='(anonymous namespace)::HexagonHardwareLoops::containsInvalidInstruction' data-type='bool (anonymous namespace)::HexagonHardwareLoops::containsInvalidInstruction(llvm::MachineLoop * L, bool IsInnerHWLoop) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb">containsInvalidInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col7 decl" id="217L" title='L' data-type='llvm::MachineLoop *' data-ref="217L">L</dfn>,</td></tr>
<tr><th id="1012">1012</th><td>    <em>bool</em> <dfn class="local col8 decl" id="218IsInnerHWLoop" title='IsInnerHWLoop' data-type='bool' data-ref="218IsInnerHWLoop">IsInnerHWLoop</dfn>) <em>const</em> {</td></tr>
<tr><th id="1013">1013</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hwloops&quot;)) { dbgs() &lt;&lt; &quot;\nhw_loop head, &quot; &lt;&lt; printMBBReference(**L-&gt;block_begin()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nhw_loop head, "</q></td></tr>
<tr><th id="1014">1014</th><td>                    <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(**<a class="local col7 ref" href="#217L" title='L' data-ref="217L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase11block_beginEv" title='llvm::LoopBase::block_begin' data-ref="_ZNK4llvm8LoopBase11block_beginEv">block_begin</a>()));</td></tr>
<tr><th id="1015">1015</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="219MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="219MBB">MBB</dfn> : <a class="local col7 ref" href="#217L" title='L' data-ref="217L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getBlocksEv" title='llvm::LoopBase::getBlocks' data-ref="_ZNK4llvm8LoopBase9getBlocksEv">getBlocks</a>()) {</td></tr>
<tr><th id="1016">1016</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1017">1017</th><td>           <dfn class="local col0 decl" id="220MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="220MII">MII</dfn> = <a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col1 decl" id="221E" title='E' data-type='MachineBasicBlock::iterator' data-ref="221E">E</dfn> = <a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col0 ref" href="#220MII" title='MII' data-ref="220MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#221E" title='E' data-ref="221E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#220MII" title='MII' data-ref="220MII">MII</a>) {</td></tr>
<tr><th id="1018">1018</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="222MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="222MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#220MII" title='MII' data-ref="220MII">MII</a>;</td></tr>
<tr><th id="1019">1019</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb" title='(anonymous namespace)::HexagonHardwareLoops::isInvalidLoopOperation' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb">isInvalidLoopOperation</a>(<a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>, <a class="local col8 ref" href="#218IsInnerHWLoop" title='IsInnerHWLoop' data-ref="218IsInnerHWLoop">IsInnerHWLoop</a>)) {</td></tr>
<tr><th id="1020">1020</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hwloops&quot;)) { dbgs() &lt;&lt; &quot;\nCannot convert to hw_loop due to:&quot;; MI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nCannot convert to hw_loop due to:"</q>;</td></tr>
<tr><th id="1021">1021</th><td>                   <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="1022">1022</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1023">1023</th><td>      }</td></tr>
<tr><th id="1024">1024</th><td>    }</td></tr>
<tr><th id="1025">1025</th><td>  }</td></tr>
<tr><th id="1026">1026</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1027">1027</th><td>}</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE">/// Returns true if the instruction is dead.  This was essentially</i></td></tr>
<tr><th id="1030">1030</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE">/// copied from DeadMachineInstructionElim::isDead, but with special cases</i></td></tr>
<tr><th id="1031">1031</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE">/// for inline asm, physical registers and instructions with side effects</i></td></tr>
<tr><th id="1032">1032</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE">/// removed.</i></td></tr>
<tr><th id="1033">1033</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE" title='(anonymous namespace)::HexagonHardwareLoops::isDead' data-type='bool (anonymous namespace)::HexagonHardwareLoops::isDead(const llvm::MachineInstr * MI, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; DeadPhis) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE">isDead</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="223MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="223MI">MI</dfn>,</td></tr>
<tr><th id="1034">1034</th><td>                              <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="224DeadPhis" title='DeadPhis' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="224DeadPhis">DeadPhis</dfn>) <em>const</em> {</td></tr>
<tr><th id="1035">1035</th><td>  <i>// Examine each operand.</i></td></tr>
<tr><th id="1036">1036</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="225i" title='i' data-type='unsigned int' data-ref="225i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="226e" title='e' data-type='unsigned int' data-ref="226e">e</dfn> = <a class="local col3 ref" href="#223MI" title='MI' data-ref="223MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#225i" title='i' data-ref="225i">i</a> != <a class="local col6 ref" href="#226e" title='e' data-ref="226e">e</a>; ++<a class="local col5 ref" href="#225i" title='i' data-ref="225i">i</a>) {</td></tr>
<tr><th id="1037">1037</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="227MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="227MO">MO</dfn> = <a class="local col3 ref" href="#223MI" title='MI' data-ref="223MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#225i" title='i' data-ref="225i">i</a>);</td></tr>
<tr><th id="1038">1038</th><td>    <b>if</b> (!<a class="local col7 ref" href="#227MO" title='MO' data-ref="227MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#227MO" title='MO' data-ref="227MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1039">1039</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="228Reg" title='Reg' data-type='unsigned int' data-ref="228Reg">Reg</dfn> = <a class="local col7 ref" href="#227MO" title='MO' data-ref="227MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1042">1042</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col8 ref" href="#228Reg" title='Reg' data-ref="228Reg">Reg</a>))</td></tr>
<tr><th id="1043">1043</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>    <b>using</b> <dfn class="local col9 typedef" id="229use_nodbg_iterator" title='use_nodbg_iterator' data-type='MachineRegisterInfo::use_nodbg_iterator' data-ref="229use_nodbg_iterator">use_nodbg_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_nodbg_iterator" title='llvm::MachineRegisterInfo::use_nodbg_iterator' data-type='defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_nodbg_iterator">use_nodbg_iterator</a>;</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>    <i>// This instruction has users, but if the only user is the phi node for the</i></td></tr>
<tr><th id="1048">1048</th><td><i>    // parent block, and the only use of that phi node is this instruction, then</i></td></tr>
<tr><th id="1049">1049</th><td><i>    // this instruction is dead: both it (and the phi node) can be removed.</i></td></tr>
<tr><th id="1050">1050</th><td>    <a class="local col9 typedef" href="#229use_nodbg_iterator" title='use_nodbg_iterator' data-type='MachineRegisterInfo::use_nodbg_iterator' data-ref="229use_nodbg_iterator">use_nodbg_iterator</a> <dfn class="local col0 decl" id="230I" title='I' data-type='use_nodbg_iterator' data-ref="230I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col8 ref" href="#228Reg" title='Reg' data-ref="228Reg">Reg</a>);</td></tr>
<tr><th id="1051">1051</th><td>    <a class="local col9 typedef" href="#229use_nodbg_iterator" title='use_nodbg_iterator' data-type='MachineRegisterInfo::use_nodbg_iterator' data-ref="229use_nodbg_iterator">use_nodbg_iterator</a> <dfn class="local col1 decl" id="231End" title='End' data-type='use_nodbg_iterator' data-ref="231End">End</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>();</td></tr>
<tr><th id="1052">1052</th><td>    <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb1ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#230I" title='I' data-ref="230I">I</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#231End" title='End' data-ref="231End">End</a> || !<a class="local col0 ref" href="#230I" title='I' data-ref="230I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1053">1053</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="232OnePhi" title='OnePhi' data-type='llvm::MachineInstr *' data-ref="232OnePhi">OnePhi</dfn> = <a class="local col0 ref" href="#230I" title='I' data-ref="230I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1056">1056</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="233j" title='j' data-type='unsigned int' data-ref="233j">j</dfn> = <var>0</var>, <dfn class="local col4 decl" id="234f" title='f' data-type='unsigned int' data-ref="234f">f</dfn> = <a class="local col2 ref" href="#232OnePhi" title='OnePhi' data-ref="232OnePhi">OnePhi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#233j" title='j' data-ref="233j">j</a> != <a class="local col4 ref" href="#234f" title='f' data-ref="234f">f</a>; ++<a class="local col3 ref" href="#233j" title='j' data-ref="233j">j</a>) {</td></tr>
<tr><th id="1057">1057</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="235OPO" title='OPO' data-type='const llvm::MachineOperand &amp;' data-ref="235OPO">OPO</dfn> = <a class="local col2 ref" href="#232OnePhi" title='OnePhi' data-ref="232OnePhi">OnePhi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#233j" title='j' data-ref="233j">j</a>);</td></tr>
<tr><th id="1058">1058</th><td>      <b>if</b> (!<a class="local col5 ref" href="#235OPO" title='OPO' data-ref="235OPO">OPO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#235OPO" title='OPO' data-ref="235OPO">OPO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1059">1059</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="236OPReg" title='OPReg' data-type='unsigned int' data-ref="236OPReg">OPReg</dfn> = <a class="local col5 ref" href="#235OPO" title='OPO' data-ref="235OPO">OPO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1062">1062</th><td>      <a class="local col9 typedef" href="#229use_nodbg_iterator" title='use_nodbg_iterator' data-type='MachineRegisterInfo::use_nodbg_iterator' data-ref="229use_nodbg_iterator">use_nodbg_iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev"></a><dfn class="local col7 decl" id="237nextJ" title='nextJ' data-type='use_nodbg_iterator' data-ref="237nextJ">nextJ</dfn>;</td></tr>
<tr><th id="1063">1063</th><td>      <b>for</b> (<a class="local col9 typedef" href="#229use_nodbg_iterator" title='use_nodbg_iterator' data-type='MachineRegisterInfo::use_nodbg_iterator' data-ref="229use_nodbg_iterator">use_nodbg_iterator</a> <dfn class="local col8 decl" id="238J" title='J' data-type='use_nodbg_iterator' data-ref="238J">J</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col6 ref" href="#236OPReg" title='OPReg' data-ref="236OPReg">OPReg</a>);</td></tr>
<tr><th id="1064">1064</th><td>           <a class="local col8 ref" href="#238J" title='J' data-ref="238J">J</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#231End" title='End' data-ref="231End">End</a>; <a class="local col8 ref" href="#238J" title='J' data-ref="238J">J</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb1ELb1ELb0ELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#237nextJ" title='nextJ' data-ref="237nextJ">nextJ</a>) {</td></tr>
<tr><th id="1065">1065</th><td>        <a class="local col7 ref" href="#237nextJ" title='nextJ' data-ref="237nextJ">nextJ</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb1ELb1ELb0ELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb1ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238J" title='J' data-ref="238J">J</a>);</td></tr>
<tr><th id="1066">1066</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="239Use" title='Use' data-type='llvm::MachineOperand &amp;' data-ref="239Use">Use</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col8 ref" href="#238J" title='J' data-ref="238J">J</a>;</td></tr>
<tr><th id="1067">1067</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="240UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="240UseMI">UseMI</dfn> = <a class="local col9 ref" href="#239Use" title='Use' data-ref="239Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td>        <i>// If the phi node has a user that is not MI, bail.</i></td></tr>
<tr><th id="1070">1070</th><td>        <b>if</b> (<a class="local col3 ref" href="#223MI" title='MI' data-ref="223MI">MI</a> != <a class="local col0 ref" href="#240UseMI" title='UseMI' data-ref="240UseMI">UseMI</a>)</td></tr>
<tr><th id="1071">1071</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1072">1072</th><td>      }</td></tr>
<tr><th id="1073">1073</th><td>    }</td></tr>
<tr><th id="1074">1074</th><td>    <a class="local col4 ref" href="#224DeadPhis" title='DeadPhis' data-ref="224DeadPhis">DeadPhis</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#232OnePhi" title='OnePhi' data-ref="232OnePhi">OnePhi</a>);</td></tr>
<tr><th id="1075">1075</th><td>  }</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>  <i>// If there are no defs with uses, the instruction is dead.</i></td></tr>
<tr><th id="1078">1078</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1079">1079</th><td>}</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops12removeIfDeadEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonHardwareLoops::removeIfDead' data-type='void (anonymous namespace)::HexagonHardwareLoops::removeIfDead(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops12removeIfDeadEPN4llvm12MachineInstrE">removeIfDead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="241MI" title='MI' data-type='llvm::MachineInstr *' data-ref="241MI">MI</dfn>) {</td></tr>
<tr><th id="1082">1082</th><td>  <i>// This procedure was essentially copied from DeadMachineInstructionElim.</i></td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>1</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="242DeadPhis" title='DeadPhis' data-type='SmallVector&lt;llvm::MachineInstr *, 1&gt;' data-ref="242DeadPhis">DeadPhis</dfn>;</td></tr>
<tr><th id="1085">1085</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE" title='(anonymous namespace)::HexagonHardwareLoops::isDead' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE">isDead</a>(<a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#242DeadPhis" title='DeadPhis' data-ref="242DeadPhis">DeadPhis</a></span>)) {</td></tr>
<tr><th id="1086">1086</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hwloops&quot;)) { dbgs() &lt;&lt; &quot;HW looping will remove: &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"HW looping will remove: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI">MI</a>);</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>    <i>// It is possible that some DBG_VALUE instructions refer to this</i></td></tr>
<tr><th id="1089">1089</th><td><i>    // instruction.  Examine each def operand for such references;</i></td></tr>
<tr><th id="1090">1090</th><td><i>    // if found, mark the DBG_VALUE as undef (but don't delete it).</i></td></tr>
<tr><th id="1091">1091</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="243i" title='i' data-type='unsigned int' data-ref="243i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="244e" title='e' data-type='unsigned int' data-ref="244e">e</dfn> = <a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a> != <a class="local col4 ref" href="#244e" title='e' data-ref="244e">e</a>; ++<a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a>) {</td></tr>
<tr><th id="1092">1092</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="245MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="245MO">MO</dfn> = <a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a>);</td></tr>
<tr><th id="1093">1093</th><td>      <b>if</b> (!<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1094">1094</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1095">1095</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="246Reg" title='Reg' data-type='unsigned int' data-ref="246Reg">Reg</dfn> = <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1096">1096</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev"></a><dfn class="local col7 decl" id="247nextI" title='nextI' data-type='MachineRegisterInfo::use_iterator' data-ref="247nextI">nextI</dfn>;</td></tr>
<tr><th id="1097">1097</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col8 decl" id="248I" title='I' data-type='MachineRegisterInfo::use_iterator' data-ref="248I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg">Reg</a>),</td></tr>
<tr><th id="1098">1098</th><td>           <dfn class="local col9 decl" id="249E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="249E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col8 ref" href="#248I" title='I' data-ref="248I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#249E" title='E' data-ref="249E">E</a>; <a class="local col8 ref" href="#248I" title='I' data-ref="248I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#247nextI" title='nextI' data-ref="247nextI">nextI</a>) {</td></tr>
<tr><th id="1099">1099</th><td>        <a class="local col7 ref" href="#247nextI" title='nextI' data-ref="247nextI">nextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#248I" title='I' data-ref="248I">I</a>);  <i>// I is invalidated by the setReg</i></td></tr>
<tr><th id="1100">1100</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="250Use" title='Use' data-type='llvm::MachineOperand &amp;' data-ref="250Use">Use</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col8 ref" href="#248I" title='I' data-ref="248I">I</a>;</td></tr>
<tr><th id="1101">1101</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="251UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="251UseMI">UseMI</dfn> = <a class="local col8 ref" href="#248I" title='I' data-ref="248I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1102">1102</th><td>        <b>if</b> (<a class="local col1 ref" href="#251UseMI" title='UseMI' data-ref="251UseMI">UseMI</a> == <a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI">MI</a>)</td></tr>
<tr><th id="1103">1103</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1104">1104</th><td>        <b>if</b> (<a class="local col0 ref" href="#250Use" title='Use' data-ref="250Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())</td></tr>
<tr><th id="1105">1105</th><td>          <a class="local col1 ref" href="#251UseMI" title='UseMI' data-ref="251UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<var>0U</var>);</td></tr>
<tr><th id="1106">1106</th><td>      }</td></tr>
<tr><th id="1107">1107</th><td>    }</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
<tr><th id="1109">1109</th><td>    <a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1110">1110</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="252i" title='i' data-type='unsigned int' data-ref="252i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#252i" title='i' data-ref="252i">i</a> &lt; <a class="local col2 ref" href="#242DeadPhis" title='DeadPhis' data-ref="242DeadPhis">DeadPhis</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col2 ref" href="#252i" title='i' data-ref="252i">i</a>)</td></tr>
<tr><th id="1111">1111</th><td>      <a class="local col2 ref" href="#242DeadPhis" title='DeadPhis' data-ref="242DeadPhis">DeadPhis</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#252i" title='i' data-ref="252i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1112">1112</th><td>  }</td></tr>
<tr><th id="1113">1113</th><td>}</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">/// Check if the loop is a candidate for converting to a hardware</i></td></tr>
<tr><th id="1116">1116</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">/// loop.  If so, then perform the transformation.</i></td></tr>
<tr><th id="1117">1117</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">///</i></td></tr>
<tr><th id="1118">1118</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">/// This function works on innermost loops first.  A loop can be converted</i></td></tr>
<tr><th id="1119">1119</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">/// if it is a counting loop; either a register value or an immediate.</i></td></tr>
<tr><th id="1120">1120</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">///</i></td></tr>
<tr><th id="1121">1121</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">/// The code makes several assumptions about the representation of the loop</i></td></tr>
<tr><th id="1122">1122</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">/// in llvm.</i></td></tr>
<tr><th id="1123">1123</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_" title='(anonymous namespace)::HexagonHardwareLoops::convertToHardwareLoop' data-type='bool (anonymous namespace)::HexagonHardwareLoops::convertToHardwareLoop(llvm::MachineLoop * L, bool &amp; RecL0used, bool &amp; RecL1used)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">convertToHardwareLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col3 decl" id="253L" title='L' data-type='llvm::MachineLoop *' data-ref="253L">L</dfn>,</td></tr>
<tr><th id="1124">1124</th><td>                                                 <em>bool</em> &amp;<dfn class="local col4 decl" id="254RecL0used" title='RecL0used' data-type='bool &amp;' data-ref="254RecL0used">RecL0used</dfn>,</td></tr>
<tr><th id="1125">1125</th><td>                                                 <em>bool</em> &amp;<dfn class="local col5 decl" id="255RecL1used" title='RecL1used' data-type='bool &amp;' data-ref="255RecL1used">RecL1used</dfn>) {</td></tr>
<tr><th id="1126">1126</th><td>  <i>// This is just for sanity.</i></td></tr>
<tr><th id="1127">1127</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (L-&gt;getHeader() &amp;&amp; &quot;Loop without a header?&quot;) ? void (0) : __assert_fail (&quot;L-&gt;getHeader() &amp;&amp; \&quot;Loop without a header?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1127, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>() &amp;&amp; <q>"Loop without a header?"</q>);</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>  <em>bool</em> <dfn class="local col6 decl" id="256Changed" title='Changed' data-type='bool' data-ref="256Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1130">1130</th><td>  <em>bool</em> <dfn class="local col7 decl" id="257L0Used" title='L0Used' data-type='bool' data-ref="257L0Used">L0Used</dfn> = <b>false</b>;</td></tr>
<tr><th id="1131">1131</th><td>  <em>bool</em> <dfn class="local col8 decl" id="258L1Used" title='L1Used' data-type='bool' data-ref="258L1Used">L1Used</dfn> = <b>false</b>;</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>  <i>// Process nested loops first.</i></td></tr>
<tr><th id="1134">1134</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a>::<a class="typedef" href="../../../include/llvm/Analysis/LoopInfo.h.html#llvm::LoopBase{llvm::MachineBasicBlock,llvm::MachineLoop}::iterator" title='llvm::LoopBase&lt;llvm::MachineBasicBlock, llvm::MachineLoop&gt;::iterator' data-type='typename std::vector&lt;MachineLoop *&gt;::const_iterator' data-ref="llvm::LoopBase{llvm::MachineBasicBlock,llvm::MachineLoop}::iterator">iterator</a> <dfn class="local col9 decl" id="259I" title='I' data-type='MachineLoop::iterator' data-ref="259I">I</dfn> = <a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase5beginEv" title='llvm::LoopBase::begin' data-ref="_ZNK4llvm8LoopBase5beginEv">begin</a>(), <dfn class="local col0 decl" id="260E" title='E' data-type='MachineLoop::iterator' data-ref="260E">E</dfn> = <a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase3endEv" title='llvm::LoopBase::end' data-ref="_ZNK4llvm8LoopBase3endEv">end</a>(); <a class="local col9 ref" href="#259I" title='I' data-ref="259I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#260E" title='E' data-ref="260E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#259I" title='I' data-ref="259I">I</a>) {</td></tr>
<tr><th id="1135">1135</th><td>    <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_" title='(anonymous namespace)::HexagonHardwareLoops::convertToHardwareLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_">convertToHardwareLoop</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#259I" title='I' data-ref="259I">I</a>, <span class='refarg'><a class="local col4 ref" href="#254RecL0used" title='RecL0used' data-ref="254RecL0used">RecL0used</a></span>, <span class='refarg'><a class="local col5 ref" href="#255RecL1used" title='RecL1used' data-ref="255RecL1used">RecL1used</a></span>);</td></tr>
<tr><th id="1136">1136</th><td>    <a class="local col7 ref" href="#257L0Used" title='L0Used' data-ref="257L0Used">L0Used</a> |= <a class="local col4 ref" href="#254RecL0used" title='RecL0used' data-ref="254RecL0used">RecL0used</a>;</td></tr>
<tr><th id="1137">1137</th><td>    <a class="local col8 ref" href="#258L1Used" title='L1Used' data-ref="258L1Used">L1Used</a> |= <a class="local col5 ref" href="#255RecL1used" title='RecL1used' data-ref="255RecL1used">RecL1used</a>;</td></tr>
<tr><th id="1138">1138</th><td>  }</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>  <i>// If a nested loop has been converted, then we can't convert this loop.</i></td></tr>
<tr><th id="1141">1141</th><td>  <b>if</b> (<a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> &amp;&amp; <a class="local col7 ref" href="#257L0Used" title='L0Used' data-ref="257L0Used">L0Used</a> &amp;&amp; <a class="local col8 ref" href="#258L1Used" title='L1Used' data-ref="258L1Used">L1Used</a>)</td></tr>
<tr><th id="1142">1142</th><td>    <b>return</b> <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a>;</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="261LOOP_i" title='LOOP_i' data-type='unsigned int' data-ref="261LOOP_i">LOOP_i</dfn>;</td></tr>
<tr><th id="1145">1145</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="262LOOP_r" title='LOOP_r' data-type='unsigned int' data-ref="262LOOP_r">LOOP_r</dfn>;</td></tr>
<tr><th id="1146">1146</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="263ENDLOOP" title='ENDLOOP' data-type='unsigned int' data-ref="263ENDLOOP">ENDLOOP</dfn>;</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>  <i>// Flag used to track loopN instruction:</i></td></tr>
<tr><th id="1149">1149</th><td><i>  // 1 - Hardware loop is being generated for the inner most loop.</i></td></tr>
<tr><th id="1150">1150</th><td><i>  // 0 - Hardware loop is being generated for the outer loop.</i></td></tr>
<tr><th id="1151">1151</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="264IsInnerHWLoop" title='IsInnerHWLoop' data-type='unsigned int' data-ref="264IsInnerHWLoop">IsInnerHWLoop</dfn> = <var>1</var>;</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>  <b>if</b> (<a class="local col7 ref" href="#257L0Used" title='L0Used' data-ref="257L0Used">L0Used</a>) {</td></tr>
<tr><th id="1154">1154</th><td>    LOOP_i = Hexagon::<span class='error' title="no member named &apos;J2_loop1i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1i</span>;</td></tr>
<tr><th id="1155">1155</th><td>    LOOP_r = Hexagon::<span class='error' title="no member named &apos;J2_loop1r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1r</span>;</td></tr>
<tr><th id="1156">1156</th><td>    <a class="local col3 ref" href="#263ENDLOOP" title='ENDLOOP' data-ref="263ENDLOOP">ENDLOOP</a> = <span class='error' title="no member named &apos;ENDLOOP1&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ENDLOOP&apos;?">Hexagon</span>::<a class="local col3 ref" href="#263ENDLOOP" title='ENDLOOP' data-ref="263ENDLOOP">ENDLOOP1</a>;</td></tr>
<tr><th id="1157">1157</th><td>    <a class="local col4 ref" href="#264IsInnerHWLoop" title='IsInnerHWLoop' data-ref="264IsInnerHWLoop">IsInnerHWLoop</a> = <var>0</var>;</td></tr>
<tr><th id="1158">1158</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1159">1159</th><td>    LOOP_i = Hexagon::<span class='error' title="no member named &apos;J2_loop0i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0i</span>;</td></tr>
<tr><th id="1160">1160</th><td>    LOOP_r = Hexagon::<span class='error' title="no member named &apos;J2_loop0r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0r</span>;</td></tr>
<tr><th id="1161">1161</th><td>    ENDLOOP = Hexagon::<span class='error' title="no member named &apos;ENDLOOP0&apos; in namespace &apos;llvm::Hexagon&apos;">ENDLOOP0</span>;</td></tr>
<tr><th id="1162">1162</th><td>  }</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td><u>#<span data-ppcond="1164">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1165">1165</th><td>  <i>// Stop trying after reaching the limit (if any).</i></td></tr>
<tr><th id="1166">1166</th><td>  <em>int</em> <dfn class="local col5 decl" id="265Limit" title='Limit' data-type='int' data-ref="265Limit">Limit</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HWLoopLimit" title='HWLoopLimit' data-use='m' data-ref="HWLoopLimit">HWLoopLimit</a>;</td></tr>
<tr><th id="1167">1167</th><td>  <b>if</b> (<a class="local col5 ref" href="#265Limit" title='Limit' data-ref="265Limit">Limit</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="1168">1168</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::Counter" title='(anonymous namespace)::HexagonHardwareLoops::Counter' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Counter">Counter</a> &gt;= <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HWLoopLimit" title='HWLoopLimit' data-use='m' data-ref="HWLoopLimit">HWLoopLimit</a>)</td></tr>
<tr><th id="1169">1169</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1170">1170</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::Counter" title='(anonymous namespace)::HexagonHardwareLoops::Counter' data-use='w' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Counter">Counter</a>++;</td></tr>
<tr><th id="1171">1171</th><td>  }</td></tr>
<tr><th id="1172">1172</th><td><u>#<span data-ppcond="1164">endif</span></u></td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>  <i>// Does the loop contain any invalid instructions?</i></td></tr>
<tr><th id="1175">1175</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb" title='(anonymous namespace)::HexagonHardwareLoops::containsInvalidInstruction' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops26containsInvalidInstructionEPN4llvm11MachineLoopEb">containsInvalidInstruction</a>(<a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>, <a class="local col4 ref" href="#264IsInnerHWLoop" title='IsInnerHWLoop' data-ref="264IsInnerHWLoop">IsInnerHWLoop</a>))</td></tr>
<tr><th id="1176">1176</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="266LastMBB" title='LastMBB' data-type='llvm::MachineBasicBlock *' data-ref="266LastMBB">LastMBB</dfn> = <a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop20findLoopControlBlockEv" title='llvm::MachineLoop::findLoopControlBlock' data-ref="_ZN4llvm11MachineLoop20findLoopControlBlockEv">findLoopControlBlock</a>();</td></tr>
<tr><th id="1179">1179</th><td>  <i>// Don't generate hw loop if the loop has more than one exit.</i></td></tr>
<tr><th id="1180">1180</th><td>  <b>if</b> (!<a class="local col6 ref" href="#266LastMBB" title='LastMBB' data-ref="266LastMBB">LastMBB</a>)</td></tr>
<tr><th id="1181">1181</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="267LastI" title='LastI' data-type='MachineBasicBlock::iterator' data-ref="267LastI">LastI</dfn> = <a class="local col6 ref" href="#266LastMBB" title='LastMBB' data-ref="266LastMBB">LastMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1184">1184</th><td>  <b>if</b> (<a class="local col7 ref" href="#267LastI" title='LastI' data-ref="267LastI">LastI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#266LastMBB" title='LastMBB' data-ref="266LastMBB">LastMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1185">1185</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>  <i>// Is the induction variable bump feeding the latch condition?</i></td></tr>
<tr><th id="1188">1188</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE" title='(anonymous namespace)::HexagonHardwareLoops::fixupInductionVariable' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">fixupInductionVariable</a>(<a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>))</td></tr>
<tr><th id="1189">1189</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>  <i>// Ensure the loop has a preheader: the loop instruction will be</i></td></tr>
<tr><th id="1192">1192</th><td><i>  // placed there.</i></td></tr>
<tr><th id="1193">1193</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="268Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="268Preheader">Preheader</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MLI" title='(anonymous namespace)::HexagonHardwareLoops::MLI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb" title='llvm::MachineLoopInfo::findLoopPreheader' data-ref="_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb">findLoopPreheader</a>(<a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SpecPreheader" title='SpecPreheader' data-use='m' data-ref="SpecPreheader">SpecPreheader</a>);</td></tr>
<tr><th id="1194">1194</th><td>  <b>if</b> (!<a class="local col8 ref" href="#268Preheader" title='Preheader' data-ref="268Preheader">Preheader</a>) {</td></tr>
<tr><th id="1195">1195</th><td>    <a class="local col8 ref" href="#268Preheader" title='Preheader' data-ref="268Preheader">Preheader</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE" title='(anonymous namespace)::HexagonHardwareLoops::createPreheaderForLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE">createPreheaderForLoop</a>(<a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>);</td></tr>
<tr><th id="1196">1196</th><td>    <b>if</b> (!<a class="local col8 ref" href="#268Preheader" title='Preheader' data-ref="268Preheader">Preheader</a>)</td></tr>
<tr><th id="1197">1197</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1198">1198</th><td>  }</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="269InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="269InsertPos">InsertPos</dfn> = <a class="local col8 ref" href="#268Preheader" title='Preheader' data-ref="268Preheader">Preheader</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="270OldInsts" title='OldInsts' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="270OldInsts">OldInsts</dfn>;</td></tr>
<tr><th id="1203">1203</th><td>  <i>// Are we able to determine the trip count for the loop?</i></td></tr>
<tr><th id="1204">1204</th><td>  <a class="tu type" href="#(anonymousnamespace)::CountValue" title='(anonymous namespace)::CountValue' data-ref="(anonymousnamespace)::CountValue">CountValue</a> *<dfn class="local col1 decl" id="271TripCount" title='TripCount' data-type='(anonymous namespace)::CountValue *' data-ref="271TripCount">TripCount</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::HexagonHardwareLoops::getLoopTripCount' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">getLoopTripCount</a>(<a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>, <span class='refarg'><a class="local col0 ref" href="#270OldInsts" title='OldInsts' data-ref="270OldInsts">OldInsts</a></span>);</td></tr>
<tr><th id="1205">1205</th><td>  <b>if</b> (!<a class="local col1 ref" href="#271TripCount" title='TripCount' data-ref="271TripCount">TripCount</a>)</td></tr>
<tr><th id="1206">1206</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <i>// Is the trip count available in the preheader?</i></td></tr>
<tr><th id="1209">1209</th><td>  <b>if</b> (<a class="local col1 ref" href="#271TripCount" title='TripCount' data-ref="271TripCount">TripCount</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_110CountValue5isRegEv" title='(anonymous namespace)::CountValue::isReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1210">1210</th><td>    <i>// There will be a use of the register inserted into the preheader,</i></td></tr>
<tr><th id="1211">1211</th><td><i>    // so make sure that the register is actually defined at that point.</i></td></tr>
<tr><th id="1212">1212</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="272TCDef" title='TCDef' data-type='llvm::MachineInstr *' data-ref="272TCDef">TCDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#271TripCount" title='TripCount' data-ref="271TripCount">TripCount</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_110CountValue6getRegEv" title='(anonymous namespace)::CountValue::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue6getRegEv">getReg</a>());</td></tr>
<tr><th id="1213">1213</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="273BBDef" title='BBDef' data-type='llvm::MachineBasicBlock *' data-ref="273BBDef">BBDef</dfn> = <a class="local col2 ref" href="#272TCDef" title='TCDef' data-ref="272TCDef">TCDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1214">1214</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col3 ref" href="#273BBDef" title='BBDef' data-ref="273BBDef">BBDef</a>, <a class="local col8 ref" href="#268Preheader" title='Preheader' data-ref="268Preheader">Preheader</a>))</td></tr>
<tr><th id="1215">1215</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1216">1216</th><td>  }</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>  <i>// Determine the loop start.</i></td></tr>
<tr><th id="1219">1219</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="274TopBlock" title='TopBlock' data-type='llvm::MachineBasicBlock *' data-ref="274TopBlock">TopBlock</dfn> = <a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop11getTopBlockEv" title='llvm::MachineLoop::getTopBlock' data-ref="_ZN4llvm11MachineLoop11getTopBlockEv">getTopBlock</a>();</td></tr>
<tr><th id="1220">1220</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="275ExitingBlock" title='ExitingBlock' data-type='llvm::MachineBasicBlock *' data-ref="275ExitingBlock">ExitingBlock</dfn> = <a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop20findLoopControlBlockEv" title='llvm::MachineLoop::findLoopControlBlock' data-ref="_ZN4llvm11MachineLoop20findLoopControlBlockEv">findLoopControlBlock</a>();</td></tr>
<tr><th id="1221">1221</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="276LoopStart" title='LoopStart' data-type='llvm::MachineBasicBlock *' data-ref="276LoopStart">LoopStart</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1222">1222</th><td>  <b>if</b> (<a class="local col5 ref" href="#275ExitingBlock" title='ExitingBlock' data-ref="275ExitingBlock">ExitingBlock</a> !=  <a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>()) {</td></tr>
<tr><th id="1223">1223</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="277TB" title='TB' data-type='llvm::MachineBasicBlock *' data-ref="277TB">TB</dfn> = <b>nullptr</b>, *<dfn class="local col8 decl" id="278FB" title='FB' data-type='llvm::MachineBasicBlock *' data-ref="278FB">FB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1224">1224</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="279Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="279Cond">Cond</dfn>;</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col5 ref" href="#275ExitingBlock" title='ExitingBlock' data-ref="275ExitingBlock">ExitingBlock</a></span>, <span class='refarg'><a class="local col7 ref" href="#277TB" title='TB' data-ref="277TB">TB</a></span>, <span class='refarg'><a class="local col8 ref" href="#278FB" title='FB' data-ref="278FB">FB</a></span>, <span class='refarg'><a class="local col9 ref" href="#279Cond" title='Cond' data-ref="279Cond">Cond</a></span>, <b>false</b>))</td></tr>
<tr><th id="1227">1227</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td>    <b>if</b> (<a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col7 ref" href="#277TB" title='TB' data-ref="277TB">TB</a>))</td></tr>
<tr><th id="1230">1230</th><td>      <a class="local col6 ref" href="#276LoopStart" title='LoopStart' data-ref="276LoopStart">LoopStart</a> = <a class="local col7 ref" href="#277TB" title='TB' data-ref="277TB">TB</a>;</td></tr>
<tr><th id="1231">1231</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col8 ref" href="#278FB" title='FB' data-ref="278FB">FB</a>))</td></tr>
<tr><th id="1232">1232</th><td>      <a class="local col6 ref" href="#276LoopStart" title='LoopStart' data-ref="276LoopStart">LoopStart</a> = <a class="local col8 ref" href="#278FB" title='FB' data-ref="278FB">FB</a>;</td></tr>
<tr><th id="1233">1233</th><td>    <b>else</b></td></tr>
<tr><th id="1234">1234</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1235">1235</th><td>  }</td></tr>
<tr><th id="1236">1236</th><td>  <b>else</b></td></tr>
<tr><th id="1237">1237</th><td>    <a class="local col6 ref" href="#276LoopStart" title='LoopStart' data-ref="276LoopStart">LoopStart</a> = <a class="local col4 ref" href="#274TopBlock" title='TopBlock' data-ref="274TopBlock">TopBlock</a>;</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>  <i>// Convert the loop to a hardware loop.</i></td></tr>
<tr><th id="1240">1240</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hwloops&quot;)) { dbgs() &lt;&lt; &quot;Change to hardware loop at &quot;; L-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Change to hardware loop at "</q>; <a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm11MachineLoop4dumpEv" title='llvm::MachineLoop::dump' data-ref="_ZNK4llvm11MachineLoop4dumpEv">dump</a>());</td></tr>
<tr><th id="1241">1241</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col0 decl" id="280DL" title='DL' data-type='llvm::DebugLoc' data-ref="280DL">DL</dfn>;</td></tr>
<tr><th id="1242">1242</th><td>  <b>if</b> (<a class="local col9 ref" href="#269InsertPos" title='InsertPos' data-ref="269InsertPos">InsertPos</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#268Preheader" title='Preheader' data-ref="268Preheader">Preheader</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1243">1243</th><td>    <a class="local col0 ref" href="#280DL" title='DL' data-ref="280DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col9 ref" href="#269InsertPos" title='InsertPos' data-ref="269InsertPos">InsertPos</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>  <b>if</b> (<a class="local col1 ref" href="#271TripCount" title='TripCount' data-ref="271TripCount">TripCount</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_110CountValue5isRegEv" title='(anonymous namespace)::CountValue::isReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1246">1246</th><td>    <i>// Create a copy of the loop count register.</i></td></tr>
<tr><th id="1247">1247</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="281CountReg" title='CountReg' data-type='unsigned int' data-ref="281CountReg">CountReg</dfn> = MRI-&gt;createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="1248">1248</th><td>    BuildMI(*Preheader, InsertPos, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), CountReg)</td></tr>
<tr><th id="1249">1249</th><td>      .addReg(TripCount-&gt;getReg(), <var>0</var>, TripCount-&gt;getSubReg());</td></tr>
<tr><th id="1250">1250</th><td>    <i>// Add the Loop instruction to the beginning of the loop.</i></td></tr>
<tr><th id="1251">1251</th><td>    BuildMI(*Preheader, InsertPos, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(LOOP_r)).addMBB(LoopStart)</td></tr>
<tr><th id="1252">1252</th><td>      .addReg(CountReg);</td></tr>
<tr><th id="1253">1253</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1254">1254</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TripCount-&gt;isImm() &amp;&amp; &quot;Expecting immediate value for trip count&quot;) ? void (0) : __assert_fail (&quot;TripCount-&gt;isImm() &amp;&amp; \&quot;Expecting immediate value for trip count\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1254, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#271TripCount" title='TripCount' data-ref="271TripCount">TripCount</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_110CountValue5isImmEv" title='(anonymous namespace)::CountValue::isImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue5isImmEv">isImm</a>() &amp;&amp; <q>"Expecting immediate value for trip count"</q>);</td></tr>
<tr><th id="1255">1255</th><td>    <i>// Add the Loop immediate instruction to the beginning of the loop,</i></td></tr>
<tr><th id="1256">1256</th><td><i>    // if the immediate fits in the instructions.  Otherwise, we need to</i></td></tr>
<tr><th id="1257">1257</th><td><i>    // create a new virtual register.</i></td></tr>
<tr><th id="1258">1258</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="282CountImm" title='CountImm' data-type='int64_t' data-ref="282CountImm">CountImm</dfn> = <a class="local col1 ref" href="#271TripCount" title='TripCount' data-ref="271TripCount">TripCount</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_110CountValue6getImmEv" title='(anonymous namespace)::CountValue::getImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_110CountValue6getImmEv">getImm</a>();</td></tr>
<tr><th id="1259">1259</th><td>    <b>if</b> (!TII-&gt;isValidOffset(LOOP_i, CountImm, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">TRI</span>)) {</td></tr>
<tr><th id="1260">1260</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="283CountReg" title='CountReg' data-type='unsigned int' data-ref="283CountReg">CountReg</dfn> = MRI-&gt;createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="1261">1261</th><td>      BuildMI(*Preheader, InsertPos, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>), CountReg)</td></tr>
<tr><th id="1262">1262</th><td>        .addImm(CountImm);</td></tr>
<tr><th id="1263">1263</th><td>      BuildMI(*Preheader, InsertPos, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(LOOP_r))</td></tr>
<tr><th id="1264">1264</th><td>        .addMBB(LoopStart).addReg(CountReg);</td></tr>
<tr><th id="1265">1265</th><td>    } <b>else</b></td></tr>
<tr><th id="1266">1266</th><td>      BuildMI(*Preheader, InsertPos, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(LOOP_i))</td></tr>
<tr><th id="1267">1267</th><td>        .addMBB(LoopStart).addImm(CountImm);</td></tr>
<tr><th id="1268">1268</th><td>  }</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <i>// Make sure the loop start always has a reference in the CFG.  We need</i></td></tr>
<tr><th id="1271">1271</th><td><i>  // to create a BlockAddress operand to get this mechanism to work both the</i></td></tr>
<tr><th id="1272">1272</th><td><i>  // MachineBasicBlock and BasicBlock objects need the flag set.</i></td></tr>
<tr><th id="1273">1273</th><td>  <a class="local col6 ref" href="#276LoopStart" title='LoopStart' data-ref="276LoopStart">LoopStart</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18setHasAddressTakenEv" title='llvm::MachineBasicBlock::setHasAddressTaken' data-ref="_ZN4llvm17MachineBasicBlock18setHasAddressTakenEv">setHasAddressTaken</a>();</td></tr>
<tr><th id="1274">1274</th><td>  <i>// This line is needed to set the hasAddressTaken flag on the BasicBlock</i></td></tr>
<tr><th id="1275">1275</th><td><i>  // object.</i></td></tr>
<tr><th id="1276">1276</th><td>  <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::BlockAddress" title='llvm::BlockAddress' data-ref="llvm::BlockAddress">BlockAddress</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm12BlockAddress3getEPNS_10BasicBlockE" title='llvm::BlockAddress::get' data-ref="_ZN4llvm12BlockAddress3getEPNS_10BasicBlockE">get</a>(<b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *&gt;(<a class="local col6 ref" href="#276LoopStart" title='LoopStart' data-ref="276LoopStart">LoopStart</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>()));</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <i>// Replace the loop branch with an endloop instruction.</i></td></tr>
<tr><th id="1279">1279</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="284LastIDL" title='LastIDL' data-type='llvm::DebugLoc' data-ref="284LastIDL">LastIDL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#267LastI" title='LastI' data-ref="267LastI">LastI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1280">1280</th><td>  BuildMI(*LastMBB, LastI, LastIDL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(ENDLOOP)).addMBB(LoopStart);</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <i>// The loop ends with either:</i></td></tr>
<tr><th id="1283">1283</th><td><i>  //  - a conditional branch followed by an unconditional branch, or</i></td></tr>
<tr><th id="1284">1284</th><td><i>  //  - a conditional branch to the loop start.</i></td></tr>
<tr><th id="1285">1285</th><td>  <b>if</b> (LastI-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;J2_jumpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpt</span> ||</td></tr>
<tr><th id="1286">1286</th><td>      LastI-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;J2_jumpf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpf</span>) {</td></tr>
<tr><th id="1287">1287</th><td>    <i>// Delete one and change/add an uncond. branch to out of the loop.</i></td></tr>
<tr><th id="1288">1288</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="285BranchTarget" title='BranchTarget' data-type='llvm::MachineBasicBlock *' data-ref="285BranchTarget">BranchTarget</dfn> = <a class="local col7 ref" href="#267LastI" title='LastI' data-ref="267LastI">LastI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1289">1289</th><td>    <a class="local col7 ref" href="#267LastI" title='LastI' data-ref="267LastI">LastI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col6 ref" href="#266LastMBB" title='LastMBB' data-ref="266LastMBB">LastMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#267LastI" title='LastI' data-ref="267LastI">LastI</a>);</td></tr>
<tr><th id="1290">1290</th><td>    <b>if</b> (!<a class="local col3 ref" href="#253L" title='L' data-ref="253L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col5 ref" href="#285BranchTarget" title='BranchTarget' data-ref="285BranchTarget">BranchTarget</a>)) {</td></tr>
<tr><th id="1291">1291</th><td>      <b>if</b> (<a class="local col7 ref" href="#267LastI" title='LastI' data-ref="267LastI">LastI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#266LastMBB" title='LastMBB' data-ref="266LastMBB">LastMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1292">1292</th><td>        <a class="local col7 ref" href="#267LastI" title='LastI' data-ref="267LastI">LastI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col6 ref" href="#266LastMBB" title='LastMBB' data-ref="266LastMBB">LastMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#267LastI" title='LastI' data-ref="267LastI">LastI</a>);</td></tr>
<tr><th id="1293">1293</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>0</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="286Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 0&gt;' data-ref="286Cond">Cond</dfn>;</td></tr>
<tr><th id="1294">1294</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::HexagonInstrInfo::insertBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col6 ref" href="#266LastMBB" title='LastMBB' data-ref="266LastMBB">LastMBB</a></span>, <a class="local col5 ref" href="#285BranchTarget" title='BranchTarget' data-ref="285BranchTarget">BranchTarget</a>, <b>nullptr</b>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#286Cond" title='Cond' data-ref="286Cond">Cond</a>, <a class="local col4 ref" href="#284LastIDL" title='LastIDL' data-ref="284LastIDL">LastIDL</a>);</td></tr>
<tr><th id="1295">1295</th><td>    }</td></tr>
<tr><th id="1296">1296</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1297">1297</th><td>    <i>// Conditional branch to loop start; just delete it.</i></td></tr>
<tr><th id="1298">1298</th><td>    <a class="local col6 ref" href="#266LastMBB" title='LastMBB' data-ref="266LastMBB">LastMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#267LastI" title='LastI' data-ref="267LastI">LastI</a>);</td></tr>
<tr><th id="1299">1299</th><td>  }</td></tr>
<tr><th id="1300">1300</th><td>  <b>delete</b> <a class="local col1 ref" href="#271TripCount" title='TripCount' data-ref="271TripCount">TripCount</a>;</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>  <i>// The induction operation and the comparison may now be</i></td></tr>
<tr><th id="1303">1303</th><td><i>  // unneeded. If these are unneeded, then remove them.</i></td></tr>
<tr><th id="1304">1304</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="287i" title='i' data-type='unsigned int' data-ref="287i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#287i" title='i' data-ref="287i">i</a> &lt; <a class="local col0 ref" href="#270OldInsts" title='OldInsts' data-ref="270OldInsts">OldInsts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col7 ref" href="#287i" title='i' data-ref="287i">i</a>)</td></tr>
<tr><th id="1305">1305</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops12removeIfDeadEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonHardwareLoops::removeIfDead' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops12removeIfDeadEPN4llvm12MachineInstrE">removeIfDead</a>(<a class="local col0 ref" href="#270OldInsts" title='OldInsts' data-ref="270OldInsts">OldInsts</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#287i" title='i' data-ref="287i">i</a>]</a>);</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#87" title='NumHWLoops' data-ref="NumHWLoops">NumHWLoops</a>;</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>  <i>// Set RecL1used and RecL0used only after hardware loop has been</i></td></tr>
<tr><th id="1310">1310</th><td><i>  // successfully generated. Doing it earlier can cause wrong loop instruction</i></td></tr>
<tr><th id="1311">1311</th><td><i>  // to be used.</i></td></tr>
<tr><th id="1312">1312</th><td>  <b>if</b> (<a class="local col7 ref" href="#257L0Used" title='L0Used' data-ref="257L0Used">L0Used</a>) <i>// Loop0 was already used. So, the correct loop must be loop1.</i></td></tr>
<tr><th id="1313">1313</th><td>    <a class="local col5 ref" href="#255RecL1used" title='RecL1used' data-ref="255RecL1used">RecL1used</a> = <b>true</b>;</td></tr>
<tr><th id="1314">1314</th><td>  <b>else</b></td></tr>
<tr><th id="1315">1315</th><td>    <a class="local col4 ref" href="#254RecL0used" title='RecL0used' data-ref="254RecL0used">RecL0used</a> = <b>true</b>;</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1318">1318</th><td>}</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::HexagonHardwareLoops::orderBumpCompare' data-type='bool (anonymous namespace)::HexagonHardwareLoops::orderBumpCompare(llvm::MachineInstr * BumpI, llvm::MachineInstr * CmpI)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_">orderBumpCompare</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="288BumpI" title='BumpI' data-type='llvm::MachineInstr *' data-ref="288BumpI">BumpI</dfn>,</td></tr>
<tr><th id="1321">1321</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="289CmpI" title='CmpI' data-type='llvm::MachineInstr *' data-ref="289CmpI">CmpI</dfn>) {</td></tr>
<tr><th id="1322">1322</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BumpI != CmpI &amp;&amp; &quot;Bump and compare in the same instruction?&quot;) ? void (0) : __assert_fail (&quot;BumpI != CmpI &amp;&amp; \&quot;Bump and compare in the same instruction?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1322, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col8 ref" href="#288BumpI" title='BumpI' data-ref="288BumpI">BumpI</a> != <a class="local col9 ref" href="#289CmpI" title='CmpI' data-ref="289CmpI">CmpI</a> &amp;&amp; <q>"Bump and compare in the same instruction?"</q>);</td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="290BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="290BB">BB</dfn> = <a class="local col8 ref" href="#288BumpI" title='BumpI' data-ref="288BumpI">BumpI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1325">1325</th><td>  <b>if</b> (<a class="local col9 ref" href="#289CmpI" title='CmpI' data-ref="289CmpI">CmpI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col0 ref" href="#290BB" title='BB' data-ref="290BB">BB</a>)</td></tr>
<tr><th id="1326">1326</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td>  <b>using</b> <dfn class="local col1 typedef" id="291instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="291instr_iterator">instr_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a>;</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>  <i>// Check if things are in order to begin with.</i></td></tr>
<tr><th id="1331">1331</th><td>  <b>for</b> (<a class="local col1 typedef" href="#291instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="291instr_iterator">instr_iterator</a> <dfn class="local col2 decl" id="292I" title='I' data-type='instr_iterator' data-ref="292I">I</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col8 ref" href="#288BumpI" title='BumpI' data-ref="288BumpI">BumpI</a>), <dfn class="local col3 decl" id="293E" title='E' data-type='instr_iterator' data-ref="293E">E</dfn> = <a class="local col0 ref" href="#290BB" title='BB' data-ref="290BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="local col2 ref" href="#292I" title='I' data-ref="292I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#293E" title='E' data-ref="293E">E</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#292I" title='I' data-ref="292I">I</a>)</td></tr>
<tr><th id="1332">1332</th><td>    <b>if</b> (&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#292I" title='I' data-ref="292I">I</a> == <a class="local col9 ref" href="#289CmpI" title='CmpI' data-ref="289CmpI">CmpI</a>)</td></tr>
<tr><th id="1333">1333</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>  <i>// Out of order.</i></td></tr>
<tr><th id="1336">1336</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="294PredR" title='PredR' data-type='unsigned int' data-ref="294PredR">PredR</dfn> = <a class="local col9 ref" href="#289CmpI" title='CmpI' data-ref="289CmpI">CmpI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1337">1337</th><td>  <em>bool</em> <dfn class="local col5 decl" id="295FoundBump" title='FoundBump' data-type='bool' data-ref="295FoundBump">FoundBump</dfn> = <b>false</b>;</td></tr>
<tr><th id="1338">1338</th><td>  <a class="local col1 typedef" href="#291instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="291instr_iterator">instr_iterator</a> <dfn class="local col6 decl" id="296CmpIt" title='CmpIt' data-type='instr_iterator' data-ref="296CmpIt">CmpIt</dfn> = <a class="local col9 ref" href="#289CmpI" title='CmpI' data-ref="289CmpI">CmpI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <dfn class="local col7 decl" id="297NextIt" title='NextIt' data-type='instr_iterator' data-ref="297NextIt">NextIt</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col6 ref" href="#296CmpIt" title='CmpIt' data-ref="296CmpIt">CmpIt</a>);</td></tr>
<tr><th id="1339">1339</th><td>  <b>for</b> (<a class="local col1 typedef" href="#291instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="291instr_iterator">instr_iterator</a> <dfn class="local col8 decl" id="298I" title='I' data-type='instr_iterator' data-ref="298I">I</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#297NextIt" title='NextIt' data-ref="297NextIt">NextIt</a>, <dfn class="local col9 decl" id="299E" title='E' data-type='instr_iterator' data-ref="299E">E</dfn> = <a class="local col0 ref" href="#290BB" title='BB' data-ref="290BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="local col8 ref" href="#298I" title='I' data-ref="298I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#299E" title='E' data-ref="299E">E</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#298I" title='I' data-ref="298I">I</a>) {</td></tr>
<tr><th id="1340">1340</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="300In" title='In' data-type='llvm::MachineInstr *' data-ref="300In">In</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#298I" title='I' data-ref="298I">I</a>;</td></tr>
<tr><th id="1341">1341</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="301i" title='i' data-type='unsigned int' data-ref="301i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="302n" title='n' data-type='unsigned int' data-ref="302n">n</dfn> = <a class="local col0 ref" href="#300In" title='In' data-ref="300In">In</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#301i" title='i' data-ref="301i">i</a> &lt; <a class="local col2 ref" href="#302n" title='n' data-ref="302n">n</a>; ++<a class="local col1 ref" href="#301i" title='i' data-ref="301i">i</a>) {</td></tr>
<tr><th id="1342">1342</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="303MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="303MO">MO</dfn> = <a class="local col0 ref" href="#300In" title='In' data-ref="300In">In</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#301i" title='i' data-ref="301i">i</a>);</td></tr>
<tr><th id="1343">1343</th><td>      <b>if</b> (<a class="local col3 ref" href="#303MO" title='MO' data-ref="303MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#303MO" title='MO' data-ref="303MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1344">1344</th><td>        <b>if</b> (<a class="local col3 ref" href="#303MO" title='MO' data-ref="303MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#294PredR" title='PredR' data-ref="294PredR">PredR</a>)  <i>// Found an intervening use of PredR.</i></td></tr>
<tr><th id="1345">1345</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1346">1346</th><td>      }</td></tr>
<tr><th id="1347">1347</th><td>    }</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td>    <b>if</b> (<a class="local col0 ref" href="#300In" title='In' data-ref="300In">In</a> == <a class="local col8 ref" href="#288BumpI" title='BumpI' data-ref="288BumpI">BumpI</a>) {</td></tr>
<tr><th id="1350">1350</th><td>      <a class="local col0 ref" href="#290BB" title='BB' data-ref="290BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#288BumpI" title='BumpI' data-ref="288BumpI">BumpI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col0 ref" href="#290BB" title='BB' data-ref="290BB">BB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#289CmpI" title='CmpI' data-ref="289CmpI">CmpI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="1351">1351</th><td>      <a class="local col5 ref" href="#295FoundBump" title='FoundBump' data-ref="295FoundBump">FoundBump</a> = <b>true</b>;</td></tr>
<tr><th id="1352">1352</th><td>      <b>break</b>;</td></tr>
<tr><th id="1353">1353</th><td>    }</td></tr>
<tr><th id="1354">1354</th><td>  }</td></tr>
<tr><th id="1355">1355</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FoundBump &amp;&amp; &quot;Cannot determine instruction order&quot;) ? void (0) : __assert_fail (&quot;FoundBump &amp;&amp; \&quot;Cannot determine instruction order\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1355, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col5 ref" href="#295FoundBump" title='FoundBump' data-ref="295FoundBump">FoundBump</a> &amp;&amp; <q>"Cannot determine instruction order"</q>);</td></tr>
<tr><th id="1356">1356</th><td>  <b>return</b> <a class="local col5 ref" href="#295FoundBump" title='FoundBump' data-ref="295FoundBump">FoundBump</a>;</td></tr>
<tr><th id="1357">1357</th><td>}</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">/// This function is required to break recursion. Visiting phis in a loop may</i></td></tr>
<tr><th id="1360">1360</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">/// result in recursion during compilation. We break the recursion by making</i></td></tr>
<tr><th id="1361">1361</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">/// sure that we visit a MachineOperand and its definition in a</i></td></tr>
<tr><th id="1362">1362</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">/// MachineInstruction only once. If we attempt to visit more than once, then</i></td></tr>
<tr><th id="1363">1363</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">/// there is recursion, and will return false.</i></td></tr>
<tr><th id="1364">1364</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052" title='(anonymous namespace)::HexagonHardwareLoops::isLoopFeeder' data-type='bool (anonymous namespace)::HexagonHardwareLoops::isLoopFeeder(llvm::MachineLoop * L, llvm::MachineBasicBlock * A, llvm::MachineInstr * MI, const llvm::MachineOperand * MO, LoopFeederMap &amp; LoopFeederPhi) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">isLoopFeeder</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col4 decl" id="304L" title='L' data-type='llvm::MachineLoop *' data-ref="304L">L</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="305A" title='A' data-type='llvm::MachineBasicBlock *' data-ref="305A">A</dfn>,</td></tr>
<tr><th id="1365">1365</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="306MI" title='MI' data-type='llvm::MachineInstr *' data-ref="306MI">MI</dfn>,</td></tr>
<tr><th id="1366">1366</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="307MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="307MO">MO</dfn>,</td></tr>
<tr><th id="1367">1367</th><td>                                        <a class="tu typedef" href="#(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap" title='(anonymous namespace)::HexagonHardwareLoops::LoopFeederMap' data-type='std::map&lt;unsigned int, MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap">LoopFeederMap</a> &amp;<dfn class="local col8 decl" id="308LoopFeederPhi" title='LoopFeederPhi' data-type='LoopFeederMap &amp;' data-ref="308LoopFeederPhi">LoopFeederPhi</dfn>) <em>const</em> {</td></tr>
<tr><th id="1368">1368</th><td>  <b>if</b> (<a class="local col8 ref" href="#308LoopFeederPhi" title='LoopFeederPhi' data-ref="308LoopFeederPhi">LoopFeederPhi</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col7 ref" href="#307MO" title='MO' data-ref="307MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="local col8 ref" href="#308LoopFeederPhi" title='LoopFeederPhi' data-ref="308LoopFeederPhi">LoopFeederPhi</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>()) {</td></tr>
<tr><th id="1369">1369</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hwloops&quot;)) { dbgs() &lt;&lt; &quot;\nhw_loop head, &quot; &lt;&lt; printMBBReference(**L-&gt;block_begin()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nhw_loop head, "</q></td></tr>
<tr><th id="1370">1370</th><td>                      <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(**<a class="local col4 ref" href="#304L" title='L' data-ref="304L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase11block_beginEv" title='llvm::LoopBase::block_begin' data-ref="_ZNK4llvm8LoopBase11block_beginEv">block_begin</a>()));</td></tr>
<tr><th id="1371">1371</th><td>    <i>// Ignore all BBs that form Loop.</i></td></tr>
<tr><th id="1372">1372</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="309MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="309MBB">MBB</dfn> : <a class="local col4 ref" href="#304L" title='L' data-ref="304L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getBlocksEv" title='llvm::LoopBase::getBlocks' data-ref="_ZNK4llvm8LoopBase9getBlocksEv">getBlocks</a>()) {</td></tr>
<tr><th id="1373">1373</th><td>      <b>if</b> (<a class="local col5 ref" href="#305A" title='A' data-ref="305A">A</a> == <a class="local col9 ref" href="#309MBB" title='MBB' data-ref="309MBB">MBB</a>)</td></tr>
<tr><th id="1374">1374</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1375">1375</th><td>    }</td></tr>
<tr><th id="1376">1376</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="310Def" title='Def' data-type='llvm::MachineInstr *' data-ref="310Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#307MO" title='MO' data-ref="307MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1377">1377</th><td>    <a class="local col8 ref" href="#308LoopFeederPhi" title='LoopFeederPhi' data-ref="308LoopFeederPhi">LoopFeederPhi</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col7 ref" href="#307MO" title='MO' data-ref="307MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col0 ref" href="#310Def" title='Def' data-ref="310Def">Def</a></span>));</td></tr>
<tr><th id="1378">1378</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1379">1379</th><td>  } <b>else</b></td></tr>
<tr><th id="1380">1380</th><td>    <i>// Already visited node.</i></td></tr>
<tr><th id="1381">1381</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1382">1382</th><td>}</td></tr>
<tr><th id="1383">1383</th><td></td></tr>
<tr><th id="1384">1384</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824">/// Return true if a Phi may generate a value that can underflow.</i></td></tr>
<tr><th id="1385">1385</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824">/// This function calls loopCountMayWrapOrUnderFlow for each Phi operand.</i></td></tr>
<tr><th id="1386">1386</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824" title='(anonymous namespace)::HexagonHardwareLoops::phiMayWrapOrUnderflow' data-type='bool (anonymous namespace)::HexagonHardwareLoops::phiMayWrapOrUnderflow(llvm::MachineInstr * Phi, const llvm::MachineOperand * EndVal, llvm::MachineBasicBlock * MBB, llvm::MachineLoop * L, LoopFeederMap &amp; LoopFeederPhi) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824">phiMayWrapOrUnderflow</dfn>(</td></tr>
<tr><th id="1387">1387</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="311Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="311Phi">Phi</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="312EndVal" title='EndVal' data-type='const llvm::MachineOperand *' data-ref="312EndVal">EndVal</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="313MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="313MBB">MBB</dfn>,</td></tr>
<tr><th id="1388">1388</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col4 decl" id="314L" title='L' data-type='llvm::MachineLoop *' data-ref="314L">L</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap" title='(anonymous namespace)::HexagonHardwareLoops::LoopFeederMap' data-type='std::map&lt;unsigned int, MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap">LoopFeederMap</a> &amp;<dfn class="local col5 decl" id="315LoopFeederPhi" title='LoopFeederPhi' data-type='LoopFeederMap &amp;' data-ref="315LoopFeederPhi">LoopFeederPhi</dfn>) <em>const</em> {</td></tr>
<tr><th id="1389">1389</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Phi-&gt;isPHI() &amp;&amp; &quot;Expecting a Phi.&quot;) ? void (0) : __assert_fail (&quot;Phi-&gt;isPHI() &amp;&amp; \&quot;Expecting a Phi.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1389, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#311Phi" title='Phi' data-ref="311Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <q>"Expecting a Phi."</q>);</td></tr>
<tr><th id="1390">1390</th><td>  <i>// Walk through each Phi, and its used operands. Make sure that</i></td></tr>
<tr><th id="1391">1391</th><td><i>  // if there is recursion in Phi, we won't generate hardware loops.</i></td></tr>
<tr><th id="1392">1392</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="316i" title='i' data-type='int' data-ref="316i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="317n" title='n' data-type='int' data-ref="317n">n</dfn> = <a class="local col1 ref" href="#311Phi" title='Phi' data-ref="311Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#316i" title='i' data-ref="316i">i</a> &lt; <a class="local col7 ref" href="#317n" title='n' data-ref="317n">n</a>; <a class="local col6 ref" href="#316i" title='i' data-ref="316i">i</a> += <var>2</var>)</td></tr>
<tr><th id="1393">1393</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052" title='(anonymous namespace)::HexagonHardwareLoops::isLoopFeeder' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052">isLoopFeeder</a>(<a class="local col4 ref" href="#314L" title='L' data-ref="314L">L</a>, <a class="local col3 ref" href="#313MBB" title='MBB' data-ref="313MBB">MBB</a>, <a class="local col1 ref" href="#311Phi" title='Phi' data-ref="311Phi">Phi</a>, &amp;(<a class="local col1 ref" href="#311Phi" title='Phi' data-ref="311Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#316i" title='i' data-ref="316i">i</a>)), <span class='refarg'><a class="local col5 ref" href="#315LoopFeederPhi" title='LoopFeederPhi' data-ref="315LoopFeederPhi">LoopFeederPhi</a></span>))</td></tr>
<tr><th id="1394">1394</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881" title='(anonymous namespace)::HexagonHardwareLoops::loopCountMayWrapOrUnderFlow' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">loopCountMayWrapOrUnderFlow</a>(&amp;(<a class="local col1 ref" href="#311Phi" title='Phi' data-ref="311Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#316i" title='i' data-ref="316i">i</a>)), <a class="local col2 ref" href="#312EndVal" title='EndVal' data-ref="312EndVal">EndVal</a>,</td></tr>
<tr><th id="1395">1395</th><td>                                      <a class="local col1 ref" href="#311Phi" title='Phi' data-ref="311Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="local col4 ref" href="#314L" title='L' data-ref="314L">L</a>, <span class='refarg'><a class="local col5 ref" href="#315LoopFeederPhi" title='LoopFeederPhi' data-ref="315LoopFeederPhi">LoopFeederPhi</a></span>))</td></tr>
<tr><th id="1396">1396</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1397">1397</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1398">1398</th><td>}</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// Return true if the induction variable can underflow in the first iteration.</i></td></tr>
<tr><th id="1401">1401</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// An example, is an initial unsigned value that is 0 and is decrement in the</i></td></tr>
<tr><th id="1402">1402</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// first itertion of a do-while loop.  In this case, we cannot generate a</i></td></tr>
<tr><th id="1403">1403</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// hardware loop because the endloop instruction does not decrement the loop</i></td></tr>
<tr><th id="1404">1404</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// counter if it is &lt;= 1. We only need to perform this analysis if the</i></td></tr>
<tr><th id="1405">1405</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// initial value is a register.</i></td></tr>
<tr><th id="1406">1406</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">///</i></td></tr>
<tr><th id="1407">1407</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// This function assumes the initial value may underfow unless proven</i></td></tr>
<tr><th id="1408">1408</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// otherwise. If the type is signed, then we don't care because signed</i></td></tr>
<tr><th id="1409">1409</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// underflow is undefined. We attempt to prove the initial value is not</i></td></tr>
<tr><th id="1410">1410</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// zero by perfoming a crude analysis of the loop counter. This function</i></td></tr>
<tr><th id="1411">1411</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// checks if the initial value is used in any comparison prior to the loop</i></td></tr>
<tr><th id="1412">1412</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// and, if so, assumes the comparison is a range check. This is inexact,</i></td></tr>
<tr><th id="1413">1413</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">/// but will catch the simple cases.</i></td></tr>
<tr><th id="1414">1414</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881" title='(anonymous namespace)::HexagonHardwareLoops::loopCountMayWrapOrUnderFlow' data-type='bool (anonymous namespace)::HexagonHardwareLoops::loopCountMayWrapOrUnderFlow(const llvm::MachineOperand * InitVal, const llvm::MachineOperand * EndVal, llvm::MachineBasicBlock * MBB, llvm::MachineLoop * L, LoopFeederMap &amp; LoopFeederPhi) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">loopCountMayWrapOrUnderFlow</dfn>(</td></tr>
<tr><th id="1415">1415</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="318InitVal" title='InitVal' data-type='const llvm::MachineOperand *' data-ref="318InitVal">InitVal</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="319EndVal" title='EndVal' data-type='const llvm::MachineOperand *' data-ref="319EndVal">EndVal</dfn>,</td></tr>
<tr><th id="1416">1416</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="320MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="320MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col1 decl" id="321L" title='L' data-type='llvm::MachineLoop *' data-ref="321L">L</dfn>,</td></tr>
<tr><th id="1417">1417</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap" title='(anonymous namespace)::HexagonHardwareLoops::LoopFeederMap' data-type='std::map&lt;unsigned int, MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonHardwareLoops::LoopFeederMap">LoopFeederMap</a> &amp;<dfn class="local col2 decl" id="322LoopFeederPhi" title='LoopFeederPhi' data-type='LoopFeederMap &amp;' data-ref="322LoopFeederPhi">LoopFeederPhi</dfn>) <em>const</em> {</td></tr>
<tr><th id="1418">1418</th><td>  <i>// Only check register values since they are unknown.</i></td></tr>
<tr><th id="1419">1419</th><td>  <b>if</b> (!<a class="local col8 ref" href="#318InitVal" title='InitVal' data-ref="318InitVal">InitVal</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1420">1420</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td>  <b>if</b> (!<a class="local col9 ref" href="#319EndVal" title='EndVal' data-ref="319EndVal">EndVal</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1423">1423</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>  <i>// A register value that is assigned an immediate is a known value, and it</i></td></tr>
<tr><th id="1426">1426</th><td><i>  // won't underflow in the first iteration.</i></td></tr>
<tr><th id="1427">1427</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="323Imm" title='Imm' data-type='int64_t' data-ref="323Imm">Imm</dfn>;</td></tr>
<tr><th id="1428">1428</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(*<a class="local col8 ref" href="#318InitVal" title='InitVal' data-ref="318InitVal">InitVal</a>, <span class='refarg'><a class="local col3 ref" href="#323Imm" title='Imm' data-ref="323Imm">Imm</a></span>))</td></tr>
<tr><th id="1429">1429</th><td>    <b>return</b> (<a class="local col9 ref" href="#319EndVal" title='EndVal' data-ref="319EndVal">EndVal</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col3 ref" href="#323Imm" title='Imm' data-ref="323Imm">Imm</a>);</td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="324Reg" title='Reg' data-type='unsigned int' data-ref="324Reg">Reg</dfn> = <a class="local col8 ref" href="#318InitVal" title='InitVal' data-ref="318InitVal">InitVal</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td>  <i>// We don't know the value of a physical register.</i></td></tr>
<tr><th id="1434">1434</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#324Reg" title='Reg' data-ref="324Reg">Reg</a>))</td></tr>
<tr><th id="1435">1435</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="325Def" title='Def' data-type='llvm::MachineInstr *' data-ref="325Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#324Reg" title='Reg' data-ref="324Reg">Reg</a>);</td></tr>
<tr><th id="1438">1438</th><td>  <b>if</b> (!<a class="local col5 ref" href="#325Def" title='Def' data-ref="325Def">Def</a>)</td></tr>
<tr><th id="1439">1439</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td>  <i>// If the initial value is a Phi or copy and the operands may not underflow,</i></td></tr>
<tr><th id="1442">1442</th><td><i>  // then the definition cannot be underflow either.</i></td></tr>
<tr><th id="1443">1443</th><td>  <b>if</b> (<a class="local col5 ref" href="#325Def" title='Def' data-ref="325Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; !<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824" title='(anonymous namespace)::HexagonHardwareLoops::phiMayWrapOrUnderflow' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops21phiMayWrapOrUnderflowEPN4llvm12MachineInstrEPKNS1_14MachineOperandEPNS1_17MachineBasicBlockEPNS1_11MachineLo11279824">phiMayWrapOrUnderflow</a>(<a class="local col5 ref" href="#325Def" title='Def' data-ref="325Def">Def</a>, <a class="local col9 ref" href="#319EndVal" title='EndVal' data-ref="319EndVal">EndVal</a>, <a class="local col5 ref" href="#325Def" title='Def' data-ref="325Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(),</td></tr>
<tr><th id="1444">1444</th><td>                                             <a class="local col1 ref" href="#321L" title='L' data-ref="321L">L</a>, <span class='refarg'><a class="local col2 ref" href="#322LoopFeederPhi" title='LoopFeederPhi' data-ref="322LoopFeederPhi">LoopFeederPhi</a></span>))</td></tr>
<tr><th id="1445">1445</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1446">1446</th><td>  <b>if</b> (<a class="local col5 ref" href="#325Def" title='Def' data-ref="325Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; !<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881" title='(anonymous namespace)::HexagonHardwareLoops::loopCountMayWrapOrUnderFlow' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881">loopCountMayWrapOrUnderFlow</a>(&amp;(<a class="local col5 ref" href="#325Def" title='Def' data-ref="325Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)),</td></tr>
<tr><th id="1447">1447</th><td>                                                    <a class="local col9 ref" href="#319EndVal" title='EndVal' data-ref="319EndVal">EndVal</a>, <a class="local col5 ref" href="#325Def" title='Def' data-ref="325Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(),</td></tr>
<tr><th id="1448">1448</th><td>                                                    <a class="local col1 ref" href="#321L" title='L' data-ref="321L">L</a>, <span class='refarg'><a class="local col2 ref" href="#322LoopFeederPhi" title='LoopFeederPhi' data-ref="322LoopFeederPhi">LoopFeederPhi</a></span>))</td></tr>
<tr><th id="1449">1449</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td>  <i>// Iterate over the uses of the initial value. If the initial value is used</i></td></tr>
<tr><th id="1452">1452</th><td><i>  // in a compare, then we assume this is a range check that ensures the loop</i></td></tr>
<tr><th id="1453">1453</th><td><i>  // doesn't underflow. This is not an exact test and should be improved.</i></td></tr>
<tr><th id="1454">1454</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::use_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_nodbg_iterator">use_instr_nodbg_iterator</a> <dfn class="local col6 decl" id="326I" title='I' data-type='MachineRegisterInfo::use_instr_nodbg_iterator' data-ref="326I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</a>(<a class="local col4 ref" href="#324Reg" title='Reg' data-ref="324Reg">Reg</a>),</td></tr>
<tr><th id="1455">1455</th><td>         <dfn class="local col7 decl" id="327E" title='E' data-type='MachineRegisterInfo::use_instr_nodbg_iterator' data-ref="327E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv" title='llvm::MachineRegisterInfo::use_instr_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv">use_instr_nodbg_end</a>(); <a class="local col6 ref" href="#326I" title='I' data-ref="326I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#327E" title='E' data-ref="327E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col6 ref" href="#326I" title='I' data-ref="326I">I</a>) {</td></tr>
<tr><th id="1456">1456</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="328MI" title='MI' data-type='llvm::MachineInstr *' data-ref="328MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col6 ref" href="#326I" title='I' data-ref="326I">I</a>;</td></tr>
<tr><th id="1457">1457</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="329CmpReg1" title='CmpReg1' data-type='unsigned int' data-ref="329CmpReg1">CmpReg1</dfn> = <var>0</var>, <dfn class="local col0 decl" id="330CmpReg2" title='CmpReg2' data-type='unsigned int' data-ref="330CmpReg2">CmpReg2</dfn> = <var>0</var>;</td></tr>
<tr><th id="1458">1458</th><td>    <em>int</em> <dfn class="local col1 decl" id="331CmpMask" title='CmpMask' data-type='int' data-ref="331CmpMask">CmpMask</dfn> = <var>0</var>, <dfn class="local col2 decl" id="332CmpValue" title='CmpValue' data-type='int' data-ref="332CmpValue">CmpValue</dfn> = <var>0</var>;</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::HexagonInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</a>(*<a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#329CmpReg1" title='CmpReg1' data-ref="329CmpReg1">CmpReg1</a></span>, <span class='refarg'><a class="local col0 ref" href="#330CmpReg2" title='CmpReg2' data-ref="330CmpReg2">CmpReg2</a></span>, <span class='refarg'><a class="local col1 ref" href="#331CmpMask" title='CmpMask' data-ref="331CmpMask">CmpMask</a></span>, <span class='refarg'><a class="local col2 ref" href="#332CmpValue" title='CmpValue' data-ref="332CmpValue">CmpValue</a></span>))</td></tr>
<tr><th id="1461">1461</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="333TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="333TBB">TBB</dfn> = <b>nullptr</b>, *<dfn class="local col4 decl" id="334FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="334FBB">FBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1464">1464</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="335Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="335Cond">Cond</dfn>;</td></tr>
<tr><th id="1465">1465</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col3 ref" href="#333TBB" title='TBB' data-ref="333TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#334FBB" title='FBB' data-ref="334FBB">FBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#335Cond" title='Cond' data-ref="335Cond">Cond</a></span>, <b>false</b>))</td></tr>
<tr><th id="1466">1466</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>    <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col6 decl" id="336Cmp" title='Cmp' data-type='Comparison::Kind' data-ref="336Cmp">Cmp</dfn> =</td></tr>
<tr><th id="1469">1469</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l" title='(anonymous namespace)::HexagonHardwareLoops::getComparisonKind' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l">getComparisonKind</a>(<a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <b>nullptr</b>, <b>nullptr</b>, <var>0</var>);</td></tr>
<tr><th id="1470">1470</th><td>    <b>if</b> (<a class="local col6 ref" href="#336Cmp" title='Cmp' data-ref="336Cmp">Cmp</a> == <var>0</var>)</td></tr>
<tr><th id="1471">1471</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1472">1472</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::predOpcodeHasNot' data-ref="_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE">predOpcodeHasNot</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#335Cond" title='Cond' data-ref="335Cond">Cond</a>) ^ (<a class="local col3 ref" href="#333TBB" title='TBB' data-ref="333TBB">TBB</a> != <a class="local col0 ref" href="#320MBB" title='MBB' data-ref="320MBB">MBB</a>))</td></tr>
<tr><th id="1473">1473</th><td>      <a class="local col6 ref" href="#336Cmp" title='Cmp' data-ref="336Cmp">Cmp</a> = <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getNegatedComparisonENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::getNegatedComparison' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getNegatedComparisonENS1_4KindE">getNegatedComparison</a>(<a class="local col6 ref" href="#336Cmp" title='Cmp' data-ref="336Cmp">Cmp</a>);</td></tr>
<tr><th id="1474">1474</th><td>    <b>if</b> (<a class="local col0 ref" href="#330CmpReg2" title='CmpReg2' data-ref="330CmpReg2">CmpReg2</a> != <var>0</var> &amp;&amp; <a class="local col0 ref" href="#330CmpReg2" title='CmpReg2' data-ref="330CmpReg2">CmpReg2</a> == <a class="local col4 ref" href="#324Reg" title='Reg' data-ref="324Reg">Reg</a>)</td></tr>
<tr><th id="1475">1475</th><td>      <a class="local col6 ref" href="#336Cmp" title='Cmp' data-ref="336Cmp">Cmp</a> = <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getSwappedComparisonENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::getSwappedComparison' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison20getSwappedComparisonENS1_4KindE">getSwappedComparison</a>(<a class="local col6 ref" href="#336Cmp" title='Cmp' data-ref="336Cmp">Cmp</a>);</td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td>    <i>// Signed underflow is undefined.</i></td></tr>
<tr><th id="1478">1478</th><td>    <b>if</b> (<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison8isSignedENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::isSigned' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison8isSignedENS1_4KindE">isSigned</a>(<a class="local col6 ref" href="#336Cmp" title='Cmp' data-ref="336Cmp">Cmp</a>))</td></tr>
<tr><th id="1479">1479</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>    <i>// Check if there is a comparison of the initial value. If the initial value</i></td></tr>
<tr><th id="1482">1482</th><td><i>    // is greater than or not equal to another value, then assume this is a</i></td></tr>
<tr><th id="1483">1483</th><td><i>    // range check.</i></td></tr>
<tr><th id="1484">1484</th><td>    <b>if</b> ((<a class="local col6 ref" href="#336Cmp" title='Cmp' data-ref="336Cmp">Cmp</a> &amp; <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::G' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::G">G</a>) || <a class="local col6 ref" href="#336Cmp" title='Cmp' data-ref="336Cmp">Cmp</a> == <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu enum" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind::NE' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind::NE">NE</a>)</td></tr>
<tr><th id="1485">1485</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1486">1486</th><td>  }</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>  <i>// OK - this is a hack that needs to be improved. We really need to analyze</i></td></tr>
<tr><th id="1489">1489</th><td><i>  // the instructions performed on the initial value. This works on the simplest</i></td></tr>
<tr><th id="1490">1490</th><td><i>  // cases only.</i></td></tr>
<tr><th id="1491">1491</th><td>  <b>if</b> (!<a class="local col5 ref" href="#325Def" title='Def' data-ref="325Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; !<a class="local col5 ref" href="#325Def" title='Def' data-ref="325Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1492">1492</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1495">1495</th><td>}</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-type='bool (anonymous namespace)::HexagonHardwareLoops::checkForImmediate(const llvm::MachineOperand &amp; MO, int64_t &amp; Val) const' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="337MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="337MO">MO</dfn>,</td></tr>
<tr><th id="1498">1498</th><td>                                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="338Val" title='Val' data-type='int64_t &amp;' data-ref="338Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1499">1499</th><td>  <b>if</b> (<a class="local col7 ref" href="#337MO" title='MO' data-ref="337MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1500">1500</th><td>    <a class="local col8 ref" href="#338Val" title='Val' data-ref="338Val">Val</a> = <a class="local col7 ref" href="#337MO" title='MO' data-ref="337MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1501">1501</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1502">1502</th><td>  }</td></tr>
<tr><th id="1503">1503</th><td>  <b>if</b> (!<a class="local col7 ref" href="#337MO" title='MO' data-ref="337MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1504">1504</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>  <i>// MO is a register. Check whether it is defined as an immediate value,</i></td></tr>
<tr><th id="1507">1507</th><td><i>  // and if so, get the value of it in TV. That value will then need to be</i></td></tr>
<tr><th id="1508">1508</th><td><i>  // processed to handle potential subregisters in MO.</i></td></tr>
<tr><th id="1509">1509</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="339TV" title='TV' data-type='int64_t' data-ref="339TV">TV</dfn>;</td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="340R" title='R' data-type='unsigned int' data-ref="340R">R</dfn> = <a class="local col7 ref" href="#337MO" title='MO' data-ref="337MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1512">1512</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#340R" title='R' data-ref="340R">R</a>))</td></tr>
<tr><th id="1513">1513</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1514">1514</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="341DI" title='DI' data-type='llvm::MachineInstr *' data-ref="341DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#340R" title='R' data-ref="340R">R</a>);</td></tr>
<tr><th id="1515">1515</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="342DOpc" title='DOpc' data-type='unsigned int' data-ref="342DOpc">DOpc</dfn> = <a class="local col1 ref" href="#341DI" title='DI' data-ref="341DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1516">1516</th><td>  <b>switch</b> (<a class="local col2 ref" href="#342DOpc" title='DOpc' data-ref="342DOpc">DOpc</a>) {</td></tr>
<tr><th id="1517">1517</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="1518">1518</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>:</td></tr>
<tr><th id="1519">1519</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>:</td></tr>
<tr><th id="1520">1520</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;CONST32&apos; in namespace &apos;llvm::Hexagon&apos;">CONST32</span>:</td></tr>
<tr><th id="1521">1521</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;CONST64&apos; in namespace &apos;llvm::Hexagon&apos;">CONST64</span>:</td></tr>
<tr><th id="1522">1522</th><td>      <i>// Call recursively to avoid an extra check whether operand(1) is</i></td></tr>
<tr><th id="1523">1523</th><td><i>      // indeed an immediate (it could be a global address, for example),</i></td></tr>
<tr><th id="1524">1524</th><td><i>      // plus we can handle COPY at the same time.</i></td></tr>
<tr><th id="1525">1525</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(<a class="local col1 ref" href="#341DI" title='DI' data-ref="341DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col9 ref" href="#339TV" title='TV' data-ref="339TV">TV</a></span>))</td></tr>
<tr><th id="1526">1526</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1527">1527</th><td>      <b>break</b>;</td></tr>
<tr><th id="1528">1528</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>:</td></tr>
<tr><th id="1529">1529</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>:</td></tr>
<tr><th id="1530">1530</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>:</td></tr>
<tr><th id="1531">1531</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>:</td></tr>
<tr><th id="1532">1532</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>: {</td></tr>
<tr><th id="1533">1533</th><td>      <em>const</em> MachineOperand &amp;S1 = DI-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="1534">1534</th><td>      <em>const</em> MachineOperand &amp;S2 = DI-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="1535">1535</th><td>      int64_t V1, V2;</td></tr>
<tr><th id="1536">1536</th><td>      <b>if</b> (!checkForImmediate(S1, V1) || !checkForImmediate(S2, V2))</td></tr>
<tr><th id="1537">1537</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1538">1538</th><td>      TV = V2 | (<b>static_cast</b>&lt;uint64_t&gt;(V1) &lt;&lt; <var>32</var>);</td></tr>
<tr><th id="1539">1539</th><td>      <b>break</b>;</td></tr>
<tr><th id="1540">1540</th><td>    }</td></tr>
<tr><th id="1541">1541</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>: {</td></tr>
<tr><th id="1542">1542</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="343S1" title='S1' data-type='const llvm::MachineOperand &amp;' data-ref="343S1">S1</dfn> = <a class="local col1 ref" href="#341DI" title='DI' data-ref="341DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1543">1543</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="344S3" title='S3' data-type='const llvm::MachineOperand &amp;' data-ref="344S3">S3</dfn> = <a class="local col1 ref" href="#341DI" title='DI' data-ref="341DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1544">1544</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="345V1" title='V1' data-type='int64_t' data-ref="345V1">V1</dfn>, <dfn class="local col6 decl" id="346V3" title='V3' data-type='int64_t' data-ref="346V3">V3</dfn>;</td></tr>
<tr><th id="1545">1545</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(<a class="local col3 ref" href="#343S1" title='S1' data-ref="343S1">S1</a>, <span class='refarg'><a class="local col5 ref" href="#345V1" title='V1' data-ref="345V1">V1</a></span>) || !<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(<a class="local col4 ref" href="#344S3" title='S3' data-ref="344S3">S3</a>, <span class='refarg'><a class="local col6 ref" href="#346V3" title='V3' data-ref="346V3">V3</a></span>))</td></tr>
<tr><th id="1546">1546</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1547">1547</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="347Sub2" title='Sub2' data-type='unsigned int' data-ref="347Sub2">Sub2</dfn> = <a class="local col1 ref" href="#341DI" title='DI' data-ref="341DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1548">1548</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="348Sub4" title='Sub4' data-type='unsigned int' data-ref="348Sub4">Sub4</dfn> = <a class="local col1 ref" href="#341DI" title='DI' data-ref="341DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1549">1549</th><td>      <b>if</b> (Sub2 == Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span> &amp;&amp; Sub4 == Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>)</td></tr>
<tr><th id="1550">1550</th><td>        <a class="local col9 ref" href="#339TV" title='TV' data-ref="339TV">TV</a> = <a class="local col5 ref" href="#345V1" title='V1' data-ref="345V1">V1</a> | (<a class="local col6 ref" href="#346V3" title='V3' data-ref="346V3">V3</a> &lt;&lt; <var>32</var>);</td></tr>
<tr><th id="1551">1551</th><td>      <b>else</b> <b>if</b> (Sub2 == Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span> &amp;&amp; Sub4 == Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>)</td></tr>
<tr><th id="1552">1552</th><td>        <a class="local col9 ref" href="#339TV" title='TV' data-ref="339TV">TV</a> = <a class="local col6 ref" href="#346V3" title='V3' data-ref="346V3">V3</a> | (<a class="local col5 ref" href="#345V1" title='V1' data-ref="345V1">V1</a> &lt;&lt; <var>32</var>);</td></tr>
<tr><th id="1553">1553</th><td>      <b>else</b></td></tr>
<tr><th id="1554">1554</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected form of REG_SEQUENCE&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1554)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected form of REG_SEQUENCE"</q>);</td></tr>
<tr><th id="1555">1555</th><td>      <b>break</b>;</td></tr>
<tr><th id="1556">1556</th><td>    }</td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td>    <b>default</b>:</td></tr>
<tr><th id="1559">1559</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1560">1560</th><td>  }</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>  <i>// By now, we should have successfully obtained the immediate value defining</i></td></tr>
<tr><th id="1563">1563</th><td><i>  // the register referenced in MO. Handle a potential use of a subregister.</i></td></tr>
<tr><th id="1564">1564</th><td>  <b>switch</b> (<a class="local col7 ref" href="#337MO" title='MO' data-ref="337MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="1565">1565</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>:</td></tr>
<tr><th id="1566">1566</th><td>      Val = TV &amp; <var>0xFFFFFFFFULL</var>;</td></tr>
<tr><th id="1567">1567</th><td>      <b>break</b>;</td></tr>
<tr><th id="1568">1568</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>:</td></tr>
<tr><th id="1569">1569</th><td>      Val = (TV &gt;&gt; <var>32</var>) &amp; <var>0xFFFFFFFFULL</var>;</td></tr>
<tr><th id="1570">1570</th><td>      <b>break</b>;</td></tr>
<tr><th id="1571">1571</th><td>    <b>default</b>:</td></tr>
<tr><th id="1572">1572</th><td>      <a class="local col8 ref" href="#338Val" title='Val' data-ref="338Val">Val</a> = <a class="local col9 ref" href="#339TV" title='TV' data-ref="339TV">TV</a>;</td></tr>
<tr><th id="1573">1573</th><td>      <b>break</b>;</td></tr>
<tr><th id="1574">1574</th><td>  }</td></tr>
<tr><th id="1575">1575</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1576">1576</th><td>}</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl" title='(anonymous namespace)::HexagonHardwareLoops::setImmediate' data-type='void (anonymous namespace)::HexagonHardwareLoops::setImmediate(llvm::MachineOperand &amp; MO, int64_t Val)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl">setImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="349MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="349MO">MO</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="350Val" title='Val' data-type='int64_t' data-ref="350Val">Val</dfn>) {</td></tr>
<tr><th id="1579">1579</th><td>  <b>if</b> (<a class="local col9 ref" href="#349MO" title='MO' data-ref="349MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1580">1580</th><td>    <a class="local col9 ref" href="#349MO" title='MO' data-ref="349MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#350Val" title='Val' data-ref="350Val">Val</a>);</td></tr>
<tr><th id="1581">1581</th><td>    <b>return</b>;</td></tr>
<tr><th id="1582">1582</th><td>  }</td></tr>
<tr><th id="1583">1583</th><td></td></tr>
<tr><th id="1584">1584</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg()) ? void (0) : __assert_fail (&quot;MO.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1584, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#349MO" title='MO' data-ref="349MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="1585">1585</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="351R" title='R' data-type='unsigned int' data-ref="351R">R</dfn> = <a class="local col9 ref" href="#349MO" title='MO' data-ref="349MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1586">1586</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="352DI" title='DI' data-type='llvm::MachineInstr *' data-ref="352DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#351R" title='R' data-ref="351R">R</a>);</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="353RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="353RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#351R" title='R' data-ref="351R">R</a>);</td></tr>
<tr><th id="1589">1589</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="354NewR" title='NewR' data-type='unsigned int' data-ref="354NewR">NewR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#353RC" title='RC' data-ref="353RC">RC</a>);</td></tr>
<tr><th id="1590">1590</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="355B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="355B">B</dfn> = *<a class="local col2 ref" href="#352DI" title='DI' data-ref="352DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1591">1591</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="356DL" title='DL' data-type='llvm::DebugLoc' data-ref="356DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#352DI" title='DI' data-ref="352DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1592">1592</th><td>  BuildMI(B, DI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(DI-&gt;getOpcode()), NewR).addImm(Val);</td></tr>
<tr><th id="1593">1593</th><td>  <a class="local col9 ref" href="#349MO" title='MO' data-ref="349MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#354NewR" title='NewR' data-ref="354NewR">NewR</a>);</td></tr>
<tr><th id="1594">1594</th><td>}</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19isImmValidForOpcodejl" title='isImmValidForOpcode' data-type='bool isImmValidForOpcode(unsigned int CmpOpc, int64_t Imm)' data-ref="_ZL19isImmValidForOpcodejl">isImmValidForOpcode</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="357CmpOpc" title='CmpOpc' data-type='unsigned int' data-ref="357CmpOpc">CmpOpc</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="358Imm" title='Imm' data-type='int64_t' data-ref="358Imm">Imm</dfn>) {</td></tr>
<tr><th id="1597">1597</th><td>  <i>// These two instructions are not extendable.</i></td></tr>
<tr><th id="1598">1598</th><td>  <b>if</b> (CmpOpc == Hexagon::<span class='error' title="no member named &apos;A4_cmpbeqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbeqi</span>)</td></tr>
<tr><th id="1599">1599</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col8 ref" href="#358Imm" title='Imm' data-ref="358Imm">Imm</a>);</td></tr>
<tr><th id="1600">1600</th><td>  <b>if</b> (CmpOpc == Hexagon::<span class='error' title="no member named &apos;A4_cmpbgti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgti</span>)</td></tr>
<tr><th id="1601">1601</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col8 ref" href="#358Imm" title='Imm' data-ref="358Imm">Imm</a>);</td></tr>
<tr><th id="1602">1602</th><td>  <i>// The rest of the comparison-with-immediate instructions are extendable.</i></td></tr>
<tr><th id="1603">1603</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1604">1604</th><td>}</td></tr>
<tr><th id="1605">1605</th><td></td></tr>
<tr><th id="1606">1606</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE" title='(anonymous namespace)::HexagonHardwareLoops::fixupInductionVariable' data-type='bool (anonymous namespace)::HexagonHardwareLoops::fixupInductionVariable(llvm::MachineLoop * L)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE">fixupInductionVariable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col9 decl" id="359L" title='L' data-type='llvm::MachineLoop *' data-ref="359L">L</dfn>) {</td></tr>
<tr><th id="1607">1607</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="360Header" title='Header' data-type='llvm::MachineBasicBlock *' data-ref="360Header">Header</dfn> = <a class="local col9 ref" href="#359L" title='L' data-ref="359L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>();</td></tr>
<tr><th id="1608">1608</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="361Latch" title='Latch' data-type='llvm::MachineBasicBlock *' data-ref="361Latch">Latch</dfn> = <a class="local col9 ref" href="#359L" title='L' data-ref="359L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>();</td></tr>
<tr><th id="1609">1609</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="362ExitingBlock" title='ExitingBlock' data-type='llvm::MachineBasicBlock *' data-ref="362ExitingBlock">ExitingBlock</dfn> = <a class="local col9 ref" href="#359L" title='L' data-ref="359L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop20findLoopControlBlockEv" title='llvm::MachineLoop::findLoopControlBlock' data-ref="_ZN4llvm11MachineLoop20findLoopControlBlockEv">findLoopControlBlock</a>();</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <b>if</b> (!(<a class="local col0 ref" href="#360Header" title='Header' data-ref="360Header">Header</a> &amp;&amp; <a class="local col1 ref" href="#361Latch" title='Latch' data-ref="361Latch">Latch</a> &amp;&amp; <a class="local col2 ref" href="#362ExitingBlock" title='ExitingBlock' data-ref="362ExitingBlock">ExitingBlock</a>))</td></tr>
<tr><th id="1612">1612</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>  <i>// These data structures follow the same concept as the corresponding</i></td></tr>
<tr><th id="1615">1615</th><td><i>  // ones in findInductionRegister (where some comments are).</i></td></tr>
<tr><th id="1616">1616</th><td>  <b>using</b> <dfn class="local col3 typedef" id="363RegisterBump" title='RegisterBump' data-type='std::pair&lt;unsigned int, int64_t&gt;' data-ref="363RegisterBump">RegisterBump</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;;</td></tr>
<tr><th id="1617">1617</th><td>  <b>using</b> <dfn class="local col4 typedef" id="364RegisterInduction" title='RegisterInduction' data-type='std::pair&lt;unsigned int, RegisterBump&gt;' data-ref="364RegisterInduction">RegisterInduction</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="local col3 typedef" href="#363RegisterBump" title='RegisterBump' data-type='std::pair&lt;unsigned int, int64_t&gt;' data-ref="363RegisterBump">RegisterBump</a>&gt;;</td></tr>
<tr><th id="1618">1618</th><td>  <b>using</b> <dfn class="local col5 typedef" id="365RegisterInductionSet" title='RegisterInductionSet' data-type='std::set&lt;RegisterInduction&gt;' data-ref="365RegisterInductionSet">RegisterInductionSet</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="local col4 typedef" href="#364RegisterInduction" title='RegisterInduction' data-type='std::pair&lt;unsigned int, RegisterBump&gt;' data-ref="364RegisterInduction">RegisterInduction</a>&gt;;</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td>  <i>// Register candidates for induction variables, with their associated bumps.</i></td></tr>
<tr><th id="1621">1621</th><td>  <a class="local col5 typedef" href="#365RegisterInductionSet" title='RegisterInductionSet' data-type='std::set&lt;RegisterInduction&gt;' data-ref="365RegisterInductionSet">RegisterInductionSet</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col6 decl" id="366IndRegs" title='IndRegs' data-type='RegisterInductionSet' data-ref="366IndRegs">IndRegs</dfn>;</td></tr>
<tr><th id="1622">1622</th><td></td></tr>
<tr><th id="1623">1623</th><td>  <i>// Look for induction patterns:</i></td></tr>
<tr><th id="1624">1624</th><td><i>  //   %1 = PHI ..., [ latch, %2 ]</i></td></tr>
<tr><th id="1625">1625</th><td><i>  //   %2 = ADD %1, imm</i></td></tr>
<tr><th id="1626">1626</th><td>  <b>using</b> <dfn class="local col7 typedef" id="367instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="367instr_iterator">instr_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a>;</td></tr>
<tr><th id="1627">1627</th><td></td></tr>
<tr><th id="1628">1628</th><td>  <b>for</b> (<a class="local col7 typedef" href="#367instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="367instr_iterator">instr_iterator</a> <dfn class="local col8 decl" id="368I" title='I' data-type='instr_iterator' data-ref="368I">I</dfn> = <a class="local col0 ref" href="#360Header" title='Header' data-ref="360Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <dfn class="local col9 decl" id="369E" title='E' data-type='instr_iterator' data-ref="369E">E</dfn> = <a class="local col0 ref" href="#360Header" title='Header' data-ref="360Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="1629">1629</th><td>       <a class="local col8 ref" href="#368I" title='I' data-ref="368I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#369E" title='E' data-ref="369E">E</a> &amp;&amp; <a class="local col8 ref" href="#368I" title='I' data-ref="368I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#368I" title='I' data-ref="368I">I</a>) {</td></tr>
<tr><th id="1630">1630</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="370Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="370Phi">Phi</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#368I" title='I' data-ref="368I">I</a>;</td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td>    <i>// Have a PHI instruction.</i></td></tr>
<tr><th id="1633">1633</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="371i" title='i' data-type='unsigned int' data-ref="371i">i</dfn> = <var>1</var>, <dfn class="local col2 decl" id="372n" title='n' data-type='unsigned int' data-ref="372n">n</dfn> = <a class="local col0 ref" href="#370Phi" title='Phi' data-ref="370Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a> &lt; <a class="local col2 ref" href="#372n" title='n' data-ref="372n">n</a>; <a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="1634">1634</th><td>      <b>if</b> (<a class="local col0 ref" href="#370Phi" title='Phi' data-ref="370Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col1 ref" href="#361Latch" title='Latch' data-ref="361Latch">Latch</a>)</td></tr>
<tr><th id="1635">1635</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="373PhiReg" title='PhiReg' data-type='unsigned int' data-ref="373PhiReg">PhiReg</dfn> = <a class="local col0 ref" href="#370Phi" title='Phi' data-ref="370Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1638">1638</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="374DI" title='DI' data-type='llvm::MachineInstr *' data-ref="374DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#373PhiReg" title='PhiReg' data-ref="373PhiReg">PhiReg</a>);</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td>      <b>if</b> (<a class="local col4 ref" href="#374DI" title='DI' data-ref="374DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc5isAddEv" title='llvm::MCInstrDesc::isAdd' data-ref="_ZNK4llvm11MCInstrDesc5isAddEv">isAdd</a>()) {</td></tr>
<tr><th id="1641">1641</th><td>        <i>// If the register operand to the add/sub is the PHI we are looking</i></td></tr>
<tr><th id="1642">1642</th><td><i>        // at, this meets the induction pattern.</i></td></tr>
<tr><th id="1643">1643</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="375IndReg" title='IndReg' data-type='unsigned int' data-ref="375IndReg">IndReg</dfn> = <a class="local col4 ref" href="#374DI" title='DI' data-ref="374DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1644">1644</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="376Opnd2" title='Opnd2' data-type='llvm::MachineOperand &amp;' data-ref="376Opnd2">Opnd2</dfn> = <a class="local col4 ref" href="#374DI" title='DI' data-ref="374DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1645">1645</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="377V" title='V' data-type='int64_t' data-ref="377V">V</dfn>;</td></tr>
<tr><th id="1646">1646</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#375IndReg" title='IndReg' data-ref="375IndReg">IndReg</a>) == <a class="local col0 ref" href="#370Phi" title='Phi' data-ref="370Phi">Phi</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl" title='(anonymous namespace)::HexagonHardwareLoops::checkForImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl">checkForImmediate</a>(<a class="local col6 ref" href="#376Opnd2" title='Opnd2' data-ref="376Opnd2">Opnd2</a>, <span class='refarg'><a class="local col7 ref" href="#377V" title='V' data-ref="377V">V</a></span>)) {</td></tr>
<tr><th id="1647">1647</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="378UpdReg" title='UpdReg' data-type='unsigned int' data-ref="378UpdReg">UpdReg</dfn> = <a class="local col4 ref" href="#374DI" title='DI' data-ref="374DI">DI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1648">1648</th><td>          <a class="local col6 ref" href="#366IndRegs" title='IndRegs' data-ref="366IndRegs">IndRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#378UpdReg" title='UpdReg' data-ref="378UpdReg">UpdReg</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#375IndReg" title='IndReg' data-ref="375IndReg">IndReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#377V" title='V' data-ref="377V">V</a></span>)));</td></tr>
<tr><th id="1649">1649</th><td>        }</td></tr>
<tr><th id="1650">1650</th><td>      }</td></tr>
<tr><th id="1651">1651</th><td>    }  <i>// for (i)</i></td></tr>
<tr><th id="1652">1652</th><td>  }  <i>// for (instr)</i></td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td>  <b>if</b> (<a class="local col6 ref" href="#366IndRegs" title='IndRegs' data-ref="366IndRegs">IndRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5emptyEv" title='std::set::empty' data-ref="_ZNKSt3set5emptyEv">empty</a>())</td></tr>
<tr><th id="1655">1655</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="379TB" title='TB' data-type='llvm::MachineBasicBlock *' data-ref="379TB">TB</dfn> = <b>nullptr</b>, *<dfn class="local col0 decl" id="380FB" title='FB' data-type='llvm::MachineBasicBlock *' data-ref="380FB">FB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1658">1658</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="381Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="381Cond">Cond</dfn>;</td></tr>
<tr><th id="1659">1659</th><td>  <i>// AnalyzeBranch returns true if it fails to analyze branch.</i></td></tr>
<tr><th id="1660">1660</th><td>  <em>bool</em> <dfn class="local col2 decl" id="382NotAnalyzed" title='NotAnalyzed' data-type='bool' data-ref="382NotAnalyzed">NotAnalyzed</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col2 ref" href="#362ExitingBlock" title='ExitingBlock' data-ref="362ExitingBlock">ExitingBlock</a></span>, <span class='refarg'><a class="local col9 ref" href="#379TB" title='TB' data-ref="379TB">TB</a></span>, <span class='refarg'><a class="local col0 ref" href="#380FB" title='FB' data-ref="380FB">FB</a></span>, <span class='refarg'><a class="local col1 ref" href="#381Cond" title='Cond' data-ref="381Cond">Cond</a></span>, <b>false</b>);</td></tr>
<tr><th id="1661">1661</th><td>  <b>if</b> (<a class="local col2 ref" href="#382NotAnalyzed" title='NotAnalyzed' data-ref="382NotAnalyzed">NotAnalyzed</a> || <a class="local col1 ref" href="#381Cond" title='Cond' data-ref="381Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1662">1662</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td>  <b>if</b> (<a class="local col2 ref" href="#362ExitingBlock" title='ExitingBlock' data-ref="362ExitingBlock">ExitingBlock</a> != <a class="local col1 ref" href="#361Latch" title='Latch' data-ref="361Latch">Latch</a> &amp;&amp; (<a class="local col9 ref" href="#379TB" title='TB' data-ref="379TB">TB</a> == <a class="local col1 ref" href="#361Latch" title='Latch' data-ref="361Latch">Latch</a> || <a class="local col0 ref" href="#380FB" title='FB' data-ref="380FB">FB</a> == <a class="local col1 ref" href="#361Latch" title='Latch' data-ref="361Latch">Latch</a>)) {</td></tr>
<tr><th id="1665">1665</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="383LTB" title='LTB' data-type='llvm::MachineBasicBlock *' data-ref="383LTB">LTB</dfn> = <b>nullptr</b>, *<dfn class="local col4 decl" id="384LFB" title='LFB' data-type='llvm::MachineBasicBlock *' data-ref="384LFB">LFB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1666">1666</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="385LCond" title='LCond' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="385LCond">LCond</dfn>;</td></tr>
<tr><th id="1667">1667</th><td>    <em>bool</em> <dfn class="local col6 decl" id="386NotAnalyzed" title='NotAnalyzed' data-type='bool' data-ref="386NotAnalyzed">NotAnalyzed</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col1 ref" href="#361Latch" title='Latch' data-ref="361Latch">Latch</a></span>, <span class='refarg'><a class="local col3 ref" href="#383LTB" title='LTB' data-ref="383LTB">LTB</a></span>, <span class='refarg'><a class="local col4 ref" href="#384LFB" title='LFB' data-ref="384LFB">LFB</a></span>, <span class='refarg'><a class="local col5 ref" href="#385LCond" title='LCond' data-ref="385LCond">LCond</a></span>, <b>false</b>);</td></tr>
<tr><th id="1668">1668</th><td>    <b>if</b> (<a class="local col6 ref" href="#386NotAnalyzed" title='NotAnalyzed' data-ref="386NotAnalyzed">NotAnalyzed</a>)</td></tr>
<tr><th id="1669">1669</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1670">1670</th><td></td></tr>
<tr><th id="1671">1671</th><td>    <i>// Since latch is not the exiting block, the latch branch should be an</i></td></tr>
<tr><th id="1672">1672</th><td><i>    // unconditional branch to the loop header.</i></td></tr>
<tr><th id="1673">1673</th><td>    <b>if</b> (<a class="local col9 ref" href="#379TB" title='TB' data-ref="379TB">TB</a> == <a class="local col1 ref" href="#361Latch" title='Latch' data-ref="361Latch">Latch</a>)</td></tr>
<tr><th id="1674">1674</th><td>      <a class="local col9 ref" href="#379TB" title='TB' data-ref="379TB">TB</a> = (<a class="local col3 ref" href="#383LTB" title='LTB' data-ref="383LTB">LTB</a> == <a class="local col0 ref" href="#360Header" title='Header' data-ref="360Header">Header</a>) ? <a class="local col3 ref" href="#383LTB" title='LTB' data-ref="383LTB">LTB</a> : <a class="local col4 ref" href="#384LFB" title='LFB' data-ref="384LFB">LFB</a>;</td></tr>
<tr><th id="1675">1675</th><td>    <b>else</b></td></tr>
<tr><th id="1676">1676</th><td>      <a class="local col0 ref" href="#380FB" title='FB' data-ref="380FB">FB</a> = (<a class="local col3 ref" href="#383LTB" title='LTB' data-ref="383LTB">LTB</a> == <a class="local col0 ref" href="#360Header" title='Header' data-ref="360Header">Header</a>) ? <a class="local col3 ref" href="#383LTB" title='LTB' data-ref="383LTB">LTB</a> : <a class="local col4 ref" href="#384LFB" title='LFB' data-ref="384LFB">LFB</a>;</td></tr>
<tr><th id="1677">1677</th><td>  }</td></tr>
<tr><th id="1678">1678</th><td>  <b>if</b> (<a class="local col9 ref" href="#379TB" title='TB' data-ref="379TB">TB</a> != <a class="local col0 ref" href="#360Header" title='Header' data-ref="360Header">Header</a>) {</td></tr>
<tr><th id="1679">1679</th><td>    <b>if</b> (<a class="local col0 ref" href="#380FB" title='FB' data-ref="380FB">FB</a> != <a class="local col0 ref" href="#360Header" title='Header' data-ref="360Header">Header</a>) {</td></tr>
<tr><th id="1680">1680</th><td>      <i>// The latch/exit block does not go back to the header.</i></td></tr>
<tr><th id="1681">1681</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1682">1682</th><td>    }</td></tr>
<tr><th id="1683">1683</th><td>    <i>// FB is the header (i.e., uncond. jump to branch header)</i></td></tr>
<tr><th id="1684">1684</th><td><i>    // In this case, the LoopBody -&gt; TB should not be a back edge otherwise</i></td></tr>
<tr><th id="1685">1685</th><td><i>    // it could result in an infinite loop after conversion to hw_loop.</i></td></tr>
<tr><th id="1686">1686</th><td><i>    // This case can happen when the Latch has two jumps like this:</i></td></tr>
<tr><th id="1687">1687</th><td><i>    // Jmp_c OuterLoopHeader &lt;-- TB</i></td></tr>
<tr><th id="1688">1688</th><td><i>    // Jmp   InnerLoopHeader &lt;-- FB</i></td></tr>
<tr><th id="1689">1689</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col9 ref" href="#379TB" title='TB' data-ref="379TB">TB</a>, <a class="local col0 ref" href="#380FB" title='FB' data-ref="380FB">FB</a>))</td></tr>
<tr><th id="1690">1690</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1691">1691</th><td>  }</td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td>  <i>// Expecting a predicate register as a condition.  It won't be a hardware</i></td></tr>
<tr><th id="1694">1694</th><td><i>  // predicate register at this point yet, just a vreg.</i></td></tr>
<tr><th id="1695">1695</th><td><i>  // HexagonInstrInfo::AnalyzeBranch for negated branches inserts imm(0)</i></td></tr>
<tr><th id="1696">1696</th><td><i>  // into Cond, followed by the predicate register.  For non-negated branches</i></td></tr>
<tr><th id="1697">1697</th><td><i>  // it's just the register.</i></td></tr>
<tr><th id="1698">1698</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="387CSz" title='CSz' data-type='unsigned int' data-ref="387CSz">CSz</dfn> = <a class="local col1 ref" href="#381Cond" title='Cond' data-ref="381Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1699">1699</th><td>  <b>if</b> (<a class="local col7 ref" href="#387CSz" title='CSz' data-ref="387CSz">CSz</a> != <var>1</var> &amp;&amp; <a class="local col7 ref" href="#387CSz" title='CSz' data-ref="387CSz">CSz</a> != <var>2</var>)</td></tr>
<tr><th id="1700">1700</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1701">1701</th><td></td></tr>
<tr><th id="1702">1702</th><td>  <b>if</b> (!<a class="local col1 ref" href="#381Cond" title='Cond' data-ref="381Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#387CSz" title='CSz' data-ref="387CSz">CSz</a>-<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1703">1703</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="388P" title='P' data-type='unsigned int' data-ref="388P">P</dfn> = <a class="local col1 ref" href="#381Cond" title='Cond' data-ref="381Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#387CSz" title='CSz' data-ref="387CSz">CSz</a>-<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1706">1706</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="389PredDef" title='PredDef' data-type='llvm::MachineInstr *' data-ref="389PredDef">PredDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#388P" title='P' data-ref="388P">P</a>);</td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td>  <b>if</b> (!<a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE" title='llvm::MachineInstr::isCompare' data-ref="_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE">isCompare</a>())</td></tr>
<tr><th id="1709">1709</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col0 decl" id="390CmpRegs" title='CmpRegs' data-type='SmallSet&lt;unsigned int, 2&gt;' data-ref="390CmpRegs">CmpRegs</dfn>;</td></tr>
<tr><th id="1712">1712</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="391CmpImmOp" title='CmpImmOp' data-type='llvm::MachineOperand *' data-ref="391CmpImmOp">CmpImmOp</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td>  <i>// Go over all operands to the compare and look for immediate and register</i></td></tr>
<tr><th id="1715">1715</th><td><i>  // operands.  Assume that if the compare has a single register use and a</i></td></tr>
<tr><th id="1716">1716</th><td><i>  // single immediate operand, then the register is being compared with the</i></td></tr>
<tr><th id="1717">1717</th><td><i>  // immediate value.</i></td></tr>
<tr><th id="1718">1718</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="392i" title='i' data-type='unsigned int' data-ref="392i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="393n" title='n' data-type='unsigned int' data-ref="393n">n</dfn> = <a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#392i" title='i' data-ref="392i">i</a> &lt; <a class="local col3 ref" href="#393n" title='n' data-ref="393n">n</a>; ++<a class="local col2 ref" href="#392i" title='i' data-ref="392i">i</a>) {</td></tr>
<tr><th id="1719">1719</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="394MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="394MO">MO</dfn> = <a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#392i" title='i' data-ref="392i">i</a>);</td></tr>
<tr><th id="1720">1720</th><td>    <b>if</b> (<a class="local col4 ref" href="#394MO" title='MO' data-ref="394MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1721">1721</th><td>      <i>// Skip all implicit references.  In one case there was:</i></td></tr>
<tr><th id="1722">1722</th><td><i>      //   %140 = FCMPUGT32_rr %138, %139, implicit %usr</i></td></tr>
<tr><th id="1723">1723</th><td>      <b>if</b> (<a class="local col4 ref" href="#394MO" title='MO' data-ref="394MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="1724">1724</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1725">1725</th><td>      <b>if</b> (<a class="local col4 ref" href="#394MO" title='MO' data-ref="394MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1726">1726</th><td>        <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops11isImmediateERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonHardwareLoops::isImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops11isImmediateERKN4llvm14MachineOperandE">isImmediate</a>(<a class="local col4 ref" href="#394MO" title='MO' data-ref="394MO">MO</a>)) {</td></tr>
<tr><th id="1727">1727</th><td>          <a class="local col0 ref" href="#390CmpRegs" title='CmpRegs' data-ref="390CmpRegs">CmpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col4 ref" href="#394MO" title='MO' data-ref="394MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1728">1728</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1729">1729</th><td>        }</td></tr>
<tr><th id="1730">1730</th><td>        <i>// Consider the register to be the "immediate" operand.</i></td></tr>
<tr><th id="1731">1731</th><td>        <b>if</b> (<a class="local col1 ref" href="#391CmpImmOp" title='CmpImmOp' data-ref="391CmpImmOp">CmpImmOp</a>)</td></tr>
<tr><th id="1732">1732</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1733">1733</th><td>        <a class="local col1 ref" href="#391CmpImmOp" title='CmpImmOp' data-ref="391CmpImmOp">CmpImmOp</a> = &amp;<a class="local col4 ref" href="#394MO" title='MO' data-ref="394MO">MO</a>;</td></tr>
<tr><th id="1734">1734</th><td>      }</td></tr>
<tr><th id="1735">1735</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#394MO" title='MO' data-ref="394MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1736">1736</th><td>      <b>if</b> (<a class="local col1 ref" href="#391CmpImmOp" title='CmpImmOp' data-ref="391CmpImmOp">CmpImmOp</a>)    <i>// A second immediate argument?  Confusing.  Bail out.</i></td></tr>
<tr><th id="1737">1737</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1738">1738</th><td>      <a class="local col1 ref" href="#391CmpImmOp" title='CmpImmOp' data-ref="391CmpImmOp">CmpImmOp</a> = &amp;<a class="local col4 ref" href="#394MO" title='MO' data-ref="394MO">MO</a>;</td></tr>
<tr><th id="1739">1739</th><td>    }</td></tr>
<tr><th id="1740">1740</th><td>  }</td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td>  <b>if</b> (<a class="local col0 ref" href="#390CmpRegs" title='CmpRegs' data-ref="390CmpRegs">CmpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5emptyEv" title='llvm::SmallSet::empty' data-ref="_ZNK4llvm8SmallSet5emptyEv">empty</a>())</td></tr>
<tr><th id="1743">1743</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>  <i>// Check if the compared register follows the order we want.  Fix if needed.</i></td></tr>
<tr><th id="1746">1746</th><td>  <b>for</b> (<a class="local col5 typedef" href="#365RegisterInductionSet" title='RegisterInductionSet' data-type='std::set&lt;RegisterInduction&gt;' data-ref="365RegisterInductionSet">RegisterInductionSet</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set{std::pair{unsignedint,std::pair{unsignedint,long}},std::less{std::pair{unsignedint,std::pair{unsignedint,long}}},std::allocator{std::pair{uns9236491" title='std::set&lt;std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt;, std::less&lt;std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt; &gt; &gt;::iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::set{std::pair{unsignedint,std::pair{unsignedint,long}},std::less{std::pair{unsignedint,std::pair{unsignedint,long}}},std::allocator{std::pair{uns9236491">iterator</a> <dfn class="local col5 decl" id="395I" title='I' data-type='RegisterInductionSet::iterator' data-ref="395I">I</dfn> = <a class="local col6 ref" href="#366IndRegs" title='IndRegs' data-ref="366IndRegs">IndRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>(), <dfn class="local col6 decl" id="396E" title='E' data-type='RegisterInductionSet::iterator' data-ref="396E">E</dfn> = <a class="local col6 ref" href="#366IndRegs" title='IndRegs' data-ref="366IndRegs">IndRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>();</td></tr>
<tr><th id="1747">1747</th><td>       <a class="local col5 ref" href="#395I" title='I' data-ref="395I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col6 ref" href="#396E" title='E' data-ref="396E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col5 ref" href="#395I" title='I' data-ref="395I">I</a>) {</td></tr>
<tr><th id="1748">1748</th><td>    <i>// This is a success.  If the register used in the comparison is one that</i></td></tr>
<tr><th id="1749">1749</th><td><i>    // we have identified as a bumped (updated) induction register, there is</i></td></tr>
<tr><th id="1750">1750</th><td><i>    // nothing to do.</i></td></tr>
<tr><th id="1751">1751</th><td>    <b>if</b> (<a class="local col0 ref" href="#390CmpRegs" title='CmpRegs' data-ref="390CmpRegs">CmpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col5 ref" href="#395I" title='I' data-ref="395I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::first' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="1752">1752</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1753">1753</th><td></td></tr>
<tr><th id="1754">1754</th><td>    <i>// Otherwise, if the register being compared comes out of a PHI node,</i></td></tr>
<tr><th id="1755">1755</th><td><i>    // and has been recognized as following the induction pattern, and is</i></td></tr>
<tr><th id="1756">1756</th><td><i>    // compared against an immediate, we can fix it.</i></td></tr>
<tr><th id="1757">1757</th><td>    <em>const</em> <a class="local col3 typedef" href="#363RegisterBump" title='RegisterBump' data-type='std::pair&lt;unsigned int, int64_t&gt;' data-ref="363RegisterBump">RegisterBump</a> &amp;<dfn class="local col7 decl" id="397RB" title='RB' data-type='const RegisterBump &amp;' data-ref="397RB">RB</dfn> = <a class="local col5 ref" href="#395I" title='I' data-ref="395I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1758">1758</th><td>    <b>if</b> (<a class="local col0 ref" href="#390CmpRegs" title='CmpRegs' data-ref="390CmpRegs">CmpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col7 ref" href="#397RB" title='RB' data-ref="397RB">RB</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, long&gt;::first' data-ref="std::pair::first">first</a>)) {</td></tr>
<tr><th id="1759">1759</th><td>      <b>if</b> (!<a class="local col1 ref" href="#391CmpImmOp" title='CmpImmOp' data-ref="391CmpImmOp">CmpImmOp</a>) {</td></tr>
<tr><th id="1760">1760</th><td>        <i>// If both operands to the compare instruction are registers, see if</i></td></tr>
<tr><th id="1761">1761</th><td><i>        // it can be changed to use induction register as one of the operands.</i></td></tr>
<tr><th id="1762">1762</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="398IndI" title='IndI' data-type='llvm::MachineInstr *' data-ref="398IndI">IndI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1763">1763</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="399nonIndI" title='nonIndI' data-type='llvm::MachineInstr *' data-ref="399nonIndI">nonIndI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1764">1764</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="400IndMO" title='IndMO' data-type='llvm::MachineOperand *' data-ref="400IndMO">IndMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1765">1765</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="401nonIndMO" title='nonIndMO' data-type='llvm::MachineOperand *' data-ref="401nonIndMO">nonIndMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1766">1766</th><td></td></tr>
<tr><th id="1767">1767</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="402i" title='i' data-type='unsigned int' data-ref="402i">i</dfn> = <var>1</var>, <dfn class="local col3 decl" id="403n" title='n' data-type='unsigned int' data-ref="403n">n</dfn> = <a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#402i" title='i' data-ref="402i">i</a> &lt; <a class="local col3 ref" href="#403n" title='n' data-ref="403n">n</a>; ++<a class="local col2 ref" href="#402i" title='i' data-ref="402i">i</a>) {</td></tr>
<tr><th id="1768">1768</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="404MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="404MO">MO</dfn> = <a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#402i" title='i' data-ref="402i">i</a>);</td></tr>
<tr><th id="1769">1769</th><td>          <b>if</b> (<a class="local col4 ref" href="#404MO" title='MO' data-ref="404MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#404MO" title='MO' data-ref="404MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#397RB" title='RB' data-ref="397RB">RB</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, long&gt;::first' data-ref="std::pair::first">first</a>) {</td></tr>
<tr><th id="1770">1770</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hwloops&quot;)) { dbgs() &lt;&lt; &quot;\n DefMI(&quot; &lt;&lt; i &lt;&lt; &quot;) = &quot; &lt;&lt; *(MRI-&gt;getVRegDef(I-&gt;first)); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n DefMI("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#402i" title='i' data-ref="402i">i</a></td></tr>
<tr><th id="1771">1771</th><td>                              <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") = "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *(<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#395I" title='I' data-ref="395I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::first' data-ref="std::pair::first">first</a>)));</td></tr>
<tr><th id="1772">1772</th><td>            <b>if</b> (<a class="local col8 ref" href="#398IndI" title='IndI' data-ref="398IndI">IndI</a>)</td></tr>
<tr><th id="1773">1773</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td>            <a class="local col8 ref" href="#398IndI" title='IndI' data-ref="398IndI">IndI</a> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#395I" title='I' data-ref="395I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1776">1776</th><td>            <a class="local col0 ref" href="#400IndMO" title='IndMO' data-ref="400IndMO">IndMO</a> = &amp;<a class="local col4 ref" href="#404MO" title='MO' data-ref="404MO">MO</a>;</td></tr>
<tr><th id="1777">1777</th><td>          } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#404MO" title='MO' data-ref="404MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1778">1778</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hwloops&quot;)) { dbgs() &lt;&lt; &quot;\n DefMI(&quot; &lt;&lt; i &lt;&lt; &quot;) = &quot; &lt;&lt; *(MRI-&gt;getVRegDef(MO.getReg())); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n DefMI("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#402i" title='i' data-ref="402i">i</a></td></tr>
<tr><th id="1779">1779</th><td>                              <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") = "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *(<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#404MO" title='MO' data-ref="404MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())));</td></tr>
<tr><th id="1780">1780</th><td>            <b>if</b> (<a class="local col9 ref" href="#399nonIndI" title='nonIndI' data-ref="399nonIndI">nonIndI</a>)</td></tr>
<tr><th id="1781">1781</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td>            <a class="local col9 ref" href="#399nonIndI" title='nonIndI' data-ref="399nonIndI">nonIndI</a> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#404MO" title='MO' data-ref="404MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1784">1784</th><td>            <a class="local col1 ref" href="#401nonIndMO" title='nonIndMO' data-ref="401nonIndMO">nonIndMO</a> = &amp;<a class="local col4 ref" href="#404MO" title='MO' data-ref="404MO">MO</a>;</td></tr>
<tr><th id="1785">1785</th><td>          }</td></tr>
<tr><th id="1786">1786</th><td>        }</td></tr>
<tr><th id="1787">1787</th><td>        <b>if</b> (IndI &amp;&amp; nonIndI &amp;&amp;</td></tr>
<tr><th id="1788">1788</th><td>            nonIndI-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span> &amp;&amp;</td></tr>
<tr><th id="1789">1789</th><td>            nonIndI-&gt;getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="1790">1790</th><td>            nonIndI-&gt;getOperand(<var>2</var>).getImm() == - RB.second) {</td></tr>
<tr><th id="1791">1791</th><td>          <em>bool</em> <dfn class="local col5 decl" id="405Order" title='Order' data-type='bool' data-ref="405Order">Order</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::HexagonHardwareLoops::orderBumpCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_">orderBumpCompare</a>(<a class="local col8 ref" href="#398IndI" title='IndI' data-ref="398IndI">IndI</a>, <a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>);</td></tr>
<tr><th id="1792">1792</th><td>          <b>if</b> (<a class="local col5 ref" href="#405Order" title='Order' data-ref="405Order">Order</a>) {</td></tr>
<tr><th id="1793">1793</th><td>            <a class="local col0 ref" href="#400IndMO" title='IndMO' data-ref="400IndMO">IndMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#395I" title='I' data-ref="395I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1794">1794</th><td>            <a class="local col1 ref" href="#401nonIndMO" title='nonIndMO' data-ref="401nonIndMO">nonIndMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col9 ref" href="#399nonIndI" title='nonIndI' data-ref="399nonIndI">nonIndI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1795">1795</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1796">1796</th><td>          }</td></tr>
<tr><th id="1797">1797</th><td>        }</td></tr>
<tr><th id="1798">1798</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1799">1799</th><td>      }</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td>      <i>// It is not valid to do this transformation on an unsigned comparison</i></td></tr>
<tr><th id="1802">1802</th><td><i>      // because it may underflow.</i></td></tr>
<tr><th id="1803">1803</th><td>      <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::Kind' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison::Kind">Kind</a> <dfn class="local col6 decl" id="406Cmp" title='Cmp' data-type='Comparison::Kind' data-ref="406Cmp">Cmp</dfn> =</td></tr>
<tr><th id="1804">1804</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l" title='(anonymous namespace)::HexagonHardwareLoops::getComparisonKind' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops17getComparisonKindEjPN4llvm14MachineOperandEPKS2_l">getComparisonKind</a>(<a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <b>nullptr</b>, <b>nullptr</b>, <var>0</var>);</td></tr>
<tr><th id="1805">1805</th><td>      <b>if</b> (!<a class="local col6 ref" href="#406Cmp" title='Cmp' data-ref="406Cmp">Cmp</a> || <a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops::Comparison" title='(anonymous namespace)::HexagonHardwareLoops::Comparison' data-ref="(anonymousnamespace)::HexagonHardwareLoops::Comparison">Comparison</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison10isUnsignedENS1_4KindE" title='(anonymous namespace)::HexagonHardwareLoops::Comparison::isUnsigned' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops10Comparison10isUnsignedENS1_4KindE">isUnsigned</a>(<a class="local col6 ref" href="#406Cmp" title='Cmp' data-ref="406Cmp">Cmp</a>))</td></tr>
<tr><th id="1806">1806</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1807">1807</th><td></td></tr>
<tr><th id="1808">1808</th><td>      <i>// If the register is being compared against an immediate, try changing</i></td></tr>
<tr><th id="1809">1809</th><td><i>      // the compare instruction to use induction register and adjust the</i></td></tr>
<tr><th id="1810">1810</th><td><i>      // immediate operand.</i></td></tr>
<tr><th id="1811">1811</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="407CmpImm" title='CmpImm' data-type='int64_t' data-ref="407CmpImm">CmpImm</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_120HexagonHardwareLoops12getImmediateERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonHardwareLoops::getImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_120HexagonHardwareLoops12getImmediateERKN4llvm14MachineOperandE">getImmediate</a>(*<a class="local col1 ref" href="#391CmpImmOp" title='CmpImmOp' data-ref="391CmpImmOp">CmpImmOp</a>);</td></tr>
<tr><th id="1812">1812</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="408V" title='V' data-type='int64_t' data-ref="408V">V</dfn> = <a class="local col7 ref" href="#397RB" title='RB' data-ref="397RB">RB</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, long&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1813">1813</th><td>      <i>// Handle Overflow (64-bit).</i></td></tr>
<tr><th id="1814">1814</th><td>      <b>if</b> (((<a class="local col8 ref" href="#408V" title='V' data-ref="408V">V</a> &gt; <var>0</var>) &amp;&amp; (<a class="local col7 ref" href="#407CmpImm" title='CmpImm' data-ref="407CmpImm">CmpImm</a> &gt; <a class="macro" href="../../../../../include/stdint.h.html#134" title="(9223372036854775807L)" data-ref="_M/INT64_MAX">INT64_MAX</a> - <a class="local col8 ref" href="#408V" title='V' data-ref="408V">V</a>)) ||</td></tr>
<tr><th id="1815">1815</th><td>          ((<a class="local col8 ref" href="#408V" title='V' data-ref="408V">V</a> &lt; <var>0</var>) &amp;&amp; (<a class="local col7 ref" href="#407CmpImm" title='CmpImm' data-ref="407CmpImm">CmpImm</a> &lt; <a class="macro" href="../../../../../include/stdint.h.html#129" title="(-9223372036854775807L-1)" data-ref="_M/INT64_MIN">INT64_MIN</a> - <a class="local col8 ref" href="#408V" title='V' data-ref="408V">V</a>)))</td></tr>
<tr><th id="1816">1816</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1817">1817</th><td>      <a class="local col7 ref" href="#407CmpImm" title='CmpImm' data-ref="407CmpImm">CmpImm</a> += <a class="local col8 ref" href="#408V" title='V' data-ref="408V">V</a>;</td></tr>
<tr><th id="1818">1818</th><td>      <i>// Most comparisons of register against an immediate value allow</i></td></tr>
<tr><th id="1819">1819</th><td><i>      // the immediate to be constant-extended. There are some exceptions</i></td></tr>
<tr><th id="1820">1820</th><td><i>      // though. Make sure the new combination will work.</i></td></tr>
<tr><th id="1821">1821</th><td>      <b>if</b> (<a class="local col1 ref" href="#391CmpImmOp" title='CmpImmOp' data-ref="391CmpImmOp">CmpImmOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1822">1822</th><td>        <b>if</b> (!<a class="tu ref" href="#_ZL19isImmValidForOpcodejl" title='isImmValidForOpcode' data-use='c' data-ref="_ZL19isImmValidForOpcodejl">isImmValidForOpcode</a>(<a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col7 ref" href="#407CmpImm" title='CmpImm' data-ref="407CmpImm">CmpImm</a>))</td></tr>
<tr><th id="1823">1823</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td>      <i>// Make sure that the compare happens after the bump.  Otherwise,</i></td></tr>
<tr><th id="1826">1826</th><td><i>      // after the fixup, the compare would use a yet-undefined register.</i></td></tr>
<tr><th id="1827">1827</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="409BumpI" title='BumpI' data-type='llvm::MachineInstr *' data-ref="409BumpI">BumpI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#395I" title='I' data-ref="395I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1828">1828</th><td>      <em>bool</em> <dfn class="local col0 decl" id="410Order" title='Order' data-type='bool' data-ref="410Order">Order</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::HexagonHardwareLoops::orderBumpCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops16orderBumpCompareEPN4llvm12MachineInstrES3_">orderBumpCompare</a>(<a class="local col9 ref" href="#409BumpI" title='BumpI' data-ref="409BumpI">BumpI</a>, <a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>);</td></tr>
<tr><th id="1829">1829</th><td>      <b>if</b> (!<a class="local col0 ref" href="#410Order" title='Order' data-ref="410Order">Order</a>)</td></tr>
<tr><th id="1830">1830</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1831">1831</th><td></td></tr>
<tr><th id="1832">1832</th><td>      <i>// Finally, fix the compare instruction.</i></td></tr>
<tr><th id="1833">1833</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl" title='(anonymous namespace)::HexagonHardwareLoops::setImmediate' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl">setImmediate</a>(<span class='refarg'>*<a class="local col1 ref" href="#391CmpImmOp" title='CmpImmOp' data-ref="391CmpImmOp">CmpImmOp</a></span>, <a class="local col7 ref" href="#407CmpImm" title='CmpImm' data-ref="407CmpImm">CmpImm</a>);</td></tr>
<tr><th id="1834">1834</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="411i" title='i' data-type='unsigned int' data-ref="411i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="412n" title='n' data-type='unsigned int' data-ref="412n">n</dfn> = <a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#411i" title='i' data-ref="411i">i</a> &lt; <a class="local col2 ref" href="#412n" title='n' data-ref="412n">n</a>; ++<a class="local col1 ref" href="#411i" title='i' data-ref="411i">i</a>) {</td></tr>
<tr><th id="1835">1835</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="413MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="413MO">MO</dfn> = <a class="local col9 ref" href="#389PredDef" title='PredDef' data-ref="389PredDef">PredDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#411i" title='i' data-ref="411i">i</a>);</td></tr>
<tr><th id="1836">1836</th><td>        <b>if</b> (<a class="local col3 ref" href="#413MO" title='MO' data-ref="413MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#413MO" title='MO' data-ref="413MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#397RB" title='RB' data-ref="397RB">RB</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, long&gt;::first' data-ref="std::pair::first">first</a>) {</td></tr>
<tr><th id="1837">1837</th><td>          <a class="local col3 ref" href="#413MO" title='MO' data-ref="413MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#395I" title='I' data-ref="395I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, long&gt; &gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1838">1838</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1839">1839</th><td>        }</td></tr>
<tr><th id="1840">1840</th><td>      }</td></tr>
<tr><th id="1841">1841</th><td>    }</td></tr>
<tr><th id="1842">1842</th><td>  }</td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1845">1845</th><td>}</td></tr>
<tr><th id="1846">1846</th><td></td></tr>
<tr><th id="1847">1847</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE">/// createPreheaderForLoop - Create a preheader for a given loop.</i></td></tr>
<tr><th id="1848">1848</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="tu type" href="#(anonymousnamespace)::HexagonHardwareLoops" title='(anonymous namespace)::HexagonHardwareLoops' data-ref="(anonymousnamespace)::HexagonHardwareLoops">HexagonHardwareLoops</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE" title='(anonymous namespace)::HexagonHardwareLoops::createPreheaderForLoop' data-type='llvm::MachineBasicBlock * (anonymous namespace)::HexagonHardwareLoops::createPreheaderForLoop(llvm::MachineLoop * L)' data-ref="_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE">createPreheaderForLoop</dfn>(</td></tr>
<tr><th id="1849">1849</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col4 decl" id="414L" title='L' data-type='llvm::MachineLoop *' data-ref="414L">L</dfn>) {</td></tr>
<tr><th id="1850">1850</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="415TmpPH" title='TmpPH' data-type='llvm::MachineBasicBlock *' data-ref="415TmpPH"><a class="local col5 ref" href="#415TmpPH" title='TmpPH' data-ref="415TmpPH">TmpPH</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MLI" title='(anonymous namespace)::HexagonHardwareLoops::MLI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb" title='llvm::MachineLoopInfo::findLoopPreheader' data-ref="_ZNK4llvm15MachineLoopInfo17findLoopPreheaderEPNS_11MachineLoopEb">findLoopPreheader</a>(<a class="local col4 ref" href="#414L" title='L' data-ref="414L">L</a>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SpecPreheader" title='SpecPreheader' data-use='m' data-ref="SpecPreheader">SpecPreheader</a>))</td></tr>
<tr><th id="1851">1851</th><td>    <b>return</b> <a class="local col5 ref" href="#415TmpPH" title='TmpPH' data-ref="415TmpPH">TmpPH</a>;</td></tr>
<tr><th id="1852">1852</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HWCreatePreheader" title='HWCreatePreheader' data-use='m' data-ref="HWCreatePreheader">HWCreatePreheader</a>)</td></tr>
<tr><th id="1853">1853</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1854">1854</th><td></td></tr>
<tr><th id="1855">1855</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="416Header" title='Header' data-type='llvm::MachineBasicBlock *' data-ref="416Header">Header</dfn> = <a class="local col4 ref" href="#414L" title='L' data-ref="414L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>();</td></tr>
<tr><th id="1856">1856</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="417Latch" title='Latch' data-type='llvm::MachineBasicBlock *' data-ref="417Latch">Latch</dfn> = <a class="local col4 ref" href="#414L" title='L' data-ref="414L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>();</td></tr>
<tr><th id="1857">1857</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="418ExitingBlock" title='ExitingBlock' data-type='llvm::MachineBasicBlock *' data-ref="418ExitingBlock">ExitingBlock</dfn> = <a class="local col4 ref" href="#414L" title='L' data-ref="414L">L</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop20findLoopControlBlockEv" title='llvm::MachineLoop::findLoopControlBlock' data-ref="_ZN4llvm11MachineLoop20findLoopControlBlockEv">findLoopControlBlock</a>();</td></tr>
<tr><th id="1858">1858</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="419MF" title='MF' data-type='llvm::MachineFunction *' data-ref="419MF">MF</dfn> = <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1859">1859</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col0 decl" id="420DL" title='DL' data-type='llvm::DebugLoc' data-ref="420DL">DL</dfn>;</td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td><u>#<span data-ppcond="1861">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1862">1862</th><td>  <b>if</b> ((!<a class="tu ref" href="#PHFn" title='PHFn' data-use='m' data-ref="PHFn">PHFn</a>.<a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5emptyEv" title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv">empty</a>()) &amp;&amp; (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="tu ref" href="#PHFn" title='PHFn' data-use='r' data-ref="PHFn">PHFn</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmneENS_9StringRefES0_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_9StringRefES0_">!=</a> <a class="local col9 ref" href="#419MF" title='MF' data-ref="419MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()))</td></tr>
<tr><th id="1863">1863</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1864">1864</th><td><u>#<span data-ppcond="1861">endif</span></u></td></tr>
<tr><th id="1865">1865</th><td></td></tr>
<tr><th id="1866">1866</th><td>  <b>if</b> (!<a class="local col7 ref" href="#417Latch" title='Latch' data-ref="417Latch">Latch</a> || !<a class="local col8 ref" href="#418ExitingBlock" title='ExitingBlock' data-ref="418ExitingBlock">ExitingBlock</a> || <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock15hasAddressTakenEv" title='llvm::MachineBasicBlock::hasAddressTaken' data-ref="_ZNK4llvm17MachineBasicBlock15hasAddressTakenEv">hasAddressTaken</a>())</td></tr>
<tr><th id="1867">1867</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1868">1868</th><td></td></tr>
<tr><th id="1869">1869</th><td>  <b>using</b> <dfn class="local col1 typedef" id="421instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="421instr_iterator">instr_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a>;</td></tr>
<tr><th id="1870">1870</th><td></td></tr>
<tr><th id="1871">1871</th><td>  <i>// Verify that all existing predecessors have analyzable branches</i></td></tr>
<tr><th id="1872">1872</th><td><i>  // (or no branches at all).</i></td></tr>
<tr><th id="1873">1873</th><td>  <b>using</b> <dfn class="local col2 typedef" id="422MBBVector" title='MBBVector' data-type='std::vector&lt;MachineBasicBlock *&gt;' data-ref="422MBBVector">MBBVector</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;;</td></tr>
<tr><th id="1874">1874</th><td></td></tr>
<tr><th id="1875">1875</th><td>  <a class="local col2 typedef" href="#422MBBVector" title='MBBVector' data-type='std::vector&lt;MachineBasicBlock *&gt;' data-ref="422MBBVector">MBBVector</a> <dfn class="local col3 decl" id="423Preds" title='Preds' data-type='MBBVector' data-ref="423Preds">Preds</dfn><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ET_S0_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ET_S0_RKT0_">(</a><a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(), <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>());</td></tr>
<tr><th id="1876">1876</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="424Tmp1" title='Tmp1' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="424Tmp1">Tmp1</dfn>;</td></tr>
<tr><th id="1877">1877</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="425TB" title='TB' data-type='llvm::MachineBasicBlock *' data-ref="425TB">TB</dfn> = <b>nullptr</b>, *<dfn class="local col6 decl" id="426FB" title='FB' data-type='llvm::MachineBasicBlock *' data-ref="426FB">FB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1878">1878</th><td></td></tr>
<tr><th id="1879">1879</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col8 ref" href="#418ExitingBlock" title='ExitingBlock' data-ref="418ExitingBlock">ExitingBlock</a></span>, <span class='refarg'><a class="local col5 ref" href="#425TB" title='TB' data-ref="425TB">TB</a></span>, <span class='refarg'><a class="local col6 ref" href="#426FB" title='FB' data-ref="426FB">FB</a></span>, <span class='refarg'><a class="local col4 ref" href="#424Tmp1" title='Tmp1' data-ref="424Tmp1">Tmp1</a></span>, <b>false</b>))</td></tr>
<tr><th id="1880">1880</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1881">1881</th><td></td></tr>
<tr><th id="1882">1882</th><td>  <b>for</b> (<a class="local col2 typedef" href="#422MBBVector" title='MBBVector' data-type='std::vector&lt;MachineBasicBlock *&gt;' data-ref="422MBBVector">MBBVector</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}::iterator" title='std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineBasicBlock *, allocator&lt;MachineBasicBlock *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}::iterator">iterator</a> <dfn class="local col7 decl" id="427I" title='I' data-type='MBBVector::iterator' data-ref="427I">I</dfn> = <a class="local col3 ref" href="#423Preds" title='Preds' data-ref="423Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <dfn class="local col8 decl" id="428E" title='E' data-type='MBBVector::iterator' data-ref="428E">E</dfn> = <a class="local col3 ref" href="#423Preds" title='Preds' data-ref="423Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col7 ref" href="#427I" title='I' data-ref="427I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#428E" title='E' data-ref="428E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col7 ref" href="#427I" title='I' data-ref="427I">I</a>) {</td></tr>
<tr><th id="1883">1883</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="429PB" title='PB' data-type='llvm::MachineBasicBlock *' data-ref="429PB">PB</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#427I" title='I' data-ref="427I">I</a>;</td></tr>
<tr><th id="1884">1884</th><td>    <em>bool</em> <dfn class="local col0 decl" id="430NotAnalyzed" title='NotAnalyzed' data-type='bool' data-ref="430NotAnalyzed">NotAnalyzed</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col9 ref" href="#429PB" title='PB' data-ref="429PB">PB</a></span>, <span class='refarg'><a class="local col5 ref" href="#425TB" title='TB' data-ref="425TB">TB</a></span>, <span class='refarg'><a class="local col6 ref" href="#426FB" title='FB' data-ref="426FB">FB</a></span>, <span class='refarg'><a class="local col4 ref" href="#424Tmp1" title='Tmp1' data-ref="424Tmp1">Tmp1</a></span>, <b>false</b>);</td></tr>
<tr><th id="1885">1885</th><td>    <b>if</b> (<a class="local col0 ref" href="#430NotAnalyzed" title='NotAnalyzed' data-ref="430NotAnalyzed">NotAnalyzed</a>)</td></tr>
<tr><th id="1886">1886</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1887">1887</th><td>  }</td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="431NewPH" title='NewPH' data-type='llvm::MachineBasicBlock *' data-ref="431NewPH">NewPH</dfn> = <a class="local col9 ref" href="#419MF" title='MF' data-ref="419MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="1890">1890</th><td>  <a class="local col9 ref" href="#419MF" title='MF' data-ref="419MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>);</td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td>  <b>if</b> (<a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() &gt; <var>2</var>) {</td></tr>
<tr><th id="1893">1893</th><td>    <i>// Ensure that the header has only two predecessors: the preheader and</i></td></tr>
<tr><th id="1894">1894</th><td><i>    // the loop latch.  Any additional predecessors of the header should</i></td></tr>
<tr><th id="1895">1895</th><td><i>    // join at the newly created preheader. Inspect all PHI nodes from the</i></td></tr>
<tr><th id="1896">1896</th><td><i>    // header and create appropriate corresponding PHI nodes in the preheader.</i></td></tr>
<tr><th id="1897">1897</th><td></td></tr>
<tr><th id="1898">1898</th><td>    <b>for</b> (<a class="local col1 typedef" href="#421instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="421instr_iterator">instr_iterator</a> <dfn class="local col2 decl" id="432I" title='I' data-type='instr_iterator' data-ref="432I">I</dfn> = <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <dfn class="local col3 decl" id="433E" title='E' data-type='instr_iterator' data-ref="433E">E</dfn> = <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="1899">1899</th><td>         <a class="local col2 ref" href="#432I" title='I' data-ref="432I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#433E" title='E' data-ref="433E">E</a> &amp;&amp; <a class="local col2 ref" href="#432I" title='I' data-ref="432I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#432I" title='I' data-ref="432I">I</a>) {</td></tr>
<tr><th id="1900">1900</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="434PN" title='PN' data-type='llvm::MachineInstr *' data-ref="434PN">PN</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#432I" title='I' data-ref="432I">I</a>;</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="435PD" title='PD' data-type='const llvm::MCInstrDesc &amp;' data-ref="435PD">PD</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::PHI);</td></tr>
<tr><th id="1903">1903</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="436NewPN" title='NewPN' data-type='llvm::MachineInstr *' data-ref="436NewPN">NewPN</dfn> = <a class="local col9 ref" href="#419MF" title='MF' data-ref="419MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb" title='llvm::MachineFunction::CreateMachineInstr' data-ref="_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb">CreateMachineInstr</a>(<a class="local col5 ref" href="#435PD" title='PD' data-ref="435PD">PD</a>, <a class="local col0 ref" href="#420DL" title='DL' data-ref="420DL">DL</a>);</td></tr>
<tr><th id="1904">1904</th><td>      <a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col6 ref" href="#436NewPN" title='NewPN' data-ref="436NewPN">NewPN</a>);</td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="437PR" title='PR' data-type='unsigned int' data-ref="437PR">PR</dfn> = <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1907">1907</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="438RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="438RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#437PR" title='PR' data-ref="437PR">PR</a>);</td></tr>
<tr><th id="1908">1908</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="439NewPR" title='NewPR' data-type='unsigned int' data-ref="439NewPR">NewPR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MRI" title='(anonymous namespace)::HexagonHardwareLoops::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#438RC" title='RC' data-ref="438RC">RC</a>);</td></tr>
<tr><th id="1909">1909</th><td>      <a class="local col6 ref" href="#436NewPN" title='NewPN' data-ref="436NewPN">NewPN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col9 ref" href="#439NewPR" title='NewPR' data-ref="439NewPR">NewPR</a>, <b>true</b>));</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td>      <i>// Copy all non-latch operands of a header's PHI node to the newly</i></td></tr>
<tr><th id="1912">1912</th><td><i>      // created PHI node in the preheader.</i></td></tr>
<tr><th id="1913">1913</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="440i" title='i' data-type='unsigned int' data-ref="440i">i</dfn> = <var>1</var>, <dfn class="local col1 decl" id="441n" title='n' data-type='unsigned int' data-ref="441n">n</dfn> = <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#440i" title='i' data-ref="440i">i</a> &lt; <a class="local col1 ref" href="#441n" title='n' data-ref="441n">n</a>; <a class="local col0 ref" href="#440i" title='i' data-ref="440i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="1914">1914</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="442PredR" title='PredR' data-type='unsigned int' data-ref="442PredR">PredR</dfn> = <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#440i" title='i' data-ref="440i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1915">1915</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="443PredRSub" title='PredRSub' data-type='unsigned int' data-ref="443PredRSub">PredRSub</dfn> = <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#440i" title='i' data-ref="440i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1916">1916</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="444PredB" title='PredB' data-type='llvm::MachineBasicBlock *' data-ref="444PredB">PredB</dfn> = <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#440i" title='i' data-ref="440i">i</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1917">1917</th><td>        <b>if</b> (<a class="local col4 ref" href="#444PredB" title='PredB' data-ref="444PredB">PredB</a> == <a class="local col7 ref" href="#417Latch" title='Latch' data-ref="417Latch">Latch</a>)</td></tr>
<tr><th id="1918">1918</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="445MO" title='MO' data-type='llvm::MachineOperand' data-ref="445MO">MO</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col2 ref" href="#442PredR" title='PredR' data-ref="442PredR">PredR</a>, <b>false</b>);</td></tr>
<tr><th id="1921">1921</th><td>        <a class="local col5 ref" href="#445MO" title='MO' data-ref="445MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col3 ref" href="#443PredRSub" title='PredRSub' data-ref="443PredRSub">PredRSub</a>);</td></tr>
<tr><th id="1922">1922</th><td>        <a class="local col6 ref" href="#436NewPN" title='NewPN' data-ref="436NewPN">NewPN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col5 ref" href="#445MO" title='MO' data-ref="445MO">MO</a>);</td></tr>
<tr><th id="1923">1923</th><td>        <a class="local col6 ref" href="#436NewPN" title='NewPN' data-ref="436NewPN">NewPN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineOperand::CreateMBB' data-ref="_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh">CreateMBB</a>(<a class="local col4 ref" href="#444PredB" title='PredB' data-ref="444PredB">PredB</a>));</td></tr>
<tr><th id="1924">1924</th><td>      }</td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td>      <i>// Remove copied operands from the old PHI node and add the value</i></td></tr>
<tr><th id="1927">1927</th><td><i>      // coming from the preheader's PHI.</i></td></tr>
<tr><th id="1928">1928</th><td>      <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="446i" title='i' data-type='int' data-ref="446i">i</dfn> = <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>2</var>; <a class="local col6 ref" href="#446i" title='i' data-ref="446i">i</a> &gt; <var>0</var>; <a class="local col6 ref" href="#446i" title='i' data-ref="446i">i</a> -= <var>2</var>) {</td></tr>
<tr><th id="1929">1929</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="447PredB" title='PredB' data-type='llvm::MachineBasicBlock *' data-ref="447PredB">PredB</dfn> = <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#446i" title='i' data-ref="446i">i</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1930">1930</th><td>        <b>if</b> (<a class="local col7 ref" href="#447PredB" title='PredB' data-ref="447PredB">PredB</a> != <a class="local col7 ref" href="#417Latch" title='Latch' data-ref="417Latch">Latch</a>) {</td></tr>
<tr><th id="1931">1931</th><td>          <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#446i" title='i' data-ref="446i">i</a>+<var>1</var>);</td></tr>
<tr><th id="1932">1932</th><td>          <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#446i" title='i' data-ref="446i">i</a>);</td></tr>
<tr><th id="1933">1933</th><td>        }</td></tr>
<tr><th id="1934">1934</th><td>      }</td></tr>
<tr><th id="1935">1935</th><td>      <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col9 ref" href="#439NewPR" title='NewPR' data-ref="439NewPR">NewPR</a>, <b>false</b>));</td></tr>
<tr><th id="1936">1936</th><td>      <a class="local col4 ref" href="#434PN" title='PN' data-ref="434PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineOperand::CreateMBB' data-ref="_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh">CreateMBB</a>(<a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>));</td></tr>
<tr><th id="1937">1937</th><td>    }</td></tr>
<tr><th id="1938">1938</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1939">1939</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Header-&gt;pred_size() == 2) ? void (0) : __assert_fail (&quot;Header-&gt;pred_size() == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1939, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>2</var>);</td></tr>
<tr><th id="1940">1940</th><td></td></tr>
<tr><th id="1941">1941</th><td>    <i>// The header has only two predecessors, but the non-latch predecessor</i></td></tr>
<tr><th id="1942">1942</th><td><i>    // is not a preheader (e.g. it has other successors, etc.)</i></td></tr>
<tr><th id="1943">1943</th><td><i>    // In such a case we don't need any extra PHI nodes in the new preheader,</i></td></tr>
<tr><th id="1944">1944</th><td><i>    // all we need is to adjust existing PHIs in the header to now refer to</i></td></tr>
<tr><th id="1945">1945</th><td><i>    // the new preheader.</i></td></tr>
<tr><th id="1946">1946</th><td>    <b>for</b> (<a class="local col1 typedef" href="#421instr_iterator" title='instr_iterator' data-type='MachineBasicBlock::instr_iterator' data-ref="421instr_iterator">instr_iterator</a> <dfn class="local col8 decl" id="448I" title='I' data-type='instr_iterator' data-ref="448I">I</dfn> = <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <dfn class="local col9 decl" id="449E" title='E' data-type='instr_iterator' data-ref="449E">E</dfn> = <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="1947">1947</th><td>         <a class="local col8 ref" href="#448I" title='I' data-ref="448I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#449E" title='E' data-ref="449E">E</a> &amp;&amp; <a class="local col8 ref" href="#448I" title='I' data-ref="448I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#448I" title='I' data-ref="448I">I</a>) {</td></tr>
<tr><th id="1948">1948</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="450PN" title='PN' data-type='llvm::MachineInstr *' data-ref="450PN">PN</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#448I" title='I' data-ref="448I">I</a>;</td></tr>
<tr><th id="1949">1949</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="451i" title='i' data-type='unsigned int' data-ref="451i">i</dfn> = <var>1</var>, <dfn class="local col2 decl" id="452n" title='n' data-type='unsigned int' data-ref="452n">n</dfn> = <a class="local col0 ref" href="#450PN" title='PN' data-ref="450PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#451i" title='i' data-ref="451i">i</a> &lt; <a class="local col2 ref" href="#452n" title='n' data-ref="452n">n</a>; <a class="local col1 ref" href="#451i" title='i' data-ref="451i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="1950">1950</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="453MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="453MO">MO</dfn> = <a class="local col0 ref" href="#450PN" title='PN' data-ref="450PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#451i" title='i' data-ref="451i">i</a>+<var>1</var>);</td></tr>
<tr><th id="1951">1951</th><td>        <b>if</b> (<a class="local col3 ref" href="#453MO" title='MO' data-ref="453MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col7 ref" href="#417Latch" title='Latch' data-ref="417Latch">Latch</a>)</td></tr>
<tr><th id="1952">1952</th><td>          <a class="local col3 ref" href="#453MO" title='MO' data-ref="453MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>);</td></tr>
<tr><th id="1953">1953</th><td>      }</td></tr>
<tr><th id="1954">1954</th><td>    }</td></tr>
<tr><th id="1955">1955</th><td>  }</td></tr>
<tr><th id="1956">1956</th><td></td></tr>
<tr><th id="1957">1957</th><td>  <i>// "Reroute" the CFG edges to link in the new preheader.</i></td></tr>
<tr><th id="1958">1958</th><td><i>  // If any of the predecessors falls through to the header, insert a branch</i></td></tr>
<tr><th id="1959">1959</th><td><i>  // to the new preheader in that place.</i></td></tr>
<tr><th id="1960">1960</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>,<var>1</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="454Tmp2" title='Tmp2' data-type='SmallVector&lt;llvm::MachineOperand, 1&gt;' data-ref="454Tmp2">Tmp2</dfn>;</td></tr>
<tr><th id="1961">1961</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>,<var>1</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="455EmptyCond" title='EmptyCond' data-type='SmallVector&lt;llvm::MachineOperand, 1&gt;' data-ref="455EmptyCond">EmptyCond</dfn>;</td></tr>
<tr><th id="1962">1962</th><td></td></tr>
<tr><th id="1963">1963</th><td>  <a class="local col5 ref" href="#425TB" title='TB' data-ref="425TB">TB</a> = <a class="local col6 ref" href="#426FB" title='FB' data-ref="426FB">FB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td>  <b>for</b> (<a class="local col2 typedef" href="#422MBBVector" title='MBBVector' data-type='std::vector&lt;MachineBasicBlock *&gt;' data-ref="422MBBVector">MBBVector</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}::iterator" title='std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineBasicBlock *, allocator&lt;MachineBasicBlock *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}::iterator">iterator</a> <dfn class="local col6 decl" id="456I" title='I' data-type='MBBVector::iterator' data-ref="456I">I</dfn> = <a class="local col3 ref" href="#423Preds" title='Preds' data-ref="423Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <dfn class="local col7 decl" id="457E" title='E' data-type='MBBVector::iterator' data-ref="457E">E</dfn> = <a class="local col3 ref" href="#423Preds" title='Preds' data-ref="423Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col6 ref" href="#456I" title='I' data-ref="456I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#457E" title='E' data-ref="457E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col6 ref" href="#456I" title='I' data-ref="456I">I</a>) {</td></tr>
<tr><th id="1966">1966</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="458PB" title='PB' data-type='llvm::MachineBasicBlock *' data-ref="458PB">PB</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#456I" title='I' data-ref="456I">I</a>;</td></tr>
<tr><th id="1967">1967</th><td>    <b>if</b> (<a class="local col8 ref" href="#458PB" title='PB' data-ref="458PB">PB</a> != <a class="local col7 ref" href="#417Latch" title='Latch' data-ref="417Latch">Latch</a>) {</td></tr>
<tr><th id="1968">1968</th><td>      <a class="local col4 ref" href="#454Tmp2" title='Tmp2' data-ref="454Tmp2">Tmp2</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1969">1969</th><td>      <em>bool</em> <dfn class="local col9 decl" id="459NotAnalyzed" title='NotAnalyzed' data-type='bool' data-ref="459NotAnalyzed">NotAnalyzed</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col8 ref" href="#458PB" title='PB' data-ref="458PB">PB</a></span>, <span class='refarg'><a class="local col5 ref" href="#425TB" title='TB' data-ref="425TB">TB</a></span>, <span class='refarg'><a class="local col6 ref" href="#426FB" title='FB' data-ref="426FB">FB</a></span>, <span class='refarg'><a class="local col4 ref" href="#454Tmp2" title='Tmp2' data-ref="454Tmp2">Tmp2</a></span>, <b>false</b>);</td></tr>
<tr><th id="1970">1970</th><td>      (<em>void</em>)<a class="local col9 ref" href="#459NotAnalyzed" title='NotAnalyzed' data-ref="459NotAnalyzed">NotAnalyzed</a>; <i>// suppress compiler warning</i></td></tr>
<tr><th id="1971">1971</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!NotAnalyzed &amp;&amp; &quot;Should be analyzable!&quot;) ? void (0) : __assert_fail (&quot;!NotAnalyzed &amp;&amp; \&quot;Should be analyzable!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1971, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (!<a class="local col9 ref" href="#459NotAnalyzed" title='NotAnalyzed' data-ref="459NotAnalyzed">NotAnalyzed</a> &amp;&amp; <q>"Should be analyzable!"</q>);</td></tr>
<tr><th id="1972">1972</th><td>      <b>if</b> (<a class="local col5 ref" href="#425TB" title='TB' data-ref="425TB">TB</a> != <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a> &amp;&amp; (<a class="local col4 ref" href="#454Tmp2" title='Tmp2' data-ref="454Tmp2">Tmp2</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() || <a class="local col6 ref" href="#426FB" title='FB' data-ref="426FB">FB</a> != <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>))</td></tr>
<tr><th id="1973">1973</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::HexagonInstrInfo::insertBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col8 ref" href="#458PB" title='PB' data-ref="458PB">PB</a></span>, <a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>, <b>nullptr</b>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#455EmptyCond" title='EmptyCond' data-ref="455EmptyCond">EmptyCond</a>, <a class="local col0 ref" href="#420DL" title='DL' data-ref="420DL">DL</a>);</td></tr>
<tr><th id="1974">1974</th><td>      <a class="local col8 ref" href="#458PB" title='PB' data-ref="458PB">PB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock22ReplaceUsesOfBlockWithEPS0_S1_" title='llvm::MachineBasicBlock::ReplaceUsesOfBlockWith' data-ref="_ZN4llvm17MachineBasicBlock22ReplaceUsesOfBlockWithEPS0_S1_">ReplaceUsesOfBlockWith</a>(<a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>, <a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>);</td></tr>
<tr><th id="1975">1975</th><td>    }</td></tr>
<tr><th id="1976">1976</th><td>  }</td></tr>
<tr><th id="1977">1977</th><td></td></tr>
<tr><th id="1978">1978</th><td>  <i>// It can happen that the latch block will fall through into the header.</i></td></tr>
<tr><th id="1979">1979</th><td><i>  // Insert an unconditional branch to the header.</i></td></tr>
<tr><th id="1980">1980</th><td>  <a class="local col5 ref" href="#425TB" title='TB' data-ref="425TB">TB</a> = <a class="local col6 ref" href="#426FB" title='FB' data-ref="426FB">FB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1981">1981</th><td>  <em>bool</em> <dfn class="local col0 decl" id="460LatchNotAnalyzed" title='LatchNotAnalyzed' data-type='bool' data-ref="460LatchNotAnalyzed">LatchNotAnalyzed</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col7 ref" href="#417Latch" title='Latch' data-ref="417Latch">Latch</a></span>, <span class='refarg'><a class="local col5 ref" href="#425TB" title='TB' data-ref="425TB">TB</a></span>, <span class='refarg'><a class="local col6 ref" href="#426FB" title='FB' data-ref="426FB">FB</a></span>, <span class='refarg'><a class="local col4 ref" href="#454Tmp2" title='Tmp2' data-ref="454Tmp2">Tmp2</a></span>, <b>false</b>);</td></tr>
<tr><th id="1982">1982</th><td>  (<em>void</em>)<a class="local col0 ref" href="#460LatchNotAnalyzed" title='LatchNotAnalyzed' data-ref="460LatchNotAnalyzed">LatchNotAnalyzed</a>; <i>// suppress compiler warning</i></td></tr>
<tr><th id="1983">1983</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!LatchNotAnalyzed &amp;&amp; &quot;Should be analyzable!&quot;) ? void (0) : __assert_fail (&quot;!LatchNotAnalyzed &amp;&amp; \&quot;Should be analyzable!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp&quot;, 1983, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (!<a class="local col0 ref" href="#460LatchNotAnalyzed" title='LatchNotAnalyzed' data-ref="460LatchNotAnalyzed">LatchNotAnalyzed</a> &amp;&amp; <q>"Should be analyzable!"</q>);</td></tr>
<tr><th id="1984">1984</th><td>  <b>if</b> (!<a class="local col5 ref" href="#425TB" title='TB' data-ref="425TB">TB</a> &amp;&amp; !<a class="local col6 ref" href="#426FB" title='FB' data-ref="426FB">FB</a>)</td></tr>
<tr><th id="1985">1985</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::HexagonInstrInfo::insertBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col7 ref" href="#417Latch" title='Latch' data-ref="417Latch">Latch</a></span>, <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>, <b>nullptr</b>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#455EmptyCond" title='EmptyCond' data-ref="455EmptyCond">EmptyCond</a>, <a class="local col0 ref" href="#420DL" title='DL' data-ref="420DL">DL</a>);</td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td>  <i>// Finally, the branch from the preheader to the header.</i></td></tr>
<tr><th id="1988">1988</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::TII" title='(anonymous namespace)::HexagonHardwareLoops::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::HexagonInstrInfo::insertBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a></span>, <a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>, <b>nullptr</b>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#455EmptyCond" title='EmptyCond' data-ref="455EmptyCond">EmptyCond</a>, <a class="local col0 ref" href="#420DL" title='DL' data-ref="420DL">DL</a>);</td></tr>
<tr><th id="1989">1989</th><td>  <a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>);</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col1 decl" id="461ParentLoop" title='ParentLoop' data-type='llvm::MachineLoop *' data-ref="461ParentLoop">ParentLoop</dfn> = <a class="local col4 ref" href="#414L" title='L' data-ref="414L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase13getParentLoopEv" title='llvm::LoopBase::getParentLoop' data-ref="_ZNK4llvm8LoopBase13getParentLoopEv">getParentLoop</a>();</td></tr>
<tr><th id="1992">1992</th><td>  <b>if</b> (<a class="local col1 ref" href="#461ParentLoop" title='ParentLoop' data-ref="461ParentLoop">ParentLoop</a>)</td></tr>
<tr><th id="1993">1993</th><td>    <a class="local col1 ref" href="#461ParentLoop" title='ParentLoop' data-ref="461ParentLoop">ParentLoop</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZN4llvm8LoopBase19addBasicBlockToLoopEPT_RNS_12LoopInfoBaseIS1_T0_EE" title='llvm::LoopBase::addBasicBlockToLoop' data-ref="_ZN4llvm8LoopBase19addBasicBlockToLoopEPT_RNS_12LoopInfoBaseIS1_T0_EE">addBasicBlockToLoop</a>(<a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MLI" title='(anonymous namespace)::HexagonHardwareLoops::MLI' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm15MachineLoopInfo7getBaseEv" title='llvm::MachineLoopInfo::getBase' data-ref="_ZN4llvm15MachineLoopInfo7getBaseEv">getBase</a>()</span>);</td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td>  <i>// Update the dominator information with the new preheader.</i></td></tr>
<tr><th id="1996">1996</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</a>) {</td></tr>
<tr><th id="1997">1997</th><td>    <b>if</b> (<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col2 decl" id="462HN" title='HN' data-type='MachineDomTreeNode *' data-ref="462HN"><a class="local col2 ref" href="#462HN" title='HN' data-ref="462HN">HN</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>)) {</td></tr>
<tr><th id="1998">1998</th><td>      <b>if</b> (<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col3 decl" id="463DHN" title='DHN' data-type='MachineDomTreeNode *' data-ref="463DHN"><a class="local col3 ref" href="#463DHN" title='DHN' data-ref="463DHN">DHN</a></dfn> = <a class="local col2 ref" href="#462HN" title='HN' data-ref="462HN">HN</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase7getIDomEv" title='llvm::DomTreeNodeBase::getIDom' data-ref="_ZNK4llvm15DomTreeNodeBase7getIDomEv">getIDom</a>()) {</td></tr>
<tr><th id="1999">1999</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::addNewBlock' data-ref="_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_">addNewBlock</a>(<a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>, <a class="local col3 ref" href="#463DHN" title='DHN' data-ref="463DHN">DHN</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>());</td></tr>
<tr><th id="2000">2000</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonHardwareLoops::MDT" title='(anonymous namespace)::HexagonHardwareLoops::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonHardwareLoops::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::changeImmediateDominator' data-ref="_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_17MachineBasicBlockES2_">changeImmediateDominator</a>(<a class="local col6 ref" href="#416Header" title='Header' data-ref="416Header">Header</a>, <a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>);</td></tr>
<tr><th id="2001">2001</th><td>      }</td></tr>
<tr><th id="2002">2002</th><td>    }</td></tr>
<tr><th id="2003">2003</th><td>  }</td></tr>
<tr><th id="2004">2004</th><td></td></tr>
<tr><th id="2005">2005</th><td>  <b>return</b> <a class="local col1 ref" href="#431NewPH" title='NewPH' data-ref="431NewPH">NewPH</a>;</td></tr>
<tr><th id="2006">2006</th><td>}</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
