INFO:sim:172 - Generating IP...
Resolving generics for 'my_bram'...
Applying external generics to 'my_bram'...
Delivering associated files for 'my_bram'...
Delivering EJava files for 'my_bram'...
Generating implementation netlist for 'my_bram'...
INFO:sim - Pre-processing HDL files for 'my_bram'...
Running synthesis for 'my_bram'
ERROR:sim -
   "C:\Users\dshamoui\Desktop\Lab4(Day8)\8051_logic\ipcore_dir\tmp\_cg\_dbg\my_b
   ram.prj" line 1: Source file
   C:/Users/dshamoui/Desktop/Lab4(Day8)/8051_logic/ipcore_dir/tmp/blk_mem_gen_v7
   _3/blk_mem_gen_v7_3_xst_comp.vhd does not exist
ERROR:sim - Failed executing Tcl generator.
ERROR:sim - Failed to generate 'my_bram'.  Failed executing Tcl generator.

Wrote CGP file for project 'my_bram'.
