-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity filter is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    agg_result_M0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_M0_ap_vld : OUT STD_LOGIC;
    agg_result_M1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_M1_ap_vld : OUT STD_LOGIC;
    agg_result_M2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_M2_ap_vld : OUT STD_LOGIC;
    agg_result_A_a1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_A_a1_ap_vld : OUT STD_LOGIC;
    agg_result_A_a2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_A_a2_ap_vld : OUT STD_LOGIC;
    agg_result_A_a3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_A_a3_ap_vld : OUT STD_LOGIC;
    agg_result_A_b1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_A_b1_ap_vld : OUT STD_LOGIC;
    agg_result_A_b2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_A_b2_ap_vld : OUT STD_LOGIC;
    agg_result_A_b3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_A_b3_ap_vld : OUT STD_LOGIC;
    agg_result_A_c1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_A_c1_ap_vld : OUT STD_LOGIC;
    agg_result_A_c2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_A_c2_ap_vld : OUT STD_LOGIC;
    agg_result_A_c3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_A_c3_ap_vld : OUT STD_LOGIC;
    agg_result_P_a1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_P_a1_ap_vld : OUT STD_LOGIC;
    agg_result_P_a2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_P_a2_ap_vld : OUT STD_LOGIC;
    agg_result_P_a3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_P_a3_ap_vld : OUT STD_LOGIC;
    agg_result_P_b1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_P_b1_ap_vld : OUT STD_LOGIC;
    agg_result_P_b2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_P_b2_ap_vld : OUT STD_LOGIC;
    agg_result_P_b3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_P_b3_ap_vld : OUT STD_LOGIC;
    agg_result_P_c1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_P_c1_ap_vld : OUT STD_LOGIC;
    agg_result_P_c2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_P_c2_ap_vld : OUT STD_LOGIC;
    agg_result_P_c3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_P_c3_ap_vld : OUT STD_LOGIC;
    agg_result_Q_a1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Q_a1_ap_vld : OUT STD_LOGIC;
    agg_result_Q_a2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Q_a2_ap_vld : OUT STD_LOGIC;
    agg_result_Q_a3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Q_a3_ap_vld : OUT STD_LOGIC;
    agg_result_Q_b1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Q_b1_ap_vld : OUT STD_LOGIC;
    agg_result_Q_b2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Q_b2_ap_vld : OUT STD_LOGIC;
    agg_result_Q_b3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Q_b3_ap_vld : OUT STD_LOGIC;
    agg_result_Q_c1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Q_c1_ap_vld : OUT STD_LOGIC;
    agg_result_Q_c2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Q_c2_ap_vld : OUT STD_LOGIC;
    agg_result_Q_c3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Q_c3_ap_vld : OUT STD_LOGIC;
    agg_result_MU : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_MU_ap_vld : OUT STD_LOGIC;
    agg_result_H0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_H0_ap_vld : OUT STD_LOGIC;
    agg_result_H1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_H1_ap_vld : OUT STD_LOGIC;
    agg_result_H2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_H2_ap_vld : OUT STD_LOGIC;
    agg_result_S : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_S_ap_vld : OUT STD_LOGIC;
    agg_result_K0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_K0_ap_vld : OUT STD_LOGIC;
    agg_result_K1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_K1_ap_vld : OUT STD_LOGIC;
    agg_result_K2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_K2_ap_vld : OUT STD_LOGIC;
    agg_result_Y : OUT STD_LOGIC_VECTOR (31 downto 0);
    agg_result_Y_ap_vld : OUT STD_LOGIC;
    value_M0 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_M1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_M2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_A_a1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_A_a2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_A_a3 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_A_b1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_A_b2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_A_b3 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_A_c1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_A_c2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_A_c3 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_P_a1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_P_a2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_P_a3 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_P_b1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_P_b2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_P_b3 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_P_c1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_P_c2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_P_c3 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Q_a1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Q_a2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Q_a3 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Q_b1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Q_b2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Q_b3 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Q_c1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Q_c2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Q_c3 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_MU : IN STD_LOGIC_VECTOR (31 downto 0);
    value_H0 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_H1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_H2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_S : IN STD_LOGIC_VECTOR (31 downto 0);
    value_K0 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_K1 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_K2 : IN STD_LOGIC_VECTOR (31 downto 0);
    value_Y : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of filter is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "filter,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku5p-ffvb676-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.881260,HLS_SYN_LAT=67,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=138,HLS_SYN_FF=11029,HLS_SYN_LUT=11949}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (47 downto 0) := "000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (47 downto 0) := "000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (47 downto 0) := "000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (47 downto 0) := "000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (47 downto 0) := "000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (47 downto 0) := "000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (47 downto 0) := "000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (47 downto 0) := "000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (47 downto 0) := "000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (47 downto 0) := "001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (47 downto 0) := "010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (47 downto 0) := "100000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_858 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_fu_771_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_870 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_706_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_fu_780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_891 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_711_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_901 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_operator_mul_fu_656_ap_idle : STD_LOGIC;
    signal grp_operator_mul_fu_656_ap_ready : STD_LOGIC;
    signal grp_operator_mul_fu_656_ap_done : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_690_ap_idle : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_690_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_690_ap_done : STD_LOGIC;
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal reg_914 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_920 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_926 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_932 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_938 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_944 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_950 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_956 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_962 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal reg_973 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_787_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_981 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_988 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_792_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_998 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_690_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i8_reg_1135 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_reg_1140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tempAdd_a1_reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_717_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempAdd_b1_reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempAdd_b2_reg_1181 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal tempAdd_a3_reg_1207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal tempAdd_b3_reg_1213 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempAdd_c1_reg_1219 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempAdd_c2_reg_1225 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal tempAdd_c3_reg_1241 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal tmp_21_reg_1247 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_reg_1252 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp2_reg_1258 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal value_M0_buf_assign_3_reg_1268 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_797_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempMat_b3_reg_1275 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_801_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempMat_c1_reg_1280 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_805_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempMat_c2_reg_1285 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_809_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempMat_c3_reg_1290 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_start : STD_LOGIC;
    signal grp_operator_mul_fu_656_mat3_a1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_mat3_a2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_mat3_a3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_mat3_b1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_mat3_b2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_mat3_b3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_mat3_c1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_mat3_c2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_mat3_c3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_other_a1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_other_a2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_other_a3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_other_b1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_other_b2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_other_b3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_other_c1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_other_c2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_other_c3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_mul_fu_656_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sin_or_cos_float_s_fu_690_ap_start : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_690_do_cos : STD_LOGIC;
    signal grp_operator_mul_fu_656_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_or_cos_float_s_fu_690_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_fu_740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_745_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_750_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_755_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_fu_711_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_711_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_717_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_717_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_722_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_722_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_765_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_765_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_fu_771_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_780_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_780_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_787_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_787_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_792_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_706_ce : STD_LOGIC;
    signal grp_fu_711_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_717_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_722_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (47 downto 0);

    component operator_mul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat3_a1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mat3_a2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mat3_a3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mat3_b1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mat3_b2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mat3_b3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mat3_c1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mat3_c2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mat3_c3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        other_a1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        other_a2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        other_a3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        other_b1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        other_b2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        other_b3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        other_c1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        other_c2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        other_c3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sin_or_cos_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (31 downto 0);
        do_cos : IN STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component filter_faddfsub_3kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component filter_fsub_32ns_lbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component filter_fmul_32ns_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_operator_mul_fu_656 : component operator_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_mul_fu_656_ap_start,
        ap_done => grp_operator_mul_fu_656_ap_done,
        ap_idle => grp_operator_mul_fu_656_ap_idle,
        ap_ready => grp_operator_mul_fu_656_ap_ready,
        mat3_a1_read => grp_operator_mul_fu_656_mat3_a1_read,
        mat3_a2_read => grp_operator_mul_fu_656_mat3_a2_read,
        mat3_a3_read => grp_operator_mul_fu_656_mat3_a3_read,
        mat3_b1_read => grp_operator_mul_fu_656_mat3_b1_read,
        mat3_b2_read => grp_operator_mul_fu_656_mat3_b2_read,
        mat3_b3_read => grp_operator_mul_fu_656_mat3_b3_read,
        mat3_c1_read => grp_operator_mul_fu_656_mat3_c1_read,
        mat3_c2_read => grp_operator_mul_fu_656_mat3_c2_read,
        mat3_c3_read => grp_operator_mul_fu_656_mat3_c3_read,
        other_a1_read => grp_operator_mul_fu_656_other_a1_read,
        other_a2_read => grp_operator_mul_fu_656_other_a2_read,
        other_a3_read => grp_operator_mul_fu_656_other_a3_read,
        other_b1_read => grp_operator_mul_fu_656_other_b1_read,
        other_b2_read => grp_operator_mul_fu_656_other_b2_read,
        other_b3_read => grp_operator_mul_fu_656_other_b3_read,
        other_c1_read => grp_operator_mul_fu_656_other_c1_read,
        other_c2_read => grp_operator_mul_fu_656_other_c2_read,
        other_c3_read => grp_operator_mul_fu_656_other_c3_read,
        ap_return_0 => grp_operator_mul_fu_656_ap_return_0,
        ap_return_1 => grp_operator_mul_fu_656_ap_return_1,
        ap_return_2 => grp_operator_mul_fu_656_ap_return_2,
        ap_return_3 => grp_operator_mul_fu_656_ap_return_3,
        ap_return_4 => grp_operator_mul_fu_656_ap_return_4,
        ap_return_5 => grp_operator_mul_fu_656_ap_return_5,
        ap_return_6 => grp_operator_mul_fu_656_ap_return_6,
        ap_return_7 => grp_operator_mul_fu_656_ap_return_7,
        ap_return_8 => grp_operator_mul_fu_656_ap_return_8);

    grp_sin_or_cos_float_s_fu_690 : component sin_or_cos_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_or_cos_float_s_fu_690_ap_start,
        ap_done => grp_sin_or_cos_float_s_fu_690_ap_done,
        ap_idle => grp_sin_or_cos_float_s_fu_690_ap_idle,
        ap_ready => grp_sin_or_cos_float_s_fu_690_ap_ready,
        t_in => reg_880,
        do_cos => grp_sin_or_cos_float_s_fu_690_do_cos,
        ap_return => grp_sin_or_cos_float_s_fu_690_ap_return);

    filter_faddfsub_3kbM_U66 : component filter_faddfsub_3kbM
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_706_p0,
        din1 => grp_fu_706_p1,
        opcode => grp_fu_706_opcode,
        ce => grp_fu_706_ce,
        dout => grp_fu_706_p2);

    filter_faddfsub_3kbM_U67 : component filter_faddfsub_3kbM
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_711_p0,
        din1 => grp_fu_711_p1,
        opcode => grp_fu_711_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_711_p2);

    filter_faddfsub_3kbM_U68 : component filter_faddfsub_3kbM
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_717_p0,
        din1 => grp_fu_717_p1,
        opcode => grp_fu_717_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_717_p2);

    filter_faddfsub_3kbM_U69 : component filter_faddfsub_3kbM
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_722_p0,
        din1 => grp_fu_722_p1,
        opcode => grp_fu_722_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_722_p2);

    filter_fsub_32ns_lbW_U70 : component filter_fsub_32ns_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tempAdd_b2_reg_1181,
        din1 => reg_998,
        ce => ap_const_logic_1,
        dout => grp_fu_740_p2);

    filter_fsub_32ns_lbW_U71 : component filter_fsub_32ns_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tempAdd_b3_reg_1213,
        din1 => tempMat_b3_reg_1275,
        ce => ap_const_logic_1,
        dout => grp_fu_745_p2);

    filter_fsub_32ns_lbW_U72 : component filter_fsub_32ns_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tempAdd_c1_reg_1219,
        din1 => tempMat_c1_reg_1280,
        ce => ap_const_logic_1,
        dout => grp_fu_750_p2);

    filter_fsub_32ns_lbW_U73 : component filter_fsub_32ns_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tempAdd_c2_reg_1225,
        din1 => tempMat_c2_reg_1285,
        ce => ap_const_logic_1,
        dout => grp_fu_755_p2);

    filter_fsub_32ns_lbW_U74 : component filter_fsub_32ns_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tempAdd_c3_reg_1241,
        din1 => tempMat_c3_reg_1290,
        ce => ap_const_logic_1,
        dout => grp_fu_760_p2);

    filter_fmul_32ns_cud_U75 : component filter_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_765_p0,
        din1 => grp_fu_765_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_765_p2);

    filter_fmul_32ns_cud_U76 : component filter_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_771_p0,
        din1 => grp_fu_771_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_771_p2);

    filter_fmul_32ns_cud_U77 : component filter_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_780_p0,
        din1 => grp_fu_780_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_780_p2);

    filter_fmul_32ns_cud_U78 : component filter_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_787_p0,
        din1 => grp_fu_787_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_787_p2);

    filter_fmul_32ns_cud_U79 : component filter_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_792_p0,
        din1 => grp_fu_792_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_792_p2);

    filter_fmul_32ns_cud_U80 : component filter_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_870,
        din1 => temp2_reg_1258,
        ce => ap_const_logic_1,
        dout => grp_fu_797_p2);

    filter_fmul_32ns_cud_U81 : component filter_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_891,
        din1 => reg_962,
        ce => ap_const_logic_1,
        dout => grp_fu_801_p2);

    filter_fmul_32ns_cud_U82 : component filter_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_891,
        din1 => reg_988,
        ce => ap_const_logic_1,
        dout => grp_fu_805_p2);

    filter_fmul_32ns_cud_U83 : component filter_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_891,
        din1 => temp2_reg_1258,
        ce => ap_const_logic_1,
        dout => grp_fu_809_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_operator_mul_fu_656_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_mul_fu_656_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                    grp_operator_mul_fu_656_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_mul_fu_656_ap_ready = ap_const_logic_1)) then 
                    grp_operator_mul_fu_656_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_float_s_fu_690_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_or_cos_float_s_fu_690_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                    grp_sin_or_cos_float_s_fu_690_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_float_s_fu_690_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_float_s_fu_690_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state2))) then
                reg_858 <= grp_fu_765_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state2))) then
                reg_870 <= grp_fu_771_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then
                reg_880 <= grp_fu_706_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state6))) then
                reg_891 <= grp_fu_780_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state10))) then
                reg_901 <= grp_fu_711_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then
                reg_908 <= grp_operator_mul_fu_656_ap_return_0;
                reg_914 <= grp_operator_mul_fu_656_ap_return_1;
                reg_920 <= grp_operator_mul_fu_656_ap_return_2;
                reg_926 <= grp_operator_mul_fu_656_ap_return_3;
                reg_932 <= grp_operator_mul_fu_656_ap_return_4;
                reg_938 <= grp_operator_mul_fu_656_ap_return_5;
                reg_944 <= grp_operator_mul_fu_656_ap_return_6;
                reg_950 <= grp_operator_mul_fu_656_ap_return_7;
                reg_956 <= grp_operator_mul_fu_656_ap_return_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state22))) then
                reg_962 <= grp_fu_706_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18))) then
                reg_973 <= grp_fu_765_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state44))) then
                reg_981 <= grp_fu_787_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22))) then
                reg_988 <= grp_fu_711_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state44))) then
                reg_998 <= grp_fu_792_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                temp2_reg_1258 <= grp_fu_706_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                tempAdd_a1_reg_1169 <= grp_fu_706_p2;
                tempAdd_b1_reg_1175 <= grp_fu_717_p2;
                tempAdd_b2_reg_1181 <= grp_fu_722_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                tempAdd_a3_reg_1207 <= grp_fu_706_p2;
                tempAdd_b3_reg_1213 <= grp_fu_711_p2;
                tempAdd_c1_reg_1219 <= grp_fu_717_p2;
                tempAdd_c2_reg_1225 <= grp_fu_722_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                tempAdd_c3_reg_1241 <= grp_fu_706_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                tempMat_b3_reg_1275 <= grp_fu_797_p2;
                tempMat_c1_reg_1280 <= grp_fu_801_p2;
                tempMat_c2_reg_1285 <= grp_fu_805_p2;
                tempMat_c3_reg_1290 <= grp_fu_809_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                tmp_21_reg_1247 <= grp_fu_717_p2;
                tmp_28_reg_1252 <= grp_fu_722_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                tmp_i_i8_reg_1135 <= grp_sin_or_cos_float_s_fu_690_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                tmp_i_i_reg_1140 <= grp_sin_or_cos_float_s_fu_690_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                value_M0_buf_assign_3_reg_1268 <= grp_fu_711_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state11, ap_block_state11_on_subcall_done, ap_CS_fsm_state12, ap_block_state12_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    agg_result_A_a1 <= value_A_a1;

    agg_result_A_a1_ap_vld_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            agg_result_A_a1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_A_a1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_A_a2 <= value_A_a2;

    agg_result_A_a2_ap_vld_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            agg_result_A_a2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_A_a2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_A_a3 <= value_A_a3;

    agg_result_A_a3_ap_vld_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            agg_result_A_a3_ap_vld <= ap_const_logic_1;
        else 
            agg_result_A_a3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_A_b1 <= value_A_b1;

    agg_result_A_b1_ap_vld_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            agg_result_A_b1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_A_b1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_A_b2 <= value_A_b2;

    agg_result_A_b2_ap_vld_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            agg_result_A_b2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_A_b2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_A_b3 <= value_A_b3;

    agg_result_A_b3_ap_vld_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            agg_result_A_b3_ap_vld <= ap_const_logic_1;
        else 
            agg_result_A_b3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_A_c1 <= value_A_c1;

    agg_result_A_c1_ap_vld_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            agg_result_A_c1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_A_c1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_A_c2 <= value_A_c2;

    agg_result_A_c2_ap_vld_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            agg_result_A_c2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_A_c2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_A_c3 <= value_A_c3;

    agg_result_A_c3_ap_vld_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            agg_result_A_c3_ap_vld <= ap_const_logic_1;
        else 
            agg_result_A_c3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_H0 <= reg_858;

    agg_result_H0_ap_vld_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            agg_result_H0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_H0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_H1 <= ap_const_lv32_0;

    agg_result_H1_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_H1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_H1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_H2 <= tmp_i_i_reg_1140;

    agg_result_H2_ap_vld_assign_proc : process(ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            agg_result_H2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_H2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_K0 <= reg_962;

    agg_result_K0_ap_vld_assign_proc : process(ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            agg_result_K0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_K0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_K1 <= reg_988;

    agg_result_K1_ap_vld_assign_proc : process(ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            agg_result_K1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_K1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_K2 <= temp2_reg_1258;

    agg_result_K2_ap_vld_assign_proc : process(ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            agg_result_K2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_K2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_M0 <= value_M0_buf_assign_3_reg_1268;

    agg_result_M0_ap_vld_assign_proc : process(ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            agg_result_M0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_M0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_M1 <= grp_fu_711_p2;

    agg_result_M1_ap_vld_assign_proc : process(ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            agg_result_M1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_M1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_M2 <= grp_fu_717_p2;

    agg_result_M2_ap_vld_assign_proc : process(ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            agg_result_M2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_M2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_MU <= reg_973;

    agg_result_MU_ap_vld_assign_proc : process(ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            agg_result_MU_ap_vld <= ap_const_logic_1;
        else 
            agg_result_MU_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_P_a1 <= grp_fu_706_p2;

    agg_result_P_a1_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_P_a1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_P_a1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_P_a2 <= grp_fu_711_p2;

    agg_result_P_a2_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_P_a2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_P_a2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_P_a3 <= grp_fu_717_p2;

    agg_result_P_a3_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_P_a3_ap_vld <= ap_const_logic_1;
        else 
            agg_result_P_a3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_P_b1 <= grp_fu_722_p2;

    agg_result_P_b1_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_P_b1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_P_b1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_P_b2 <= grp_fu_740_p2;

    agg_result_P_b2_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_P_b2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_P_b2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_P_b3 <= grp_fu_745_p2;

    agg_result_P_b3_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_P_b3_ap_vld <= ap_const_logic_1;
        else 
            agg_result_P_b3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_P_c1 <= grp_fu_750_p2;

    agg_result_P_c1_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_P_c1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_P_c1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_P_c2 <= grp_fu_755_p2;

    agg_result_P_c2_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_P_c2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_P_c2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_P_c3 <= grp_fu_760_p2;

    agg_result_P_c3_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            agg_result_P_c3_ap_vld <= ap_const_logic_1;
        else 
            agg_result_P_c3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Q_a1 <= value_Q_a1;

    agg_result_Q_a1_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_Q_a1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Q_a1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Q_a2 <= value_Q_a2;

    agg_result_Q_a2_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_Q_a2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Q_a2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Q_a3 <= value_Q_a3;

    agg_result_Q_a3_ap_vld_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            agg_result_Q_a3_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Q_a3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Q_b1 <= value_Q_b1;

    agg_result_Q_b1_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_Q_b1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Q_b1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Q_b2 <= value_Q_b2;

    agg_result_Q_b2_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_Q_b2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Q_b2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Q_b3 <= value_Q_b3;

    agg_result_Q_b3_ap_vld_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            agg_result_Q_b3_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Q_b3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Q_c1 <= value_Q_c1;

    agg_result_Q_c1_ap_vld_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            agg_result_Q_c1_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Q_c1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Q_c2 <= value_Q_c2;

    agg_result_Q_c2_ap_vld_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            agg_result_Q_c2_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Q_c2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Q_c3 <= value_Q_c3;

    agg_result_Q_c3_ap_vld_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            agg_result_Q_c3_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Q_c3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_S <= reg_880;

    agg_result_S_ap_vld_assign_proc : process(ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            agg_result_S_ap_vld <= ap_const_logic_1;
        else 
            agg_result_S_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_Y <= value_Y;

    agg_result_Y_ap_vld_assign_proc : process(ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            agg_result_Y_ap_vld <= ap_const_logic_1;
        else 
            agg_result_Y_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state11_on_subcall_done_assign_proc : process(grp_operator_mul_fu_656_ap_done, grp_sin_or_cos_float_s_fu_690_ap_done)
    begin
                ap_block_state11_on_subcall_done <= ((grp_sin_or_cos_float_s_fu_690_ap_done = ap_const_logic_0) or (grp_operator_mul_fu_656_ap_done = ap_const_logic_0));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(grp_operator_mul_fu_656_ap_done, grp_sin_or_cos_float_s_fu_690_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_sin_or_cos_float_s_fu_690_ap_done = ap_const_logic_0) or (grp_operator_mul_fu_656_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_706_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state11, ap_block_state11_on_subcall_done, ap_CS_fsm_state12, ap_block_state12_on_subcall_done, ap_CS_fsm_state41, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_1 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_boolean_1 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            grp_fu_706_ce <= ap_const_logic_0;
        else 
            grp_fu_706_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_706_opcode_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state33, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state19, ap_CS_fsm_state29, ap_CS_fsm_state37, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_706_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_706_opcode <= ap_const_lv2_0;
        else 
            grp_fu_706_opcode <= "XX";
        end if; 
    end process;


    grp_fu_706_p0_assign_proc : process(reg_858, reg_880, reg_901, reg_908, ap_CS_fsm_state11, reg_920, reg_956, reg_962, reg_973, ap_CS_fsm_state13, tempAdd_a1_reg_1169, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state23, tmp_21_reg_1247, ap_CS_fsm_state27, ap_CS_fsm_state33, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state19, ap_CS_fsm_state29, ap_CS_fsm_state37, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_706_p0 <= tempAdd_a1_reg_1169;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_706_p0 <= tmp_21_reg_1247;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_706_p0 <= reg_962;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_706_p0 <= reg_956;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_706_p0 <= reg_973;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_706_p0 <= reg_920;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_706_p0 <= reg_908;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_706_p0 <= reg_901;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            grp_fu_706_p0 <= reg_880;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_fu_706_p0 <= reg_858;
        else 
            grp_fu_706_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_706_p1_assign_proc : process(value_Q_a1, value_Q_a3, value_Q_c3, reg_858, reg_870, ap_CS_fsm_state11, reg_973, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state33, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state19, ap_CS_fsm_state29, ap_CS_fsm_state37, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_fu_706_p1 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_706_p1 <= reg_973;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_706_p1 <= value_Q_c3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_706_p1 <= value_Q_a3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_706_p1 <= value_Q_a1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_706_p1 <= reg_858;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_fu_706_p1 <= reg_870;
        else 
            grp_fu_706_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_711_opcode_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state7, ap_CS_fsm_state19, ap_CS_fsm_state29, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_711_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_fu_711_opcode <= ap_const_lv2_0;
        else 
            grp_fu_711_opcode <= "XX";
        end if; 
    end process;


    grp_fu_711_p0_assign_proc : process(reg_870, reg_880, reg_891, reg_901, reg_914, reg_938, reg_988, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state23, value_M0_buf_assign_3_reg_1268, ap_CS_fsm_state33, ap_CS_fsm_state7, ap_CS_fsm_state19, ap_CS_fsm_state29, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_711_p0 <= reg_901;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_711_p0 <= value_M0_buf_assign_3_reg_1268;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_711_p0 <= reg_880;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_711_p0 <= reg_988;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_711_p0 <= reg_891;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_711_p0 <= reg_938;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_711_p0 <= reg_914;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_711_p0 <= reg_870;
        else 
            grp_fu_711_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_711_p1_assign_proc : process(value_Q_a2, value_Q_b3, reg_870, reg_891, reg_981, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state7, ap_CS_fsm_state19, ap_CS_fsm_state29, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            grp_fu_711_p1 <= reg_870;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_711_p1 <= reg_981;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_711_p1 <= value_Q_b3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_711_p1 <= value_Q_a2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_fu_711_p1 <= reg_891;
        else 
            grp_fu_711_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_717_opcode_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_717_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_fu_717_opcode <= ap_const_lv2_0;
        else 
            grp_fu_717_opcode <= "XX";
        end if; 
    end process;


    grp_fu_717_p0_assign_proc : process(reg_926, reg_944, reg_981, ap_CS_fsm_state13, ap_CS_fsm_state17, tempAdd_a3_reg_1207, ap_CS_fsm_state23, value_M0_buf_assign_3_reg_1268, ap_CS_fsm_state33, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_717_p0 <= tempAdd_a3_reg_1207;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_717_p0 <= value_M0_buf_assign_3_reg_1268;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_717_p0 <= reg_981;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_717_p0 <= reg_944;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_717_p0 <= reg_926;
        else 
            grp_fu_717_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_717_p1_assign_proc : process(value_Q_b1, value_Q_c1, reg_891, reg_998, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            grp_fu_717_p1 <= reg_891;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_717_p1 <= reg_998;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_717_p1 <= value_Q_c1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_717_p1 <= value_Q_b1;
        else 
            grp_fu_717_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_722_opcode_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_fu_722_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_fu_722_opcode <= ap_const_lv2_0;
        else 
            grp_fu_722_opcode <= "XX";
        end if; 
    end process;


    grp_fu_722_p0_assign_proc : process(value_Y, reg_932, reg_950, ap_CS_fsm_state13, tempAdd_b1_reg_1175, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_722_p0 <= tempAdd_b1_reg_1175;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_722_p0 <= value_Y;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_722_p0 <= reg_950;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_722_p0 <= reg_932;
        else 
            grp_fu_722_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_722_p1_assign_proc : process(value_Q_b2, value_Q_c2, reg_973, reg_981, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_722_p1 <= reg_981;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_722_p1 <= reg_973;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_722_p1 <= value_Q_c2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_722_p1 <= value_Q_b2;
        else 
            grp_fu_722_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_765_p0_assign_proc : process(ap_CS_fsm_state1, value_A_a1, value_A_a3, value_A_c3, reg_858, reg_962, ap_CS_fsm_state5, ap_CS_fsm_state9, tmp_i_i_reg_1140, ap_CS_fsm_state17, ap_CS_fsm_state21, temp2_reg_1258, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state15, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_765_p0 <= temp2_reg_1258;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_765_p0 <= tmp_i_i_reg_1140;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            grp_fu_765_p0 <= reg_858;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_fu_765_p0 <= reg_962;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_765_p0 <= value_A_c3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_765_p0 <= value_A_a3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_765_p0 <= value_A_a1;
        else 
            grp_fu_765_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_765_p1_assign_proc : process(ap_CS_fsm_state1, value_M0, value_M2, reg_858, reg_880, reg_962, ap_CS_fsm_state5, ap_CS_fsm_state9, tmp_i_i8_reg_1135, tmp_i_i_reg_1140, tempAdd_a1_reg_1169, ap_CS_fsm_state17, ap_CS_fsm_state21, tempAdd_c3_reg_1241, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state15, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_765_p1 <= reg_962;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_765_p1 <= reg_880;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_765_p1 <= reg_858;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_765_p1 <= tempAdd_c3_reg_1241;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_fu_765_p1 <= tmp_i_i_reg_1140;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_765_p1 <= tempAdd_a1_reg_1169;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_765_p1 <= tmp_i_i8_reg_1135;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_765_p1 <= value_M2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_765_p1 <= value_M0;
        else 
            grp_fu_765_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_771_p0_assign_proc : process(ap_CS_fsm_state1, value_A_a2, value_A_c1, reg_858, reg_988, ap_CS_fsm_state5, tmp_i_i_reg_1140, tempAdd_b1_reg_1175, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state41, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_771_p0 <= reg_858;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_771_p0 <= reg_988;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_771_p0 <= tmp_i_i_reg_1140;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_771_p0 <= tempAdd_b1_reg_1175;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_771_p0 <= value_A_c1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_771_p0 <= value_A_a2;
        else 
            grp_fu_771_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_771_p1_assign_proc : process(ap_CS_fsm_state1, value_M0, value_M1, reg_880, reg_988, ap_CS_fsm_state5, ap_CS_fsm_state17, tempAdd_c1_reg_1219, ap_CS_fsm_state21, tmp_28_reg_1252, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state41, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_771_p1 <= reg_988;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_771_p1 <= reg_880;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_771_p1 <= tmp_28_reg_1252;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_771_p1 <= tempAdd_c1_reg_1219;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            grp_fu_771_p1 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_771_p1 <= value_M0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_771_p1 <= value_M1;
        else 
            grp_fu_771_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_780_p0_assign_proc : process(value_A_c2, reg_858, reg_962, ap_CS_fsm_state5, tmp_i_i_reg_1140, ap_CS_fsm_state17, ap_CS_fsm_state21, temp2_reg_1258, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state41, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_fu_780_p0 <= temp2_reg_1258;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_780_p0 <= reg_962;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_780_p0 <= tmp_i_i_reg_1140;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            grp_fu_780_p0 <= reg_858;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_780_p0 <= value_A_c2;
        else 
            grp_fu_780_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_780_p1_assign_proc : process(value_M1, reg_880, reg_901, ap_CS_fsm_state5, ap_CS_fsm_state17, tempAdd_c2_reg_1225, ap_CS_fsm_state21, tmp_28_reg_1252, temp2_reg_1258, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state41, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_780_p1 <= temp2_reg_1258;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_780_p1 <= reg_880;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_780_p1 <= tmp_28_reg_1252;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_780_p1 <= tempAdd_c2_reg_1225;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_780_p1 <= reg_901;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_780_p1 <= value_M1;
        else 
            grp_fu_780_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_787_p0_assign_proc : process(reg_858, reg_870, tempAdd_b2_reg_1181, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_787_p0 <= reg_870;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_787_p0 <= reg_858;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_787_p0 <= tempAdd_b2_reg_1181;
        else 
            grp_fu_787_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_787_p1_assign_proc : process(reg_962, ap_CS_fsm_state17, tempAdd_a3_reg_1207, ap_CS_fsm_state21, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_787_p1 <= reg_962;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_787_p1 <= tempAdd_a3_reg_1207;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_787_p1 <= ap_const_lv32_0;
        else 
            grp_fu_787_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_792_p0_assign_proc : process(reg_870, tempAdd_b3_reg_1213, ap_CS_fsm_state21, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_792_p0 <= reg_870;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_792_p0 <= tempAdd_b3_reg_1213;
        else 
            grp_fu_792_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_792_p1_assign_proc : process(reg_988, ap_CS_fsm_state21, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_792_p1 <= reg_988;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_792_p1 <= ap_const_lv32_0;
        else 
            grp_fu_792_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_operator_mul_fu_656_ap_start <= grp_operator_mul_fu_656_ap_start_reg;

    grp_operator_mul_fu_656_mat3_a1_read_assign_proc : process(value_A_a1, reg_908, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_mat3_a1_read <= reg_908;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_mat3_a1_read <= value_A_a1;
        else 
            grp_operator_mul_fu_656_mat3_a1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_mat3_a2_read_assign_proc : process(value_A_a2, ap_CS_fsm_state11, ap_CS_fsm_state12, reg_914)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_mat3_a2_read <= reg_914;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_mat3_a2_read <= value_A_a2;
        else 
            grp_operator_mul_fu_656_mat3_a2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_mat3_a3_read_assign_proc : process(value_A_a3, ap_CS_fsm_state11, ap_CS_fsm_state12, reg_920)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_mat3_a3_read <= reg_920;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_mat3_a3_read <= value_A_a3;
        else 
            grp_operator_mul_fu_656_mat3_a3_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_mat3_b1_read_assign_proc : process(value_A_b1, ap_CS_fsm_state11, ap_CS_fsm_state12, reg_926)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_mat3_b1_read <= reg_926;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_mat3_b1_read <= value_A_b1;
        else 
            grp_operator_mul_fu_656_mat3_b1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_mat3_b2_read_assign_proc : process(value_A_b2, ap_CS_fsm_state11, ap_CS_fsm_state12, reg_932)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_mat3_b2_read <= reg_932;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_mat3_b2_read <= value_A_b2;
        else 
            grp_operator_mul_fu_656_mat3_b2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_mat3_b3_read_assign_proc : process(value_A_b3, ap_CS_fsm_state11, ap_CS_fsm_state12, reg_938)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_mat3_b3_read <= reg_938;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_mat3_b3_read <= value_A_b3;
        else 
            grp_operator_mul_fu_656_mat3_b3_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_mat3_c1_read_assign_proc : process(value_A_c1, ap_CS_fsm_state11, ap_CS_fsm_state12, reg_944)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_mat3_c1_read <= reg_944;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_mat3_c1_read <= value_A_c1;
        else 
            grp_operator_mul_fu_656_mat3_c1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_mat3_c2_read_assign_proc : process(value_A_c2, ap_CS_fsm_state11, ap_CS_fsm_state12, reg_950)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_mat3_c2_read <= reg_950;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_mat3_c2_read <= value_A_c2;
        else 
            grp_operator_mul_fu_656_mat3_c2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_mat3_c3_read_assign_proc : process(value_A_c3, ap_CS_fsm_state11, ap_CS_fsm_state12, reg_956)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_mat3_c3_read <= reg_956;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_mat3_c3_read <= value_A_c3;
        else 
            grp_operator_mul_fu_656_mat3_c3_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_other_a1_read_assign_proc : process(value_A_a1, value_P_a1, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_other_a1_read <= value_A_a1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_other_a1_read <= value_P_a1;
        else 
            grp_operator_mul_fu_656_other_a1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_other_a2_read_assign_proc : process(value_A_b1, value_P_a2, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_other_a2_read <= value_A_b1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_other_a2_read <= value_P_a2;
        else 
            grp_operator_mul_fu_656_other_a2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_other_a3_read_assign_proc : process(value_A_c1, value_P_a3, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_other_a3_read <= value_A_c1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_other_a3_read <= value_P_a3;
        else 
            grp_operator_mul_fu_656_other_a3_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_other_b1_read_assign_proc : process(value_A_a2, value_P_b1, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_other_b1_read <= value_A_a2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_other_b1_read <= value_P_b1;
        else 
            grp_operator_mul_fu_656_other_b1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_other_b2_read_assign_proc : process(value_A_b2, value_P_b2, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_other_b2_read <= value_A_b2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_other_b2_read <= value_P_b2;
        else 
            grp_operator_mul_fu_656_other_b2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_other_b3_read_assign_proc : process(value_A_c2, value_P_b3, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_other_b3_read <= value_A_c2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_other_b3_read <= value_P_b3;
        else 
            grp_operator_mul_fu_656_other_b3_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_other_c1_read_assign_proc : process(value_A_a3, value_P_c1, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_other_c1_read <= value_A_a3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_other_c1_read <= value_P_c1;
        else 
            grp_operator_mul_fu_656_other_c1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_other_c2_read_assign_proc : process(value_A_b3, value_P_c2, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_other_c2_read <= value_A_b3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_other_c2_read <= value_P_c2;
        else 
            grp_operator_mul_fu_656_other_c2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_operator_mul_fu_656_other_c3_read_assign_proc : process(value_A_c3, value_P_c3, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_operator_mul_fu_656_other_c3_read <= value_A_c3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_operator_mul_fu_656_other_c3_read <= value_P_c3;
        else 
            grp_operator_mul_fu_656_other_c3_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_sin_or_cos_float_s_fu_690_ap_start <= grp_sin_or_cos_float_s_fu_690_ap_start_reg;

    grp_sin_or_cos_float_s_fu_690_do_cos_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_sin_or_cos_float_s_fu_690_do_cos <= ap_const_logic_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_sin_or_cos_float_s_fu_690_do_cos <= ap_const_logic_1;
        else 
            grp_sin_or_cos_float_s_fu_690_do_cos <= 'X';
        end if; 
    end process;

end behav;
