

================================================================
== Vivado HLS Report for 'batch_align2D'
================================================================
* Date:           Wed Oct 16 19:41:25 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        batch_align2d_hls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   90|  473859|   90|  473859|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                                 |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                            Loop Name                            |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy..pyr_data_ptr                                           |  473761|  473761|         3|          1|          1|  473760|    yes   |
        |- memcpy.batch_align2D.cur_px_estimate.gep2.cur_px_estimate_ptr  |       8|       8|         2|          1|          1|       8|    yes   |
        |- memcpy.inv_out.                                                |      36|      36|         2|          1|          1|      36|    yes   |
        |- memcpy.cur_px_estimate_ptr.batch_align2D.cur_px_estimate.gep   |       8|       8|         2|          1|          1|       8|    yes   |
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 19 20 }
  Pipeline-2 : II = 1, D = 2, States = { 39 40 }
  Pipeline-3 : II = 1, D = 2, States = { 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (transfer_pyr_read)
	12  / (!transfer_pyr_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond3)
	10  / (!exitcond3)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	21  / (exitcond2)
	20  / (!exitcond2)
20 --> 
	19  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	41  / (exitcond4)
	40  / (!exitcond4)
40 --> 
	39  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	48  / (exitcond5)
	47  / (!exitcond5)
47 --> 
	46  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%inv_out_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %inv_out)"   --->   Operation 53 'read' 'inv_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%transfer_pyr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %transfer_pyr)"   --->   Operation 54 'read' 'transfer_pyr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%cur_px_estimate_ptr_s = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %cur_px_estimate_ptr)"   --->   Operation 55 'read' 'cur_px_estimate_ptr_s' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%pyr_data_ptr_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %pyr_data_ptr)"   --->   Operation 56 'read' 'pyr_data_ptr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inv_out7 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %inv_out_read, i32 2, i32 63)"   --->   Operation 57 'partselect' 'inv_out7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = zext i62 %inv_out7 to i64"   --->   Operation 58 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%debug_addr = getelementptr float* %debug, i64 %tmp"   --->   Operation 59 'getelementptr' 'debug_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cur_px_estimate_ptr5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %cur_px_estimate_ptr_s, i32 2, i32 63)"   --->   Operation 60 'partselect' 'cur_px_estimate_ptr5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = zext i62 %cur_px_estimate_ptr5 to i64"   --->   Operation 61 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i62 %cur_px_estimate_ptr5 to i63"   --->   Operation 62 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%pos_addr = getelementptr float* %pos_r, i64 %tmp_2"   --->   Operation 63 'getelementptr' 'pos_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%pyr_addr = getelementptr i8* %pyr, i64 %pyr_data_ptr_read"   --->   Operation 64 'getelementptr' 'pyr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %debug), !map !27"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %pos_r), !map !33"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %patches), !map !39"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %pyr), !map !45"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %img_w) nounwind, !map !51"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %img_h) nounwind, !map !57"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128 %levels) nounwind, !map !61"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %converged) nounwind, !map !65"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n_iter) nounwind, !map !69"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %transfer_pyr) nounwind, !map !73"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @batch_align2D_str) nounwind"   --->   Operation 75 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyr, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [4 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:108]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %pyr_data_ptr, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:108]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %patches, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [8 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:109]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %ref_patch_with_border_ptr, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:109]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %pos_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [4 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:110]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %cur_px_estimate_ptr, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:110]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %debug, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [6 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:111]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %inv_out, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:111]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %img_w, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:114]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %img_h, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:115]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128 %levels, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:116]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %converged, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:117]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %n_iter, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:118]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %transfer_pyr, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:119]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str11, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:120]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %transfer_pyr_read, label %burst.rd.header.preheader, label %burst.rd.header20.preheader" [batch_align2d_hls/align2d.c:134]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 92 [7/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 92 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 93 [6/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 93 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 94 [5/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 94 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 95 [4/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 95 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 96 [3/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 96 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 97 [2/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 97 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 98 [1/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 98 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 99 [1/1] (0.65ns)   --->   "br label %burst.rd.header" [batch_align2d_hls/align2d.c:135]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%indvar = phi i19 [ %indvar_next, %burst.rd.body ], [ 0, %burst.rd.header.preheader ]" [batch_align2d_hls/align2d.c:135]   --->   Operation 100 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (1.08ns)   --->   "%exitcond3 = icmp eq i19 %indvar, -50528" [batch_align2d_hls/align2d.c:135]   --->   Operation 101 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 473760, i64 473760, i64 473760) nounwind"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.88ns)   --->   "%indvar_next = add i19 %indvar, 1" [batch_align2d_hls/align2d.c:135]   --->   Operation 103 'add' 'indvar_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %burst.rd.header20.preheader.loopexit, label %burst.rd.body" [batch_align2d_hls/align2d.c:135]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 105 [1/1] (8.75ns)   --->   "%pyr_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %pyr_addr)" [batch_align2d_hls/align2d.c:135]   --->   Operation 105 'read' 'pyr_addr_read' <Predicate = (!exitcond3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [batch_align2d_hls/align2d.c:135]   --->   Operation 106 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:135]   --->   Operation 107 'specpipeline' 'empty_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_OC_pyr_da)" [batch_align2d_hls/align2d.c:135]   --->   Operation 108 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%indvar4 = zext i19 %indvar to i64" [batch_align2d_hls/align2d.c:135]   --->   Operation 109 'zext' 'indvar4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%pyr_data_addr = getelementptr [473760 x i8]* @pyr_data, i64 0, i64 %indvar4" [batch_align2d_hls/align2d.c:135]   --->   Operation 110 'getelementptr' 'pyr_data_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.23ns)   --->   "store i8 %pyr_addr_read, i8* %pyr_data_addr, align 1" [batch_align2d_hls/align2d.c:135]   --->   Operation 111 'store' <Predicate = (!exitcond3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [batch_align2d_hls/align2d.c:135]   --->   Operation 112 'specregionend' 'burstread_rend' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [batch_align2d_hls/align2d.c:135]   --->   Operation 113 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "br label %burst.rd.header20.preheader"   --->   Operation 114 'br' <Predicate = (transfer_pyr_read)> <Delay = 0.00>
ST_12 : Operation 115 [7/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 115 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 116 [6/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 116 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 117 [5/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 117 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 118 [4/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 118 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 119 [3/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 119 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 120 [2/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 120 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 121 [1/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 121 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 122 [1/1] (0.65ns)   --->   "br label %burst.rd.header20" [batch_align2d_hls/align2d.c:138]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.65>

State 19 <SV = 16> <Delay = 0.79>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%indvar3 = phi i4 [ %indvar_next2, %burst.rd.body2117 ], [ 0, %burst.rd.header20.preheader ]" [batch_align2d_hls/align2d.c:138]   --->   Operation 123 'phi' 'indvar3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.72ns)   --->   "%exitcond2 = icmp eq i4 %indvar3, -8" [batch_align2d_hls/align2d.c:138]   --->   Operation 124 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 125 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.79ns)   --->   "%indvar_next2 = add i4 %indvar3, 1" [batch_align2d_hls/align2d.c:138]   --->   Operation 126 'add' 'indvar_next2' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %burst.rd.end19, label %burst.rd.body21" [batch_align2d_hls/align2d.c:138]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%p_t1 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %indvar3, i32 1, i32 2)" [batch_align2d_hls/align2d.c:138]   --->   Operation 128 'partselect' 'p_t1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i4 %indvar3 to i1" [batch_align2d_hls/align2d.c:138]   --->   Operation 129 'trunc' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.72ns)   --->   "switch i2 %p_t1, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [batch_align2d_hls/align2d.c:138]   --->   Operation 130 'switch' <Predicate = (!exitcond2)> <Delay = 0.72>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %branch413, label %branch412" [batch_align2d_hls/align2d.c:138]   --->   Operation 131 'br' <Predicate = (!exitcond2 & p_t1 == 2)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "br label %burst.rd.body2117" [batch_align2d_hls/align2d.c:138]   --->   Operation 132 'br' <Predicate = (!exitcond2 & p_t1 == 2)> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %branch411, label %branch410" [batch_align2d_hls/align2d.c:138]   --->   Operation 133 'br' <Predicate = (!exitcond2 & p_t1 == 1)> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "br label %burst.rd.body2117" [batch_align2d_hls/align2d.c:138]   --->   Operation 134 'br' <Predicate = (!exitcond2 & p_t1 == 1)> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %branch409, label %branch408" [batch_align2d_hls/align2d.c:138]   --->   Operation 135 'br' <Predicate = (!exitcond2 & p_t1 == 0)> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "br label %burst.rd.body2117" [batch_align2d_hls/align2d.c:138]   --->   Operation 136 'br' <Predicate = (!exitcond2 & p_t1 == 0)> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %branch415, label %branch414" [batch_align2d_hls/align2d.c:138]   --->   Operation 137 'br' <Predicate = (!exitcond2 & p_t1 == 3)> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "br label %burst.rd.body2117" [batch_align2d_hls/align2d.c:138]   --->   Operation 138 'br' <Predicate = (!exitcond2 & p_t1 == 3)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 8.75>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [batch_align2d_hls/align2d.c:138]   --->   Operation 139 'specregionbegin' 'burstread_rbegin2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:138]   --->   Operation 140 'specpipeline' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([62 x i8]* @memcpy_OC_batch_alig)" [batch_align2d_hls/align2d.c:138]   --->   Operation 141 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (8.75ns)   --->   "%pos_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:138]   --->   Operation 142 'read' 'pos_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_2_0, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 143 'store' <Predicate = (p_t1 == 2 & !tmp_3)> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "br label %branch6445" [batch_align2d_hls/align2d.c:138]   --->   Operation 144 'br' <Predicate = (p_t1 == 2 & !tmp_3)> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_2_1, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 145 'store' <Predicate = (p_t1 == 2 & tmp_3)> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "br label %branch6445" [batch_align2d_hls/align2d.c:138]   --->   Operation 146 'br' <Predicate = (p_t1 == 2 & tmp_3)> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_1_0, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 147 'store' <Predicate = (p_t1 == 1 & !tmp_3)> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "br label %branch5440" [batch_align2d_hls/align2d.c:138]   --->   Operation 148 'br' <Predicate = (p_t1 == 1 & !tmp_3)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_1_1, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 149 'store' <Predicate = (p_t1 == 1 & tmp_3)> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "br label %branch5440" [batch_align2d_hls/align2d.c:138]   --->   Operation 150 'br' <Predicate = (p_t1 == 1 & tmp_3)> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_0_0, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 151 'store' <Predicate = (p_t1 == 0 & !tmp_3)> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "br label %branch4435" [batch_align2d_hls/align2d.c:138]   --->   Operation 152 'br' <Predicate = (p_t1 == 0 & !tmp_3)> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_0_1, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 153 'store' <Predicate = (p_t1 == 0 & tmp_3)> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "br label %branch4435" [batch_align2d_hls/align2d.c:138]   --->   Operation 154 'br' <Predicate = (p_t1 == 0 & tmp_3)> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_3_0, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 155 'store' <Predicate = (p_t1 == 3 & !tmp_3)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "br label %branch7450" [batch_align2d_hls/align2d.c:138]   --->   Operation 156 'br' <Predicate = (p_t1 == 3 & !tmp_3)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_3_1, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 157 'store' <Predicate = (p_t1 == 3 & tmp_3)> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "br label %branch7450" [batch_align2d_hls/align2d.c:138]   --->   Operation 158 'br' <Predicate = (p_t1 == 3 & tmp_3)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%burstread_rend31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [batch_align2d_hls/align2d.c:138]   --->   Operation 159 'specregionend' 'burstread_rend31' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "br label %burst.rd.header20" [batch_align2d_hls/align2d.c:138]   --->   Operation 160 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 21 <SV = 17> <Delay = 1.23>
ST_21 : Operation 161 [2/2] (1.23ns)   --->   "%pyr_data_load = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 0), align 16" [batch_align2d_hls/align2d.c:174]   --->   Operation 161 'load' 'pyr_data_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>

State 22 <SV = 18> <Delay = 1.23>
ST_22 : Operation 162 [1/2] (1.23ns)   --->   "%pyr_data_load = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 0), align 16" [batch_align2d_hls/align2d.c:174]   --->   Operation 162 'load' 'pyr_data_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>
ST_22 : Operation 163 [2/2] (1.23ns)   --->   "%pyr_data_load_1 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 1), align 1" [batch_align2d_hls/align2d.c:174]   --->   Operation 163 'load' 'pyr_data_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>

State 23 <SV = 19> <Delay = 7.89>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_8 = zext i8 %pyr_data_load to i32" [batch_align2d_hls/align2d.c:174]   --->   Operation 164 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [3/3] (7.89ns)   --->   "%tmp_9 = sitofp i32 %tmp_8 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 165 'sitofp' 'tmp_9' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 166 [1/2] (1.23ns)   --->   "%pyr_data_load_1 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 1), align 1" [batch_align2d_hls/align2d.c:174]   --->   Operation 166 'load' 'pyr_data_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>
ST_23 : Operation 167 [2/2] (1.23ns)   --->   "%pyr_data_load_2 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 2), align 2" [batch_align2d_hls/align2d.c:174]   --->   Operation 167 'load' 'pyr_data_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>

State 24 <SV = 20> <Delay = 7.89>
ST_24 : Operation 168 [2/3] (7.89ns)   --->   "%tmp_9 = sitofp i32 %tmp_8 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 168 'sitofp' 'tmp_9' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_8_1 = zext i8 %pyr_data_load_1 to i32" [batch_align2d_hls/align2d.c:174]   --->   Operation 169 'zext' 'tmp_8_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [3/3] (7.89ns)   --->   "%tmp_9_1 = sitofp i32 %tmp_8_1 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 170 'sitofp' 'tmp_9_1' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 171 [1/2] (1.23ns)   --->   "%pyr_data_load_2 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 2), align 2" [batch_align2d_hls/align2d.c:174]   --->   Operation 171 'load' 'pyr_data_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>
ST_24 : Operation 172 [2/2] (1.23ns)   --->   "%pyr_data_load_3 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 3), align 1" [batch_align2d_hls/align2d.c:174]   --->   Operation 172 'load' 'pyr_data_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>

State 25 <SV = 21> <Delay = 7.89>
ST_25 : Operation 173 [1/3] (7.89ns)   --->   "%tmp_9 = sitofp i32 %tmp_8 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 173 'sitofp' 'tmp_9' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 174 [2/3] (7.89ns)   --->   "%tmp_9_1 = sitofp i32 %tmp_8_1 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 174 'sitofp' 'tmp_9_1' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_8_2 = zext i8 %pyr_data_load_2 to i32" [batch_align2d_hls/align2d.c:174]   --->   Operation 175 'zext' 'tmp_8_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [3/3] (7.89ns)   --->   "%tmp_9_2 = sitofp i32 %tmp_8_2 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 176 'sitofp' 'tmp_9_2' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 177 [1/2] (1.23ns)   --->   "%pyr_data_load_3 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 3), align 1" [batch_align2d_hls/align2d.c:174]   --->   Operation 177 'load' 'pyr_data_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>

State 26 <SV = 22> <Delay = 7.89>
ST_26 : Operation 178 [4/4] (6.43ns)   --->   "%tmp_s = fadd float %tmp_9, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 178 'fadd' 'tmp_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 179 [1/3] (7.89ns)   --->   "%tmp_9_1 = sitofp i32 %tmp_8_1 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 179 'sitofp' 'tmp_9_1' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 180 [2/3] (7.89ns)   --->   "%tmp_9_2 = sitofp i32 %tmp_8_2 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 180 'sitofp' 'tmp_9_2' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_8_3 = zext i8 %pyr_data_load_3 to i32" [batch_align2d_hls/align2d.c:174]   --->   Operation 181 'zext' 'tmp_8_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 182 [3/3] (7.89ns)   --->   "%tmp_9_3 = sitofp i32 %tmp_8_3 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 182 'sitofp' 'tmp_9_3' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 23> <Delay = 8.75>
ST_27 : Operation 183 [3/4] (6.43ns)   --->   "%tmp_s = fadd float %tmp_9, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 183 'fadd' 'tmp_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 184 [1/1] (8.75ns)   --->   "%pos_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr, i32 1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 184 'writereq' 'pos_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 185 [4/4] (6.43ns)   --->   "%tmp_1 = fadd float %tmp_9_1, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 185 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 186 [1/1] (1.08ns)   --->   "%cur_px_estimate_ptr6_1 = add i63 %tmp_2_cast, 2" [batch_align2d_hls/align2d.c:174]   --->   Operation 186 'add' 'cur_px_estimate_ptr6_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%cur_px_estimate_ptr6 = zext i63 %cur_px_estimate_ptr6_1 to i64" [batch_align2d_hls/align2d.c:174]   --->   Operation 187 'zext' 'cur_px_estimate_ptr6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%pos_addr_1 = getelementptr float* %pos_r, i64 %cur_px_estimate_ptr6" [batch_align2d_hls/align2d.c:174]   --->   Operation 188 'getelementptr' 'pos_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 189 [1/3] (7.89ns)   --->   "%tmp_9_2 = sitofp i32 %tmp_8_2 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 189 'sitofp' 'tmp_9_2' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 190 [2/3] (7.89ns)   --->   "%tmp_9_3 = sitofp i32 %tmp_8_3 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 190 'sitofp' 'tmp_9_3' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 191 [1/1] (8.75ns)   --->   "%debug_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %debug_addr, i32 36)" [batch_align2d_hls/align2d.c:177]   --->   Operation 191 'writereq' 'debug_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 8.75>
ST_28 : Operation 192 [2/4] (6.43ns)   --->   "%tmp_s = fadd float %tmp_9, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 192 'fadd' 'tmp_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [3/4] (6.43ns)   --->   "%tmp_1 = fadd float %tmp_9_1, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 193 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 194 [1/1] (8.75ns)   --->   "%pos_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr_1, i32 1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 194 'writereq' 'pos_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 195 [4/4] (6.43ns)   --->   "%tmp_2_9 = fadd float %tmp_9_2, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 195 'fadd' 'tmp_2_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 196 [1/1] (1.08ns)   --->   "%cur_px_estimate_ptr6_2 = add i63 %tmp_2_cast, 4" [batch_align2d_hls/align2d.c:174]   --->   Operation 196 'add' 'cur_px_estimate_ptr6_2' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%cur_px_estimate_ptr6_4 = zext i63 %cur_px_estimate_ptr6_2 to i64" [batch_align2d_hls/align2d.c:174]   --->   Operation 197 'zext' 'cur_px_estimate_ptr6_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%pos_addr_2 = getelementptr float* %pos_r, i64 %cur_px_estimate_ptr6_4" [batch_align2d_hls/align2d.c:174]   --->   Operation 198 'getelementptr' 'pos_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 199 [1/3] (7.89ns)   --->   "%tmp_9_3 = sitofp i32 %tmp_8_3 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 199 'sitofp' 'tmp_9_3' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 200 [1/1] (1.08ns)   --->   "%cur_px_estimate_ptr6_3 = add i63 %tmp_2_cast, 6" [batch_align2d_hls/align2d.c:174]   --->   Operation 200 'add' 'cur_px_estimate_ptr6_3' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%cur_px_estimate_ptr6_5 = zext i63 %cur_px_estimate_ptr6_3 to i64" [batch_align2d_hls/align2d.c:174]   --->   Operation 201 'zext' 'cur_px_estimate_ptr6_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%pos_addr_3 = getelementptr float* %pos_r, i64 %cur_px_estimate_ptr6_5" [batch_align2d_hls/align2d.c:174]   --->   Operation 202 'getelementptr' 'pos_addr_3' <Predicate = true> <Delay = 0.00>

State 29 <SV = 25> <Delay = 8.75>
ST_29 : Operation 203 [1/4] (6.43ns)   --->   "%tmp_s = fadd float %tmp_9, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 203 'fadd' 'tmp_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 204 [2/4] (6.43ns)   --->   "%tmp_1 = fadd float %tmp_9_1, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 204 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 205 [3/4] (6.43ns)   --->   "%tmp_2_9 = fadd float %tmp_9_2, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 205 'fadd' 'tmp_2_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 206 [1/1] (8.75ns)   --->   "%pos_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr_2, i32 1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 206 'writereq' 'pos_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 207 [4/4] (6.43ns)   --->   "%tmp_3_10 = fadd float %tmp_9_3, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 207 'fadd' 'tmp_3_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 8.75>
ST_30 : Operation 208 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i64P(i64* %converged, i64 0)" [batch_align2d_hls/align2d.c:141]   --->   Operation 208 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_30 : Operation 209 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.floatP(float* %pos_addr, float %tmp_s, i4 -1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 209 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 210 [1/4] (6.43ns)   --->   "%tmp_1 = fadd float %tmp_9_1, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 210 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 211 [2/4] (6.43ns)   --->   "%tmp_2_9 = fadd float %tmp_9_2, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 211 'fadd' 'tmp_2_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 212 [3/4] (6.43ns)   --->   "%tmp_3_10 = fadd float %tmp_9_3, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 212 'fadd' 'tmp_3_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 213 [1/1] (8.75ns)   --->   "%pos_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr_3, i32 1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 213 'writereq' 'pos_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 8.75>
ST_31 : Operation 214 [5/5] (8.75ns)   --->   "%pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:174]   --->   Operation 214 'writeresp' 'pos_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 215 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.floatP(float* %pos_addr_1, float %tmp_1, i4 -1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 215 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 216 [1/4] (6.43ns)   --->   "%tmp_2_9 = fadd float %tmp_9_2, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 216 'fadd' 'tmp_2_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 217 [2/4] (6.43ns)   --->   "%tmp_3_10 = fadd float %tmp_9_3, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 217 'fadd' 'tmp_3_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 8.75>
ST_32 : Operation 218 [4/5] (8.75ns)   --->   "%pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:174]   --->   Operation 218 'writeresp' 'pos_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 219 [5/5] (8.75ns)   --->   "%pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 219 'writeresp' 'pos_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 220 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.floatP(float* %pos_addr_2, float %tmp_2_9, i4 -1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 220 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 221 [1/4] (6.43ns)   --->   "%tmp_3_10 = fadd float %tmp_9_3, undef" [batch_align2d_hls/align2d.c:174]   --->   Operation 221 'fadd' 'tmp_3_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 8.75>
ST_33 : Operation 222 [3/5] (8.75ns)   --->   "%pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:174]   --->   Operation 222 'writeresp' 'pos_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 223 [4/5] (8.75ns)   --->   "%pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 223 'writeresp' 'pos_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 224 [5/5] (8.75ns)   --->   "%pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)" [batch_align2d_hls/align2d.c:174]   --->   Operation 224 'writeresp' 'pos_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 225 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.floatP(float* %pos_addr_3, float %tmp_3_10, i4 -1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 225 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 30> <Delay = 8.75>
ST_34 : Operation 226 [2/5] (8.75ns)   --->   "%pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:174]   --->   Operation 226 'writeresp' 'pos_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 227 [3/5] (8.75ns)   --->   "%pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 227 'writeresp' 'pos_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 228 [4/5] (8.75ns)   --->   "%pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)" [batch_align2d_hls/align2d.c:174]   --->   Operation 228 'writeresp' 'pos_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 229 [5/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)" [batch_align2d_hls/align2d.c:174]   --->   Operation 229 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 31> <Delay = 8.75>
ST_35 : Operation 230 [1/5] (8.75ns)   --->   "%pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:174]   --->   Operation 230 'writeresp' 'pos_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 231 [2/5] (8.75ns)   --->   "%pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 231 'writeresp' 'pos_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 232 [3/5] (8.75ns)   --->   "%pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)" [batch_align2d_hls/align2d.c:174]   --->   Operation 232 'writeresp' 'pos_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 233 [4/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)" [batch_align2d_hls/align2d.c:174]   --->   Operation 233 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 32> <Delay = 8.75>
ST_36 : Operation 234 [1/5] (8.75ns)   --->   "%pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 234 'writeresp' 'pos_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 235 [2/5] (8.75ns)   --->   "%pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)" [batch_align2d_hls/align2d.c:174]   --->   Operation 235 'writeresp' 'pos_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 236 [3/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)" [batch_align2d_hls/align2d.c:174]   --->   Operation 236 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 33> <Delay = 8.75>
ST_37 : Operation 237 [1/5] (8.75ns)   --->   "%pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)" [batch_align2d_hls/align2d.c:174]   --->   Operation 237 'writeresp' 'pos_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 238 [2/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)" [batch_align2d_hls/align2d.c:174]   --->   Operation 238 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 34> <Delay = 8.75>
ST_38 : Operation 239 [1/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)" [batch_align2d_hls/align2d.c:174]   --->   Operation 239 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 240 [1/1] (0.65ns)   --->   "br label %burst.wr.header" [batch_align2d_hls/align2d.c:177]   --->   Operation 240 'br' <Predicate = true> <Delay = 0.65>

State 39 <SV = 35> <Delay = 1.07>
ST_39 : Operation 241 [1/1] (0.00ns)   --->   "%indvar6 = phi i6 [ %indvar_next3, %burst.wr.body ], [ 0, %burst.rd.end19 ]" [batch_align2d_hls/align2d.c:177]   --->   Operation 241 'phi' 'indvar6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 242 [1/1] (0.78ns)   --->   "%exitcond4 = icmp eq i6 %indvar6, -28" [batch_align2d_hls/align2d.c:177]   --->   Operation 242 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 243 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind"   --->   Operation 243 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 244 [1/1] (0.78ns)   --->   "%indvar_next3 = add i6 %indvar6, 1" [batch_align2d_hls/align2d.c:177]   --->   Operation 244 'add' 'indvar_next3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %burst.wr.header41.preheader, label %burst.wr.body" [batch_align2d_hls/align2d.c:177]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 246 [1/1] (0.81ns)   --->   "%tmp_1_13 = call float @_ssdm_op_Mux.ap_auto.36float.i6(float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, i6 %indvar6) nounwind" [batch_align2d_hls/align2d.c:177]   --->   Operation 246 'mux' 'tmp_1_13' <Predicate = (!exitcond4)> <Delay = 0.81> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 8.75>
ST_40 : Operation 247 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [batch_align2d_hls/align2d.c:177]   --->   Operation 247 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_40 : Operation 248 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:177]   --->   Operation 248 'specpipeline' 'empty_12' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_40 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memcpy_OC_inv_out_OC)" [batch_align2d_hls/align2d.c:177]   --->   Operation 249 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_40 : Operation 250 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %debug_addr, float %tmp_1_13, i4 -1)" [batch_align2d_hls/align2d.c:177]   --->   Operation 250 'write' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [batch_align2d_hls/align2d.c:177]   --->   Operation 251 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [batch_align2d_hls/align2d.c:177]   --->   Operation 252 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 41 <SV = 36> <Delay = 8.75>
ST_41 : Operation 253 [5/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 253 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 37> <Delay = 8.75>
ST_42 : Operation 254 [4/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 254 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 38> <Delay = 8.75>
ST_43 : Operation 255 [3/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 255 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 39> <Delay = 8.75>
ST_44 : Operation 256 [2/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 256 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 40> <Delay = 8.75>
ST_45 : Operation 257 [1/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 257 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 258 [1/1] (8.75ns)   --->   "%pos_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:180]   --->   Operation 258 'writereq' 'pos_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 259 [1/1] (0.65ns)   --->   "br label %burst.wr.header41" [batch_align2d_hls/align2d.c:180]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.65>

State 46 <SV = 41> <Delay = 2.37>
ST_46 : Operation 260 [1/1] (0.00ns)   --->   "%indvar8 = phi i4 [ %indvar_next4, %burst.wr.body42 ], [ 0, %burst.wr.header41.preheader ]" [batch_align2d_hls/align2d.c:180]   --->   Operation 260 'phi' 'indvar8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 261 [1/1] (0.72ns)   --->   "%exitcond5 = icmp eq i4 %indvar8, -8" [batch_align2d_hls/align2d.c:180]   --->   Operation 261 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 262 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 262 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 263 [1/1] (0.79ns)   --->   "%indvar_next4 = add i4 %indvar8, 1" [batch_align2d_hls/align2d.c:180]   --->   Operation 263 'add' 'indvar_next4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %burst.wr.end40, label %burst.wr.body42" [batch_align2d_hls/align2d.c:180]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i4 %indvar8 to i3" [batch_align2d_hls/align2d.c:180]   --->   Operation 265 'trunc' 'tmp_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_46 : Operation 266 [1/1] (0.00ns)   --->   "%cur_px_estimate_3_1_s = load float* @cur_px_estimate_3_1, align 4" [aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180]   --->   Operation 266 'load' 'cur_px_estimate_3_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_46 : Operation 267 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_0_s = load float* @cur_px_estimate_0_0, align 4" [aesl_mux_load.8floatP.i4:100->batch_align2d_hls/align2d.c:180]   --->   Operation 267 'load' 'cur_px_estimate_0_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_46 : Operation 268 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_1_s = load float* @cur_px_estimate_0_1, align 4" [aesl_mux_load.8floatP.i4:102->batch_align2d_hls/align2d.c:180]   --->   Operation 268 'load' 'cur_px_estimate_0_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_46 : Operation 269 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_0_s = load float* @cur_px_estimate_1_0, align 4" [aesl_mux_load.8floatP.i4:104->batch_align2d_hls/align2d.c:180]   --->   Operation 269 'load' 'cur_px_estimate_1_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_46 : Operation 270 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_1_s = load float* @cur_px_estimate_1_1, align 4" [aesl_mux_load.8floatP.i4:106->batch_align2d_hls/align2d.c:180]   --->   Operation 270 'load' 'cur_px_estimate_1_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_46 : Operation 271 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_0_s = load float* @cur_px_estimate_2_0, align 4" [aesl_mux_load.8floatP.i4:108->batch_align2d_hls/align2d.c:180]   --->   Operation 271 'load' 'cur_px_estimate_2_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_46 : Operation 272 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_1_s = load float* @cur_px_estimate_2_1, align 4" [aesl_mux_load.8floatP.i4:110->batch_align2d_hls/align2d.c:180]   --->   Operation 272 'load' 'cur_px_estimate_2_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_46 : Operation 273 [1/1] (0.00ns)   --->   "%cur_px_estimate_3_0_s = load float* @cur_px_estimate_3_0, align 4" [aesl_mux_load.8floatP.i4:112->batch_align2d_hls/align2d.c:180]   --->   Operation 273 'load' 'cur_px_estimate_3_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_46 : Operation 274 [1/1] (0.58ns)   --->   "%sel_tmp_i = icmp eq i3 %tmp_4, 0" [aesl_mux_load.8floatP.i4:116->batch_align2d_hls/align2d.c:180]   --->   Operation 274 'icmp' 'sel_tmp_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, float %cur_px_estimate_0_0_s, float %cur_px_estimate_3_1_s" [aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180]   --->   Operation 275 'select' 'sel_tmp1_i' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 276 [1/1] (0.58ns)   --->   "%sel_tmp2_i = icmp eq i3 %tmp_4, 1" [aesl_mux_load.8floatP.i4:116->batch_align2d_hls/align2d.c:180]   --->   Operation 276 'icmp' 'sel_tmp2_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 277 [1/1] (0.44ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, float %cur_px_estimate_0_1_s, float %sel_tmp1_i" [aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180]   --->   Operation 277 'select' 'sel_tmp3_i' <Predicate = (!exitcond5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 278 [1/1] (0.58ns)   --->   "%sel_tmp4_i = icmp eq i3 %tmp_4, 2" [aesl_mux_load.8floatP.i4:116->batch_align2d_hls/align2d.c:180]   --->   Operation 278 'icmp' 'sel_tmp4_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i)   --->   "%sel_tmp5_i = select i1 %sel_tmp4_i, float %cur_px_estimate_1_0_s, float %sel_tmp3_i" [aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180]   --->   Operation 279 'select' 'sel_tmp5_i' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 280 [1/1] (0.58ns)   --->   "%sel_tmp6_i = icmp eq i3 %tmp_4, 3" [aesl_mux_load.8floatP.i4:116->batch_align2d_hls/align2d.c:180]   --->   Operation 280 'icmp' 'sel_tmp6_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 281 [1/1] (0.44ns) (out node of the LUT)   --->   "%sel_tmp7_i = select i1 %sel_tmp6_i, float %cur_px_estimate_1_1_s, float %sel_tmp5_i" [aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180]   --->   Operation 281 'select' 'sel_tmp7_i' <Predicate = (!exitcond5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 282 [1/1] (0.58ns)   --->   "%sel_tmp8_i = icmp eq i3 %tmp_4, -4" [aesl_mux_load.8floatP.i4:116->batch_align2d_hls/align2d.c:180]   --->   Operation 282 'icmp' 'sel_tmp8_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, float %cur_px_estimate_2_0_s, float %sel_tmp7_i" [aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180]   --->   Operation 283 'select' 'sel_tmp9_i' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 284 [1/1] (0.58ns)   --->   "%sel_tmp10_i = icmp eq i3 %tmp_4, -3" [aesl_mux_load.8floatP.i4:116->batch_align2d_hls/align2d.c:180]   --->   Operation 284 'icmp' 'sel_tmp10_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 285 [1/1] (0.44ns) (out node of the LUT)   --->   "%sel_tmp11_i = select i1 %sel_tmp10_i, float %cur_px_estimate_2_1_s, float %sel_tmp9_i" [aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180]   --->   Operation 285 'select' 'sel_tmp11_i' <Predicate = (!exitcond5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 286 [1/1] (0.58ns)   --->   "%sel_tmp12_i = icmp eq i3 %tmp_4, -2" [aesl_mux_load.8floatP.i4:116->batch_align2d_hls/align2d.c:180]   --->   Operation 286 'icmp' 'sel_tmp12_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 287 [1/1] (0.44ns) (out node of the LUT)   --->   "%UnifiedRetVal_i = select i1 %sel_tmp12_i, float %cur_px_estimate_3_0_s, float %sel_tmp11_i" [aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180]   --->   Operation 287 'select' 'UnifiedRetVal_i' <Predicate = (!exitcond5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 42> <Delay = 8.75>
ST_47 : Operation 288 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [batch_align2d_hls/align2d.c:180]   --->   Operation 288 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 289 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:180]   --->   Operation 289 'specpipeline' 'empty_15' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([61 x i8]* @memcpy_OC_cur_px_est)" [batch_align2d_hls/align2d.c:180]   --->   Operation 290 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 291 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %pos_addr, float %UnifiedRetVal_i, i4 -1)" [batch_align2d_hls/align2d.c:180]   --->   Operation 291 'write' <Predicate = (!exitcond5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 292 [1/1] (0.00ns)   --->   "%burstwrite_rend52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind" [batch_align2d_hls/align2d.c:180]   --->   Operation 292 'specregionend' 'burstwrite_rend52' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 293 [1/1] (0.00ns)   --->   "br label %burst.wr.header41" [batch_align2d_hls/align2d.c:180]   --->   Operation 293 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 48 <SV = 42> <Delay = 8.75>
ST_48 : Operation 294 [5/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 294 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 43> <Delay = 8.75>
ST_49 : Operation 295 [4/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 295 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 44> <Delay = 8.75>
ST_50 : Operation 296 [3/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 296 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 45> <Delay = 8.75>
ST_51 : Operation 297 [2/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 297 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 46> <Delay = 8.75>
ST_52 : Operation 298 [1/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 298 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 299 [1/1] (0.00ns)   --->   "ret void" [batch_align2d_hls/align2d.c:182]   --->   Operation 299 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'inv_out' [24]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [64]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [64]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [64]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [64]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [64]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [64]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [64]  (8.75 ns)

 <State 9>: 1.08ns
The critical path consists of the following:
	'phi' operation ('indvar', batch_align2d_hls/align2d.c:135) with incoming values : ('indvar_next', batch_align2d_hls/align2d.c:135) [67]  (0 ns)
	'icmp' operation ('exitcond3', batch_align2d_hls/align2d.c:135) [68]  (1.08 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'pyr' (batch_align2d_hls/align2d.c:135) [77]  (8.75 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('pyr_data_addr', batch_align2d_hls/align2d.c:135) [78]  (0 ns)
	'store' operation (batch_align2d_hls/align2d.c:135) of variable 'pyr_addr_read', batch_align2d_hls/align2d.c:135 on array 'pyr_data' [79]  (1.24 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [85]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [85]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [85]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [85]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [85]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [85]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [85]  (8.75 ns)

 <State 19>: 0.797ns
The critical path consists of the following:
	'phi' operation ('indvar3', batch_align2d_hls/align2d.c:138) with incoming values : ('indvar_next2', batch_align2d_hls/align2d.c:138) [88]  (0 ns)
	'add' operation ('indvar_next2', batch_align2d_hls/align2d.c:138) [91]  (0.797 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'pos_r' (batch_align2d_hls/align2d.c:138) [97]  (8.75 ns)
	'store' operation (batch_align2d_hls/align2d.c:138) of variable 'pos_addr_read', batch_align2d_hls/align2d.c:138 on static variable 'cur_px_estimate_2_0' [104]  (0 ns)

 <State 21>: 1.24ns
The critical path consists of the following:
	'load' operation ('pyr_data_load', batch_align2d_hls/align2d.c:174) on array 'pyr_data' [146]  (1.24 ns)

 <State 22>: 1.24ns
The critical path consists of the following:
	'load' operation ('pyr_data_load', batch_align2d_hls/align2d.c:174) on array 'pyr_data' [146]  (1.24 ns)

 <State 23>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', batch_align2d_hls/align2d.c:174) [148]  (7.89 ns)

 <State 24>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', batch_align2d_hls/align2d.c:174) [148]  (7.89 ns)

 <State 25>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', batch_align2d_hls/align2d.c:174) [148]  (7.89 ns)

 <State 26>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9_1', batch_align2d_hls/align2d.c:174) [155]  (7.89 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:174) [150]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:174) [160]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:174) [170]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus write on port 'pos_r' (batch_align2d_hls/align2d.c:174) [151]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [152]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [152]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [152]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [152]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [152]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [162]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [172]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [182]  (8.75 ns)

 <State 39>: 1.07ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', batch_align2d_hls/align2d.c:177) [187]  (0.785 ns)
	blocking operation 0.287 ns on control path)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus write on port 'debug' (batch_align2d_hls/align2d.c:177) [196]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [200]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [200]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [200]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [200]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [200]  (8.75 ns)

 <State 46>: 2.38ns
The critical path consists of the following:
	'phi' operation ('indvar8', batch_align2d_hls/align2d.c:180) with incoming values : ('indvar_next4', batch_align2d_hls/align2d.c:180) [204]  (0 ns)
	'icmp' operation ('sel_tmp_i', aesl_mux_load.8floatP.i4:116->batch_align2d_hls/align2d.c:180) [222]  (0.584 ns)
	'select' operation ('sel_tmp1_i', aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180) [223]  (0 ns)
	'select' operation ('sel_tmp3_i', aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180) [225]  (0.449 ns)
	'select' operation ('sel_tmp5_i', aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180) [227]  (0 ns)
	'select' operation ('sel_tmp7_i', aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180) [229]  (0.449 ns)
	'select' operation ('sel_tmp9_i', aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180) [231]  (0 ns)
	'select' operation ('sel_tmp11_i', aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180) [233]  (0.449 ns)
	'select' operation ('UnifiedRetVal_i', aesl_mux_load.8floatP.i4:114->batch_align2d_hls/align2d.c:180) [235]  (0.449 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus write on port 'pos_r' (batch_align2d_hls/align2d.c:180) [236]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [240]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [240]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [240]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [240]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [240]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
