schema: rfnoc_modtool_args
module_name: duc
version: "1.0"
rfnoc_version: "1.0"
chdr_width: 64
noc_id: 0xD0C00000

parameters:
  NUM_PORTS: 1
  NUM_HB: 3
  CIC_MAX_INTERP: 255

clocks:
  - name: rfnoc_chdr
    freq: "[]"
  - name: rfnoc_ctrl
    freq: "[]"
  - name: ce
    freq: "[]"

control:
  fpga_iface: ctrlport
  interface_direction: slave
  fifo_depth: 64
  clk_domain: ce
  ctrlport:
    byte_mode: False
    timed: True
    has_status: False

data:
  fpga_iface: axis_data
  clk_domain: ce
  inputs:
    in:
      num_ports: NUM_PORTS
      item_width: 32
      nipc: 1
      info_fifo_depth: 32
      payload_fifo_depth: 32
      format: sc16
      mdata_sig: ~
  outputs:
    out:
      num_ports: NUM_PORTS
      item_width: 32
      nipc: 1
      info_fifo_depth: 32
      payload_fifo_depth: 2**MTU
      sideband_at_end: True
      format: sc16
      mdata_sig: ~

fpga_includes:
  - include: "$(LIB_DIR)/rfnoc/blocks/rfnoc_block_duc/Makefile.srcs"
    make_var: "$(RFNOC_BLOCK_DUC_SRCS)"
