Info (10281): Verilog HDL Declaration information at access_controller.v(22): object "ROMout" differs only in case from object "ROMOUT" in the same scope File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/access_controller.v Line: 22
Info (10281): Verilog HDL Declaration information at access_controller.v(13): object "reconfig" differs only in case from object "RECONFIG" in the same scope File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/access_controller.v Line: 13
Warning (10268): Verilog HDL information at accessCont.v(42): always construct contains both blocking and non-blocking assignments File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 42
Warning (10268): Verilog HDL information at memory_game.v(26): always construct contains both blocking and non-blocking assignments File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v Line: 26
Warning (10268): Verilog HDL information at button_shaper.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/button_shaper.v Line: 13
