Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr  6 09:13:01 2025
| Host         : DESKTOP-FEDBMRF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      28          
TIMING-18  Warning           Missing input or output delay                                     5           
TIMING-20  Warning           Non-clocked latch                                                 23          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (646)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tdata_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tdata_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tdata_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tdata_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tdata_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tdata_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tdata_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tdata_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tlast_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: extdatahandler/GEN_TEST_2.tvalid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: spi_m/payload_data_has_been_set_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: spi_m/streammanager_next_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: spi_m/streammanager_next_state_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: spi_m/streammanager_state_reg[0]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: spi_m/streammanager_state_reg[0]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: spi_m/streammanager_state_reg[1]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: spi_m/streammanager_state_reg[1]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (646)
--------------------------------
 There are 646 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.086        0.000                      0                 1578        0.053        0.000                      0                 1578        2.000        0.000                       0                   652  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.086        0.000                      0                 1551        0.122        0.000                      0                 1551        3.500        0.000                       0                   648  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.086        0.000                      0                 1551        0.122        0.000                      0                 1551        3.500        0.000                       0                   648  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.086        0.000                      0                 1551        0.053        0.000                      0                 1551  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.086        0.000                      0                 1551        0.053        0.000                      0                 1551  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          4.019        0.000                      0                   27        0.555        0.000                      0                   27  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.019        0.000                      0                   27        0.486        0.000                      0                   27  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.019        0.000                      0                   27        0.486        0.000                      0                   27  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        4.020        0.000                      0                   27        0.555        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.925ns (31.141%)  route 4.257ns (68.859%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 6.479 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.733     5.244    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.648     6.479    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.567     7.046    
                         clock uncertainty           -0.069     6.977    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     6.330    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.023ns (31.385%)  route 4.423ns (68.615%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.867     5.508    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[1]/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X102Y84        FDRE (Setup_fdre_C_CE)      -0.169     6.762    spi_m/ptm_transmitted_byte_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.023ns (31.385%)  route 4.423ns (68.615%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.867     5.508    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[2]/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X102Y84        FDRE (Setup_fdre_C_CE)      -0.169     6.762    spi_m/ptm_transmitted_byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.005    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.596    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.005    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.596    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.005    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.596    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.523    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.523    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.523    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 2.023ns (31.943%)  route 4.310ns (68.057%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.755     5.396    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X103Y85        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/clk_out1
    SLICE_X103Y85        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[5]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X103Y85        FDRE (Setup_fdre_C_CE)      -0.205     6.727    spi_m/ptm_transmitted_byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.598    -0.633    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.437    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.866    -0.874    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X91Y80         FDRE (Hold_fdre_C_D)         0.075    -0.558    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.627    -0.604    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.408    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.895    -0.845    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.075    -0.529    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.433    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.870    -0.870    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.075    -0.554    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.432    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X91Y87         FDRE (Hold_fdre_C_D)         0.075    -0.553    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.138%)  route 0.225ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X104Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=4, routed)           0.225    -0.238    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.570    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.387    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.620%)  route 0.230ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X104Y85        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/Q
                         net (fo=4, routed)           0.230    -0.233    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[9]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.570    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.387    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.585%)  route 0.240ns (59.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X90Y85         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=4, routed)           0.240    -0.225    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[6]
    RAMB36_X4Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.386    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 spi_m/rx_shift_payload_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/rx_pointer_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/clk_out1
    SLICE_X99Y86         FDCE                                         r  spi_m/rx_shift_payload_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  spi_m/rx_shift_payload_buffer_reg[0]/Q
                         net (fo=6, routed)           0.111    -0.375    spi_m/rx_shift_payload_buffer[0]
    SLICE_X98Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.330 r  spi_m/rx_pointer_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    spi_m/rx_pointer_reg[0]_i_1_n_0
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[0]/C
                         clock pessimism              0.252    -0.614    
    SLICE_X98Y86         FDSE (Hold_fdse_C_D)         0.120    -0.494    spi_m/rx_pointer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spi_m/rx_shift_payload_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/rx_pointer_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.117%)  route 0.113ns (37.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/clk_out1
    SLICE_X99Y86         FDCE                                         r  spi_m/rx_shift_payload_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  spi_m/rx_shift_payload_buffer_reg[2]/Q
                         net (fo=6, routed)           0.113    -0.373    spi_m/rx_shift_payload_buffer[2]
    SLICE_X98Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.328 r  spi_m/rx_pointer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    spi_m/rx_pointer_reg[2]_i_1_n_0
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[2]/C
                         clock pessimism              0.252    -0.614    
    SLICE_X98Y86         FDSE (Hold_fdse_C_D)         0.121    -0.493    spi_m/rx_pointer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.987%)  route 0.098ns (32.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.605    -0.626    spi_m/clk_out1
    SLICE_X94Y88         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  spi_m/shift_payload_buffer_reg[20]/Q
                         net (fo=1, routed)           0.098    -0.364    spi_m/shift_payload_buffer_reg_n_0_[20]
    SLICE_X96Y89         LUT4 (Prop_lut4_I3_O)        0.045    -0.319 r  spi_m/shift_payload_buffer[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    spi_m/shift_payload_buffer[28]_i_1_n_0
    SLICE_X96Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875    -0.865    spi_m/clk_out1
    SLICE_X96Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[28]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X96Y89         FDCE (Hold_fdce_C_D)         0.121    -0.489    spi_m/shift_payload_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y17     spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y17     spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y17     spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y17     spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y16     txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y16     txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y16     txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y16     txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y81    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y81    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y92    extdatahandler/GEN_TEST_2.byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y92    extdatahandler/GEN_TEST_2.byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y81    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y81    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y92    extdatahandler/GEN_TEST_2.byte_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y92    extdatahandler/GEN_TEST_2.byte_index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.925ns (31.141%)  route 4.257ns (68.859%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 6.479 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.733     5.244    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.648     6.479    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.567     7.046    
                         clock uncertainty           -0.069     6.977    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     6.330    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.023ns (31.385%)  route 4.423ns (68.615%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.867     5.508    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[1]/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.932    
    SLICE_X102Y84        FDRE (Setup_fdre_C_CE)      -0.169     6.763    spi_m/ptm_transmitted_byte_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.023ns (31.385%)  route 4.423ns (68.615%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.867     5.508    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[2]/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.932    
    SLICE_X102Y84        FDRE (Setup_fdre_C_CE)      -0.169     6.763    spi_m/ptm_transmitted_byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.006    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.597    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.006    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.597    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.006    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.597    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.933    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.524    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.524    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.933    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.524    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.524    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.933    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.524    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.524    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 2.023ns (31.943%)  route 4.310ns (68.057%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.755     5.396    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X103Y85        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/clk_out1
    SLICE_X103Y85        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[5]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.933    
    SLICE_X103Y85        FDRE (Setup_fdre_C_CE)      -0.205     6.728    spi_m/ptm_transmitted_byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.598    -0.633    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.437    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.866    -0.874    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X91Y80         FDRE (Hold_fdre_C_D)         0.075    -0.558    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.627    -0.604    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.408    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.895    -0.845    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.075    -0.529    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.433    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.870    -0.870    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.075    -0.554    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.432    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X91Y87         FDRE (Hold_fdre_C_D)         0.075    -0.553    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.138%)  route 0.225ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X104Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=4, routed)           0.225    -0.238    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.570    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.387    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.620%)  route 0.230ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X104Y85        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/Q
                         net (fo=4, routed)           0.230    -0.233    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[9]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.570    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.387    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.585%)  route 0.240ns (59.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X90Y85         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=4, routed)           0.240    -0.225    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[6]
    RAMB36_X4Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.386    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 spi_m/rx_shift_payload_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/rx_pointer_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/clk_out1
    SLICE_X99Y86         FDCE                                         r  spi_m/rx_shift_payload_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  spi_m/rx_shift_payload_buffer_reg[0]/Q
                         net (fo=6, routed)           0.111    -0.375    spi_m/rx_shift_payload_buffer[0]
    SLICE_X98Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.330 r  spi_m/rx_pointer_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    spi_m/rx_pointer_reg[0]_i_1_n_0
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[0]/C
                         clock pessimism              0.252    -0.614    
    SLICE_X98Y86         FDSE (Hold_fdse_C_D)         0.120    -0.494    spi_m/rx_pointer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spi_m/rx_shift_payload_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/rx_pointer_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.117%)  route 0.113ns (37.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/clk_out1
    SLICE_X99Y86         FDCE                                         r  spi_m/rx_shift_payload_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  spi_m/rx_shift_payload_buffer_reg[2]/Q
                         net (fo=6, routed)           0.113    -0.373    spi_m/rx_shift_payload_buffer[2]
    SLICE_X98Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.328 r  spi_m/rx_pointer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    spi_m/rx_pointer_reg[2]_i_1_n_0
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[2]/C
                         clock pessimism              0.252    -0.614    
    SLICE_X98Y86         FDSE (Hold_fdse_C_D)         0.121    -0.493    spi_m/rx_pointer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.987%)  route 0.098ns (32.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.605    -0.626    spi_m/clk_out1
    SLICE_X94Y88         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  spi_m/shift_payload_buffer_reg[20]/Q
                         net (fo=1, routed)           0.098    -0.364    spi_m/shift_payload_buffer_reg_n_0_[20]
    SLICE_X96Y89         LUT4 (Prop_lut4_I3_O)        0.045    -0.319 r  spi_m/shift_payload_buffer[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    spi_m/shift_payload_buffer[28]_i_1_n_0
    SLICE_X96Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875    -0.865    spi_m/clk_out1
    SLICE_X96Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[28]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X96Y89         FDCE (Hold_fdce_C_D)         0.121    -0.489    spi_m/shift_payload_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y17     spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y17     spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y17     spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y17     spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y16     txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y16     txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y16     txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y16     txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y81    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y81    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y92    extdatahandler/GEN_TEST_2.byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y92    extdatahandler/GEN_TEST_2.byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y81    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y81    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y92    extdatahandler/GEN_TEST_2.byte_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y92    extdatahandler/GEN_TEST_2.byte_index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y92     extdatahandler/GEN_TEST_2.byte_index_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.925ns (31.141%)  route 4.257ns (68.859%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 6.479 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.733     5.244    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.648     6.479    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.567     7.046    
                         clock uncertainty           -0.069     6.977    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     6.330    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.023ns (31.385%)  route 4.423ns (68.615%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.867     5.508    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[1]/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X102Y84        FDRE (Setup_fdre_C_CE)      -0.169     6.762    spi_m/ptm_transmitted_byte_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.023ns (31.385%)  route 4.423ns (68.615%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.867     5.508    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[2]/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X102Y84        FDRE (Setup_fdre_C_CE)      -0.169     6.762    spi_m/ptm_transmitted_byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.005    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.596    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.005    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.596    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.005    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.596    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.523    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.523    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.523    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 2.023ns (31.943%)  route 4.310ns (68.057%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.755     5.396    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X103Y85        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/clk_out1
    SLICE_X103Y85        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[5]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X103Y85        FDRE (Setup_fdre_C_CE)      -0.205     6.727    spi_m/ptm_transmitted_byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.598    -0.633    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.437    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.866    -0.874    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.069    -0.564    
    SLICE_X91Y80         FDRE (Hold_fdre_C_D)         0.075    -0.489    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.627    -0.604    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.408    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.895    -0.845    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.069    -0.535    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.075    -0.460    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.433    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.870    -0.870    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.069    -0.560    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.075    -0.485    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.432    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.069    -0.559    
    SLICE_X91Y87         FDRE (Hold_fdre_C_D)         0.075    -0.484    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.138%)  route 0.225ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X104Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=4, routed)           0.225    -0.238    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.069    -0.501    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.318    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.620%)  route 0.230ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X104Y85        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/Q
                         net (fo=4, routed)           0.230    -0.233    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[9]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.069    -0.501    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.318    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.585%)  route 0.240ns (59.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X90Y85         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=4, routed)           0.240    -0.225    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[6]
    RAMB36_X4Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.069    -0.500    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.317    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 spi_m/rx_shift_payload_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/rx_pointer_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/clk_out1
    SLICE_X99Y86         FDCE                                         r  spi_m/rx_shift_payload_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  spi_m/rx_shift_payload_buffer_reg[0]/Q
                         net (fo=6, routed)           0.111    -0.375    spi_m/rx_shift_payload_buffer[0]
    SLICE_X98Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.330 r  spi_m/rx_pointer_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    spi_m/rx_pointer_reg[0]_i_1_n_0
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[0]/C
                         clock pessimism              0.252    -0.614    
                         clock uncertainty            0.069    -0.545    
    SLICE_X98Y86         FDSE (Hold_fdse_C_D)         0.120    -0.425    spi_m/rx_pointer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 spi_m/rx_shift_payload_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/rx_pointer_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.117%)  route 0.113ns (37.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/clk_out1
    SLICE_X99Y86         FDCE                                         r  spi_m/rx_shift_payload_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  spi_m/rx_shift_payload_buffer_reg[2]/Q
                         net (fo=6, routed)           0.113    -0.373    spi_m/rx_shift_payload_buffer[2]
    SLICE_X98Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.328 r  spi_m/rx_pointer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    spi_m/rx_pointer_reg[2]_i_1_n_0
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[2]/C
                         clock pessimism              0.252    -0.614    
                         clock uncertainty            0.069    -0.545    
    SLICE_X98Y86         FDSE (Hold_fdse_C_D)         0.121    -0.424    spi_m/rx_pointer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.987%)  route 0.098ns (32.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.605    -0.626    spi_m/clk_out1
    SLICE_X94Y88         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  spi_m/shift_payload_buffer_reg[20]/Q
                         net (fo=1, routed)           0.098    -0.364    spi_m/shift_payload_buffer_reg_n_0_[20]
    SLICE_X96Y89         LUT4 (Prop_lut4_I3_O)        0.045    -0.319 r  spi_m/shift_payload_buffer[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    spi_m/shift_payload_buffer[28]_i_1_n_0
    SLICE_X96Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875    -0.865    spi_m/clk_out1
    SLICE_X96Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[28]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.069    -0.541    
    SLICE_X96Y89         FDCE (Hold_fdce_C_D)         0.121    -0.420    spi_m/shift_payload_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.925ns (31.141%)  route 4.257ns (68.859%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 6.479 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.733     5.244    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.648     6.479    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.567     7.046    
                         clock uncertainty           -0.069     6.977    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     6.330    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.023ns (31.385%)  route 4.423ns (68.615%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.867     5.508    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[1]/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X102Y84        FDRE (Setup_fdre_C_CE)      -0.169     6.762    spi_m/ptm_transmitted_byte_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.023ns (31.385%)  route 4.423ns (68.615%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.867     5.508    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X102Y84        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[2]/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X102Y84        FDRE (Setup_fdre_C_CE)      -0.169     6.762    spi_m/ptm_transmitted_byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.005    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.596    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.005    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.596    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.925ns (30.878%)  route 4.309ns (69.123%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 6.508 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.786     5.297    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.677     6.508    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.567     7.075    
                         clock uncertainty           -0.069     7.005    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.409     6.596    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.523    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.523    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.925ns (31.337%)  route 4.218ns (68.663%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           1.144     4.361    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.150     4.511 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          0.694     5.206    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X105Y86        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X105Y86        FDRE (Setup_fdre_C_CE)      -0.409     6.523    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/ptm_transmitted_byte_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 2.023ns (31.943%)  route 4.310ns (68.057%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 f  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 r  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.820     1.347    extdatahandler/payload_valid_reg_P
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.124     1.471 r  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397     1.867    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE (SetClr_ldce_CLR_Q)     0.885     2.752 f  spi_m/payload_valid_reg_LDC/Q
                         net (fo=1, routed)           0.340     3.093    spi_m/u_w5500_axi_data_streamer/count_value_i_reg[10]_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.217 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo_i_2/O
                         net (fo=5, routed)           0.735     3.952    spi_m/u_w5500_axi_data_streamer/payload_valid
    SLICE_X107Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5/O
                         net (fo=1, routed)           0.441     4.517    spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_5_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.641 r  spi_m/u_w5500_axi_data_streamer/ptm_transmitted_byte_counter[9]_i_1/O
                         net (fo=10, routed)          0.755     5.396    spi_m/ptm_transmitted_byte_counter_0
    SLICE_X103Y85        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604     6.435    spi_m/clk_out1
    SLICE_X103Y85        FDRE                                         r  spi_m/ptm_transmitted_byte_counter_reg[5]/C
                         clock pessimism              0.567     7.002    
                         clock uncertainty           -0.069     6.932    
    SLICE_X103Y85        FDRE (Setup_fdre_C_CE)      -0.205     6.727    spi_m/ptm_transmitted_byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.598    -0.633    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.437    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.866    -0.874    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.069    -0.564    
    SLICE_X91Y80         FDRE (Hold_fdre_C_D)         0.075    -0.489    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.627    -0.604    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.408    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.895    -0.845    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.069    -0.535    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.075    -0.460    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.433    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.870    -0.870    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.069    -0.560    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.075    -0.485    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.432    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.069    -0.559    
    SLICE_X91Y87         FDRE (Hold_fdre_C_D)         0.075    -0.484    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.138%)  route 0.225ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X104Y84        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=4, routed)           0.225    -0.238    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.069    -0.501    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.318    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.620%)  route 0.230ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X104Y85        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/Q
                         net (fo=4, routed)           0.230    -0.233    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[9]
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.069    -0.501    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.318    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.585%)  route 0.240ns (59.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X90Y85         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=4, routed)           0.240    -0.225    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[6]
    RAMB36_X4Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.916    -0.823    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y17         RAMB36E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.069    -0.500    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.317    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 spi_m/rx_shift_payload_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/rx_pointer_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/clk_out1
    SLICE_X99Y86         FDCE                                         r  spi_m/rx_shift_payload_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  spi_m/rx_shift_payload_buffer_reg[0]/Q
                         net (fo=6, routed)           0.111    -0.375    spi_m/rx_shift_payload_buffer[0]
    SLICE_X98Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.330 r  spi_m/rx_pointer_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    spi_m/rx_pointer_reg[0]_i_1_n_0
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[0]/C
                         clock pessimism              0.252    -0.614    
                         clock uncertainty            0.069    -0.545    
    SLICE_X98Y86         FDSE (Hold_fdse_C_D)         0.120    -0.425    spi_m/rx_pointer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 spi_m/rx_shift_payload_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/rx_pointer_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.117%)  route 0.113ns (37.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.604    -0.627    spi_m/clk_out1
    SLICE_X99Y86         FDCE                                         r  spi_m/rx_shift_payload_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  spi_m/rx_shift_payload_buffer_reg[2]/Q
                         net (fo=6, routed)           0.113    -0.373    spi_m/rx_shift_payload_buffer[2]
    SLICE_X98Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.328 r  spi_m/rx_pointer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    spi_m/rx_pointer_reg[2]_i_1_n_0
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y86         FDSE                                         r  spi_m/rx_pointer_reg_reg[2]/C
                         clock pessimism              0.252    -0.614    
                         clock uncertainty            0.069    -0.545    
    SLICE_X98Y86         FDSE (Hold_fdse_C_D)         0.121    -0.424    spi_m/rx_pointer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.987%)  route 0.098ns (32.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.605    -0.626    spi_m/clk_out1
    SLICE_X94Y88         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  spi_m/shift_payload_buffer_reg[20]/Q
                         net (fo=1, routed)           0.098    -0.364    spi_m/shift_payload_buffer_reg_n_0_[20]
    SLICE_X96Y89         LUT4 (Prop_lut4_I3_O)        0.045    -0.319 r  spi_m/shift_payload_buffer[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    spi_m/shift_payload_buffer[28]_i_1_n_0
    SLICE_X96Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875    -0.865    spi_m/clk_out1
    SLICE_X96Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[28]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.069    -0.541    
    SLICE_X96Y89         FDCE (Hold_fdce_C_D)         0.121    -0.420    spi_m/shift_payload_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.792ns (24.114%)  route 2.492ns (75.886%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I1_O)        0.150     1.563 f  spi_m/spi_header_valid_reg_LDC_i_1/O
                         net (fo=2, routed)           0.785     2.347    spi_m/spi_header_valid_reg_LDC_i_1_n_0
    SLICE_X98Y83         FDPE                                         f  spi_m/spi_header_valid_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X98Y83         FDPE                                         r  spi_m/spi_header_valid_reg_P/C
                         clock pessimism              0.567     6.999    
                         clock uncertainty           -0.069     6.929    
    SLICE_X98Y83         FDPE (Recov_fdpe_C_PRE)     -0.563     6.366    spi_m/spi_header_valid_reg_P
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -2.347    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.761ns (23.157%)  route 2.525ns (76.843%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.785     1.312    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X95Y85         LUT3 (Prop_lut3_I0_O)        0.119     1.431 f  spi_m/payload_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.918     2.349    spi_m/payload_data_reg[4]_LDC_i_1_n_0
    SLICE_X96Y83         FDPE                                         f  spi_m/payload_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X96Y83         FDPE                                         r  spi_m/payload_data_reg[4]_P/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X96Y83         FDPE (Recov_fdpe_C_PRE)     -0.569     6.397    spi_m/payload_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.758ns (24.325%)  route 2.358ns (75.675%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I1_O)        0.116     1.675 f  extdatahandler/payload_last_reg_LDC_i_1/O
                         net (fo=2, routed)           0.504     2.179    spi_m/payload_last_reg_P_0
    SLICE_X103Y94        FDPE                                         f  spi_m/payload_last_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609     6.440    spi_m/clk_out1
    SLICE_X103Y94        FDPE                                         r  spi_m/payload_last_reg_P/C
                         clock pessimism              0.567     7.007    
                         clock uncertainty           -0.069     6.937    
    SLICE_X103Y94        FDPE (Recov_fdpe_C_PRE)     -0.563     6.374    spi_m/payload_last_reg_P
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.766ns (23.577%)  route 2.483ns (76.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I2_O)        0.124     1.683 f  extdatahandler/payload_last_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     2.312    spi_m/payload_last_reg_C_0
    SLICE_X103Y95        FDCE                                         f  spi_m/payload_last_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609     6.440    spi_m/clk_out1
    SLICE_X103Y95        FDCE                                         r  spi_m/payload_last_reg_C/C
                         clock pessimism              0.567     7.007    
                         clock uncertainty           -0.069     6.937    
    SLICE_X103Y95        FDCE (Recov_fdce_C_CLR)     -0.405     6.532    spi_m/payload_last_reg_C
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.759ns (25.627%)  route 2.203ns (74.373%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.823     1.350    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X92Y90         LUT3 (Prop_lut3_I0_O)        0.117     1.467 f  spi_m/payload_data_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.557     2.024    spi_m/payload_data_reg[7]_LDC_i_1_n_0
    SLICE_X91Y90         FDPE                                         f  spi_m/payload_data_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X91Y90         FDPE                                         r  spi_m/payload_data_reg[7]_P/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X91Y90         FDPE (Recov_fdpe_C_PRE)     -0.583     6.348    spi_m/payload_data_reg[7]_P
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.766ns (24.171%)  route 2.403ns (75.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.777     1.304    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.428 f  spi_m/payload_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.804     2.232    spi_m/payload_data_reg[2]_LDC_i_2_n_0
    SLICE_X95Y83         FDCE                                         f  spi_m/payload_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X95Y83         FDCE                                         r  spi_m/payload_data_reg[2]_C/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X95Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.561    spi_m/payload_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -2.232    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.758ns (25.173%)  route 2.253ns (74.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.835     1.362    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y86         LUT3 (Prop_lut3_I0_O)        0.116     1.478 f  spi_m/payload_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.595     2.074    spi_m/payload_data_reg[0]_LDC_i_1_n_0
    SLICE_X95Y86         FDPE                                         f  spi_m/payload_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X95Y86         FDPE                                         r  spi_m/payload_data_reg[0]_P/C
                         clock pessimism              0.604     7.038    
                         clock uncertainty           -0.069     6.968    
    SLICE_X95Y86         FDPE (Recov_fdpe_C_PRE)     -0.563     6.405    spi_m/payload_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                          6.405    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.766ns (24.223%)  route 2.396ns (75.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.124     1.537 f  spi_m/spi_header_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.688     2.225    spi_m/spi_header_valid_reg_LDC_i_2_n_0
    SLICE_X97Y83         FDCE                                         f  spi_m/spi_header_valid_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X97Y83         FDCE                                         r  spi_m/spi_header_valid_reg_C/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X97Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.561    spi_m/spi_header_valid_reg_C
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.759ns (26.013%)  route 2.159ns (73.987%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.642     1.169    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y89         LUT3 (Prop_lut3_I0_O)        0.117     1.286 f  spi_m/payload_data_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.694     1.980    spi_m/payload_data_reg[6]_LDC_i_1_n_0
    SLICE_X93Y88         FDPE                                         f  spi_m/payload_data_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X93Y88         FDPE                                         r  spi_m/payload_data_reg[6]_P/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X93Y88         FDPE (Recov_fdpe_C_PRE)     -0.566     6.365    spi_m/payload_data_reg[6]_P
  -------------------------------------------------------------------
                         required time                          6.365    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.759ns (25.852%)  route 2.177ns (74.148%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 6.433 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.806     1.333    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I0_O)        0.117     1.450 f  spi_m/payload_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.549     1.999    spi_m/payload_data_reg[1]_LDC_i_1_n_0
    SLICE_X95Y84         FDPE                                         f  spi_m/payload_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602     6.433    spi_m/clk_out1
    SLICE_X95Y84         FDPE                                         r  spi_m/payload_data_reg[1]_P/C
                         clock pessimism              0.604     7.037    
                         clock uncertainty           -0.069     6.967    
    SLICE_X95Y84         FDPE (Recov_fdpe_C_PRE)     -0.583     6.384    spi_m/payload_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                  4.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.883%)  route 0.318ns (63.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.607    -0.624    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.190    -0.294    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.045    -0.249 f  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.120    spi_m/payload_valid_reg_C_0
    SLICE_X102Y92        FDCE                                         f  spi_m/payload_valid_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.877    -0.863    spi_m/clk_out1
    SLICE_X102Y92        FDCE                                         r  spi_m/payload_valid_reg_C/C
                         clock pessimism              0.254    -0.608    
    SLICE_X102Y92        FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    spi_m/payload_valid_reg_C
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.896%)  route 0.379ns (67.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.247    -0.240    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 f  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.132    -0.063    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X99Y87         FDCE                                         f  spi_m/streammanager_state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X99Y87         FDCE                                         r  spi_m/streammanager_state_reg[0]_C/C
                         clock pessimism              0.274    -0.591    
    SLICE_X99Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    spi_m/streammanager_state_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.024%)  route 0.361ns (65.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.607    -0.624    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.159    -0.324    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I0_O)        0.045    -0.279 f  extdatahandler/payload_valid_reg_LDC_i_1/O
                         net (fo=2, routed)           0.201    -0.078    spi_m/payload_valid_reg_P_0
    SLICE_X103Y93        FDPE                                         f  spi_m/payload_valid_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.878    -0.862    spi_m/clk_out1
    SLICE_X103Y93        FDPE                                         r  spi_m/payload_valid_reg_P/C
                         clock pessimism              0.254    -0.607    
    SLICE_X103Y93        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.702    spi_m/payload_valid_reg_P
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.246ns (41.102%)  route 0.353ns (58.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  extdatahandler/GEN_TEST_2.tdata_reg[7]/Q
                         net (fo=2, routed)           0.221    -0.257    spi_m/payload_data_reg[7]_C_0[7]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.098    -0.159 f  spi_m/payload_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.132    -0.027    spi_m/payload_data_reg[7]_LDC_i_2_n_0
    SLICE_X90Y90         FDCE                                         f  spi_m/payload_data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875    -0.865    spi_m/clk_out1
    SLICE_X90Y90         FDCE                                         r  spi_m/payload_data_reg[7]_C/C
                         clock pessimism              0.274    -0.590    
    SLICE_X90Y90         FDCE (Remov_fdce_C_CLR)     -0.067    -0.657    spi_m/payload_data_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.444%)  route 0.501ns (70.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  extdatahandler/GEN_TEST_2.tdata_reg[3]/Q
                         net (fo=2, routed)           0.314    -0.148    spi_m/payload_data_reg[7]_C_0[3]
    SLICE_X94Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.103 f  spi_m/payload_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.187     0.084    spi_m/payload_data_reg[3]_LDC_i_2_n_0
    SLICE_X92Y87         FDCE                                         f  spi_m/payload_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X92Y87         FDCE                                         r  spi_m/payload_data_reg[3]_C/C
                         clock pessimism              0.274    -0.593    
    SLICE_X92Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.660    spi_m/payload_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.187ns (28.302%)  route 0.474ns (71.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  spi_m/streammanager_next_state_reg[1]/Q
                         net (fo=5, routed)           0.282    -0.205    spi_m/streammanager_next_state_reg_n_0_[1]
    SLICE_X97Y85         LUT3 (Prop_lut3_I2_O)        0.046    -0.159 f  spi_m/streammanager_state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.191     0.032    spi_m/streammanager_state_reg[1]_LDC_i_1_n_0
    SLICE_X98Y85         FDPE                                         f  spi_m/streammanager_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y85         FDPE                                         r  spi_m/streammanager_state_reg[1]_P/C
                         clock pessimism              0.274    -0.592    
    SLICE_X98Y85         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.725    spi_m/streammanager_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.102%)  route 0.527ns (73.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/streammanager_next_state_reg[1]/Q
                         net (fo=5, routed)           0.282    -0.205    spi_m/streammanager_next_state_reg_n_0_[1]
    SLICE_X97Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.160 f  spi_m/streammanager_state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.244     0.084    spi_m/streammanager_state_reg[1]_LDC_i_2_n_0
    SLICE_X96Y85         FDCE                                         f  spi_m/streammanager_state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
                         clock pessimism              0.254    -0.613    
    SLICE_X96Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.680    spi_m/streammanager_state_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.184ns (27.273%)  route 0.491ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.247    -0.240    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.043    -0.197 f  spi_m/streammanager_state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.243     0.046    spi_m/streammanager_state_reg[0]_LDC_i_1_n_0
    SLICE_X100Y87        FDPE                                         f  spi_m/streammanager_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X100Y87        FDPE                                         r  spi_m/streammanager_state_reg[0]_P/C
                         clock pessimism              0.274    -0.591    
    SLICE_X100Y87        FDPE (Remov_fdpe_C_PRE)     -0.138    -0.729    spi_m/streammanager_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.247ns (33.479%)  route 0.491ns (66.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  extdatahandler/GEN_TEST_2.tdata_reg[5]/Q
                         net (fo=2, routed)           0.257    -0.221    spi_m/payload_data_reg[7]_C_0[5]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.099    -0.122 f  spi_m/payload_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.234     0.112    spi_m/payload_data_reg[5]_LDC_i_2_n_0
    SLICE_X91Y89         FDCE                                         f  spi_m/payload_data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X91Y89         FDCE                                         r  spi_m/payload_data_reg[5]_C/C
                         clock pessimism              0.274    -0.591    
    SLICE_X91Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    spi_m/payload_data_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.248ns (35.582%)  route 0.449ns (64.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 f  extdatahandler/GEN_TEST_2.tdata_reg[5]/Q
                         net (fo=2, routed)           0.257    -0.221    spi_m/payload_data_reg[7]_C_0[5]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.100    -0.121 f  spi_m/payload_data_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.072    spi_m/payload_data_reg[5]_LDC_i_1_n_0
    SLICE_X92Y89         FDPE                                         f  spi_m/payload_data_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X92Y89         FDPE                                         r  spi_m/payload_data_reg[5]_P/C
                         clock pessimism              0.274    -0.591    
    SLICE_X92Y89         FDPE (Remov_fdpe_C_PRE)     -0.137    -0.728    spi_m/payload_data_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.800    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.792ns (24.114%)  route 2.492ns (75.886%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I1_O)        0.150     1.563 f  spi_m/spi_header_valid_reg_LDC_i_1/O
                         net (fo=2, routed)           0.785     2.347    spi_m/spi_header_valid_reg_LDC_i_1_n_0
    SLICE_X98Y83         FDPE                                         f  spi_m/spi_header_valid_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X98Y83         FDPE                                         r  spi_m/spi_header_valid_reg_P/C
                         clock pessimism              0.567     6.999    
                         clock uncertainty           -0.069     6.929    
    SLICE_X98Y83         FDPE (Recov_fdpe_C_PRE)     -0.563     6.366    spi_m/spi_header_valid_reg_P
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -2.347    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.761ns (23.157%)  route 2.525ns (76.843%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.785     1.312    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X95Y85         LUT3 (Prop_lut3_I0_O)        0.119     1.431 f  spi_m/payload_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.918     2.349    spi_m/payload_data_reg[4]_LDC_i_1_n_0
    SLICE_X96Y83         FDPE                                         f  spi_m/payload_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X96Y83         FDPE                                         r  spi_m/payload_data_reg[4]_P/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X96Y83         FDPE (Recov_fdpe_C_PRE)     -0.569     6.397    spi_m/payload_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.758ns (24.325%)  route 2.358ns (75.675%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I1_O)        0.116     1.675 f  extdatahandler/payload_last_reg_LDC_i_1/O
                         net (fo=2, routed)           0.504     2.179    spi_m/payload_last_reg_P_0
    SLICE_X103Y94        FDPE                                         f  spi_m/payload_last_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609     6.440    spi_m/clk_out1
    SLICE_X103Y94        FDPE                                         r  spi_m/payload_last_reg_P/C
                         clock pessimism              0.567     7.007    
                         clock uncertainty           -0.069     6.937    
    SLICE_X103Y94        FDPE (Recov_fdpe_C_PRE)     -0.563     6.374    spi_m/payload_last_reg_P
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.766ns (23.577%)  route 2.483ns (76.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I2_O)        0.124     1.683 f  extdatahandler/payload_last_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     2.312    spi_m/payload_last_reg_C_0
    SLICE_X103Y95        FDCE                                         f  spi_m/payload_last_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609     6.440    spi_m/clk_out1
    SLICE_X103Y95        FDCE                                         r  spi_m/payload_last_reg_C/C
                         clock pessimism              0.567     7.007    
                         clock uncertainty           -0.069     6.937    
    SLICE_X103Y95        FDCE (Recov_fdce_C_CLR)     -0.405     6.532    spi_m/payload_last_reg_C
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.759ns (25.627%)  route 2.203ns (74.373%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.823     1.350    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X92Y90         LUT3 (Prop_lut3_I0_O)        0.117     1.467 f  spi_m/payload_data_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.557     2.024    spi_m/payload_data_reg[7]_LDC_i_1_n_0
    SLICE_X91Y90         FDPE                                         f  spi_m/payload_data_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X91Y90         FDPE                                         r  spi_m/payload_data_reg[7]_P/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X91Y90         FDPE (Recov_fdpe_C_PRE)     -0.583     6.348    spi_m/payload_data_reg[7]_P
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.766ns (24.171%)  route 2.403ns (75.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.777     1.304    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.428 f  spi_m/payload_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.804     2.232    spi_m/payload_data_reg[2]_LDC_i_2_n_0
    SLICE_X95Y83         FDCE                                         f  spi_m/payload_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X95Y83         FDCE                                         r  spi_m/payload_data_reg[2]_C/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X95Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.561    spi_m/payload_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -2.232    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.758ns (25.173%)  route 2.253ns (74.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.835     1.362    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y86         LUT3 (Prop_lut3_I0_O)        0.116     1.478 f  spi_m/payload_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.595     2.074    spi_m/payload_data_reg[0]_LDC_i_1_n_0
    SLICE_X95Y86         FDPE                                         f  spi_m/payload_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X95Y86         FDPE                                         r  spi_m/payload_data_reg[0]_P/C
                         clock pessimism              0.604     7.038    
                         clock uncertainty           -0.069     6.968    
    SLICE_X95Y86         FDPE (Recov_fdpe_C_PRE)     -0.563     6.405    spi_m/payload_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                          6.405    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.766ns (24.223%)  route 2.396ns (75.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.124     1.537 f  spi_m/spi_header_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.688     2.225    spi_m/spi_header_valid_reg_LDC_i_2_n_0
    SLICE_X97Y83         FDCE                                         f  spi_m/spi_header_valid_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X97Y83         FDCE                                         r  spi_m/spi_header_valid_reg_C/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X97Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.561    spi_m/spi_header_valid_reg_C
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.759ns (26.013%)  route 2.159ns (73.987%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.642     1.169    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y89         LUT3 (Prop_lut3_I0_O)        0.117     1.286 f  spi_m/payload_data_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.694     1.980    spi_m/payload_data_reg[6]_LDC_i_1_n_0
    SLICE_X93Y88         FDPE                                         f  spi_m/payload_data_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X93Y88         FDPE                                         r  spi_m/payload_data_reg[6]_P/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X93Y88         FDPE (Recov_fdpe_C_PRE)     -0.566     6.365    spi_m/payload_data_reg[6]_P
  -------------------------------------------------------------------
                         required time                          6.365    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.759ns (25.852%)  route 2.177ns (74.148%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 6.433 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.806     1.333    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I0_O)        0.117     1.450 f  spi_m/payload_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.549     1.999    spi_m/payload_data_reg[1]_LDC_i_1_n_0
    SLICE_X95Y84         FDPE                                         f  spi_m/payload_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602     6.433    spi_m/clk_out1
    SLICE_X95Y84         FDPE                                         r  spi_m/payload_data_reg[1]_P/C
                         clock pessimism              0.604     7.037    
                         clock uncertainty           -0.069     6.967    
    SLICE_X95Y84         FDPE (Recov_fdpe_C_PRE)     -0.583     6.384    spi_m/payload_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                  4.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.883%)  route 0.318ns (63.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.607    -0.624    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.190    -0.294    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.045    -0.249 f  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.120    spi_m/payload_valid_reg_C_0
    SLICE_X102Y92        FDCE                                         f  spi_m/payload_valid_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.877    -0.863    spi_m/clk_out1
    SLICE_X102Y92        FDCE                                         r  spi_m/payload_valid_reg_C/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.069    -0.539    
    SLICE_X102Y92        FDCE (Remov_fdce_C_CLR)     -0.067    -0.606    spi_m/payload_valid_reg_C
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.896%)  route 0.379ns (67.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.247    -0.240    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 f  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.132    -0.063    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X99Y87         FDCE                                         f  spi_m/streammanager_state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X99Y87         FDCE                                         r  spi_m/streammanager_state_reg[0]_C/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.069    -0.522    
    SLICE_X99Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    spi_m/streammanager_state_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.024%)  route 0.361ns (65.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.607    -0.624    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.159    -0.324    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I0_O)        0.045    -0.279 f  extdatahandler/payload_valid_reg_LDC_i_1/O
                         net (fo=2, routed)           0.201    -0.078    spi_m/payload_valid_reg_P_0
    SLICE_X103Y93        FDPE                                         f  spi_m/payload_valid_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.878    -0.862    spi_m/clk_out1
    SLICE_X103Y93        FDPE                                         r  spi_m/payload_valid_reg_P/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.069    -0.538    
    SLICE_X103Y93        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.633    spi_m/payload_valid_reg_P
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.246ns (41.102%)  route 0.353ns (58.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  extdatahandler/GEN_TEST_2.tdata_reg[7]/Q
                         net (fo=2, routed)           0.221    -0.257    spi_m/payload_data_reg[7]_C_0[7]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.098    -0.159 f  spi_m/payload_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.132    -0.027    spi_m/payload_data_reg[7]_LDC_i_2_n_0
    SLICE_X90Y90         FDCE                                         f  spi_m/payload_data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875    -0.865    spi_m/clk_out1
    SLICE_X90Y90         FDCE                                         r  spi_m/payload_data_reg[7]_C/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.069    -0.521    
    SLICE_X90Y90         FDCE (Remov_fdce_C_CLR)     -0.067    -0.588    spi_m/payload_data_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.444%)  route 0.501ns (70.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  extdatahandler/GEN_TEST_2.tdata_reg[3]/Q
                         net (fo=2, routed)           0.314    -0.148    spi_m/payload_data_reg[7]_C_0[3]
    SLICE_X94Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.103 f  spi_m/payload_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.187     0.084    spi_m/payload_data_reg[3]_LDC_i_2_n_0
    SLICE_X92Y87         FDCE                                         f  spi_m/payload_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X92Y87         FDCE                                         r  spi_m/payload_data_reg[3]_C/C
                         clock pessimism              0.274    -0.593    
                         clock uncertainty            0.069    -0.524    
    SLICE_X92Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    spi_m/payload_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.187ns (28.302%)  route 0.474ns (71.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  spi_m/streammanager_next_state_reg[1]/Q
                         net (fo=5, routed)           0.282    -0.205    spi_m/streammanager_next_state_reg_n_0_[1]
    SLICE_X97Y85         LUT3 (Prop_lut3_I2_O)        0.046    -0.159 f  spi_m/streammanager_state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.191     0.032    spi_m/streammanager_state_reg[1]_LDC_i_1_n_0
    SLICE_X98Y85         FDPE                                         f  spi_m/streammanager_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y85         FDPE                                         r  spi_m/streammanager_state_reg[1]_P/C
                         clock pessimism              0.274    -0.592    
                         clock uncertainty            0.069    -0.523    
    SLICE_X98Y85         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.656    spi_m/streammanager_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.102%)  route 0.527ns (73.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/streammanager_next_state_reg[1]/Q
                         net (fo=5, routed)           0.282    -0.205    spi_m/streammanager_next_state_reg_n_0_[1]
    SLICE_X97Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.160 f  spi_m/streammanager_state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.244     0.084    spi_m/streammanager_state_reg[1]_LDC_i_2_n_0
    SLICE_X96Y85         FDCE                                         f  spi_m/streammanager_state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.069    -0.544    
    SLICE_X96Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.611    spi_m/streammanager_state_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.184ns (27.273%)  route 0.491ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.247    -0.240    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.043    -0.197 f  spi_m/streammanager_state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.243     0.046    spi_m/streammanager_state_reg[0]_LDC_i_1_n_0
    SLICE_X100Y87        FDPE                                         f  spi_m/streammanager_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X100Y87        FDPE                                         r  spi_m/streammanager_state_reg[0]_P/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.069    -0.522    
    SLICE_X100Y87        FDPE (Remov_fdpe_C_PRE)     -0.138    -0.660    spi_m/streammanager_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.247ns (33.479%)  route 0.491ns (66.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  extdatahandler/GEN_TEST_2.tdata_reg[5]/Q
                         net (fo=2, routed)           0.257    -0.221    spi_m/payload_data_reg[7]_C_0[5]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.099    -0.122 f  spi_m/payload_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.234     0.112    spi_m/payload_data_reg[5]_LDC_i_2_n_0
    SLICE_X91Y89         FDCE                                         f  spi_m/payload_data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X91Y89         FDCE                                         r  spi_m/payload_data_reg[5]_C/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.069    -0.522    
    SLICE_X91Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    spi_m/payload_data_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.248ns (35.582%)  route 0.449ns (64.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 f  extdatahandler/GEN_TEST_2.tdata_reg[5]/Q
                         net (fo=2, routed)           0.257    -0.221    spi_m/payload_data_reg[7]_C_0[5]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.100    -0.121 f  spi_m/payload_data_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.072    spi_m/payload_data_reg[5]_LDC_i_1_n_0
    SLICE_X92Y89         FDPE                                         f  spi_m/payload_data_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X92Y89         FDPE                                         r  spi_m/payload_data_reg[5]_P/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.069    -0.522    
    SLICE_X92Y89         FDPE (Remov_fdpe_C_PRE)     -0.137    -0.659    spi_m/payload_data_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.731    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.792ns (24.114%)  route 2.492ns (75.886%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I1_O)        0.150     1.563 f  spi_m/spi_header_valid_reg_LDC_i_1/O
                         net (fo=2, routed)           0.785     2.347    spi_m/spi_header_valid_reg_LDC_i_1_n_0
    SLICE_X98Y83         FDPE                                         f  spi_m/spi_header_valid_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X98Y83         FDPE                                         r  spi_m/spi_header_valid_reg_P/C
                         clock pessimism              0.567     6.999    
                         clock uncertainty           -0.069     6.929    
    SLICE_X98Y83         FDPE (Recov_fdpe_C_PRE)     -0.563     6.366    spi_m/spi_header_valid_reg_P
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -2.347    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.761ns (23.157%)  route 2.525ns (76.843%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.785     1.312    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X95Y85         LUT3 (Prop_lut3_I0_O)        0.119     1.431 f  spi_m/payload_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.918     2.349    spi_m/payload_data_reg[4]_LDC_i_1_n_0
    SLICE_X96Y83         FDPE                                         f  spi_m/payload_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X96Y83         FDPE                                         r  spi_m/payload_data_reg[4]_P/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X96Y83         FDPE (Recov_fdpe_C_PRE)     -0.569     6.397    spi_m/payload_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.758ns (24.325%)  route 2.358ns (75.675%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I1_O)        0.116     1.675 f  extdatahandler/payload_last_reg_LDC_i_1/O
                         net (fo=2, routed)           0.504     2.179    spi_m/payload_last_reg_P_0
    SLICE_X103Y94        FDPE                                         f  spi_m/payload_last_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609     6.440    spi_m/clk_out1
    SLICE_X103Y94        FDPE                                         r  spi_m/payload_last_reg_P/C
                         clock pessimism              0.567     7.007    
                         clock uncertainty           -0.069     6.937    
    SLICE_X103Y94        FDPE (Recov_fdpe_C_PRE)     -0.563     6.374    spi_m/payload_last_reg_P
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.766ns (23.577%)  route 2.483ns (76.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I2_O)        0.124     1.683 f  extdatahandler/payload_last_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     2.312    spi_m/payload_last_reg_C_0
    SLICE_X103Y95        FDCE                                         f  spi_m/payload_last_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609     6.440    spi_m/clk_out1
    SLICE_X103Y95        FDCE                                         r  spi_m/payload_last_reg_C/C
                         clock pessimism              0.567     7.007    
                         clock uncertainty           -0.069     6.937    
    SLICE_X103Y95        FDCE (Recov_fdce_C_CLR)     -0.405     6.532    spi_m/payload_last_reg_C
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.759ns (25.627%)  route 2.203ns (74.373%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.823     1.350    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X92Y90         LUT3 (Prop_lut3_I0_O)        0.117     1.467 f  spi_m/payload_data_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.557     2.024    spi_m/payload_data_reg[7]_LDC_i_1_n_0
    SLICE_X91Y90         FDPE                                         f  spi_m/payload_data_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X91Y90         FDPE                                         r  spi_m/payload_data_reg[7]_P/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X91Y90         FDPE (Recov_fdpe_C_PRE)     -0.583     6.348    spi_m/payload_data_reg[7]_P
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.766ns (24.171%)  route 2.403ns (75.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.777     1.304    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.428 f  spi_m/payload_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.804     2.232    spi_m/payload_data_reg[2]_LDC_i_2_n_0
    SLICE_X95Y83         FDCE                                         f  spi_m/payload_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X95Y83         FDCE                                         r  spi_m/payload_data_reg[2]_C/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X95Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.561    spi_m/payload_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -2.232    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.758ns (25.173%)  route 2.253ns (74.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.835     1.362    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y86         LUT3 (Prop_lut3_I0_O)        0.116     1.478 f  spi_m/payload_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.595     2.074    spi_m/payload_data_reg[0]_LDC_i_1_n_0
    SLICE_X95Y86         FDPE                                         f  spi_m/payload_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X95Y86         FDPE                                         r  spi_m/payload_data_reg[0]_P/C
                         clock pessimism              0.604     7.038    
                         clock uncertainty           -0.069     6.968    
    SLICE_X95Y86         FDPE (Recov_fdpe_C_PRE)     -0.563     6.405    spi_m/payload_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                          6.405    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.766ns (24.223%)  route 2.396ns (75.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.124     1.537 f  spi_m/spi_header_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.688     2.225    spi_m/spi_header_valid_reg_LDC_i_2_n_0
    SLICE_X97Y83         FDCE                                         f  spi_m/spi_header_valid_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X97Y83         FDCE                                         r  spi_m/spi_header_valid_reg_C/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X97Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.561    spi_m/spi_header_valid_reg_C
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.759ns (26.013%)  route 2.159ns (73.987%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.642     1.169    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y89         LUT3 (Prop_lut3_I0_O)        0.117     1.286 f  spi_m/payload_data_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.694     1.980    spi_m/payload_data_reg[6]_LDC_i_1_n_0
    SLICE_X93Y88         FDPE                                         f  spi_m/payload_data_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X93Y88         FDPE                                         r  spi_m/payload_data_reg[6]_P/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.931    
    SLICE_X93Y88         FDPE (Recov_fdpe_C_PRE)     -0.566     6.365    spi_m/payload_data_reg[6]_P
  -------------------------------------------------------------------
                         required time                          6.365    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.759ns (25.852%)  route 2.177ns (74.148%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 6.433 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.806     1.333    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I0_O)        0.117     1.450 f  spi_m/payload_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.549     1.999    spi_m/payload_data_reg[1]_LDC_i_1_n_0
    SLICE_X95Y84         FDPE                                         f  spi_m/payload_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602     6.433    spi_m/clk_out1
    SLICE_X95Y84         FDPE                                         r  spi_m/payload_data_reg[1]_P/C
                         clock pessimism              0.604     7.037    
                         clock uncertainty           -0.069     6.967    
    SLICE_X95Y84         FDPE (Recov_fdpe_C_PRE)     -0.583     6.384    spi_m/payload_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                  4.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.883%)  route 0.318ns (63.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.607    -0.624    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.190    -0.294    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.045    -0.249 f  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.120    spi_m/payload_valid_reg_C_0
    SLICE_X102Y92        FDCE                                         f  spi_m/payload_valid_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.877    -0.863    spi_m/clk_out1
    SLICE_X102Y92        FDCE                                         r  spi_m/payload_valid_reg_C/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.069    -0.539    
    SLICE_X102Y92        FDCE (Remov_fdce_C_CLR)     -0.067    -0.606    spi_m/payload_valid_reg_C
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.896%)  route 0.379ns (67.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.247    -0.240    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 f  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.132    -0.063    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X99Y87         FDCE                                         f  spi_m/streammanager_state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X99Y87         FDCE                                         r  spi_m/streammanager_state_reg[0]_C/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.069    -0.522    
    SLICE_X99Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    spi_m/streammanager_state_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.024%)  route 0.361ns (65.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.607    -0.624    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.159    -0.324    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I0_O)        0.045    -0.279 f  extdatahandler/payload_valid_reg_LDC_i_1/O
                         net (fo=2, routed)           0.201    -0.078    spi_m/payload_valid_reg_P_0
    SLICE_X103Y93        FDPE                                         f  spi_m/payload_valid_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.878    -0.862    spi_m/clk_out1
    SLICE_X103Y93        FDPE                                         r  spi_m/payload_valid_reg_P/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.069    -0.538    
    SLICE_X103Y93        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.633    spi_m/payload_valid_reg_P
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.246ns (41.102%)  route 0.353ns (58.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  extdatahandler/GEN_TEST_2.tdata_reg[7]/Q
                         net (fo=2, routed)           0.221    -0.257    spi_m/payload_data_reg[7]_C_0[7]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.098    -0.159 f  spi_m/payload_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.132    -0.027    spi_m/payload_data_reg[7]_LDC_i_2_n_0
    SLICE_X90Y90         FDCE                                         f  spi_m/payload_data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875    -0.865    spi_m/clk_out1
    SLICE_X90Y90         FDCE                                         r  spi_m/payload_data_reg[7]_C/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.069    -0.521    
    SLICE_X90Y90         FDCE (Remov_fdce_C_CLR)     -0.067    -0.588    spi_m/payload_data_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.444%)  route 0.501ns (70.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  extdatahandler/GEN_TEST_2.tdata_reg[3]/Q
                         net (fo=2, routed)           0.314    -0.148    spi_m/payload_data_reg[7]_C_0[3]
    SLICE_X94Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.103 f  spi_m/payload_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.187     0.084    spi_m/payload_data_reg[3]_LDC_i_2_n_0
    SLICE_X92Y87         FDCE                                         f  spi_m/payload_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X92Y87         FDCE                                         r  spi_m/payload_data_reg[3]_C/C
                         clock pessimism              0.274    -0.593    
                         clock uncertainty            0.069    -0.524    
    SLICE_X92Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    spi_m/payload_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.187ns (28.302%)  route 0.474ns (71.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  spi_m/streammanager_next_state_reg[1]/Q
                         net (fo=5, routed)           0.282    -0.205    spi_m/streammanager_next_state_reg_n_0_[1]
    SLICE_X97Y85         LUT3 (Prop_lut3_I2_O)        0.046    -0.159 f  spi_m/streammanager_state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.191     0.032    spi_m/streammanager_state_reg[1]_LDC_i_1_n_0
    SLICE_X98Y85         FDPE                                         f  spi_m/streammanager_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y85         FDPE                                         r  spi_m/streammanager_state_reg[1]_P/C
                         clock pessimism              0.274    -0.592    
                         clock uncertainty            0.069    -0.523    
    SLICE_X98Y85         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.656    spi_m/streammanager_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.102%)  route 0.527ns (73.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/streammanager_next_state_reg[1]/Q
                         net (fo=5, routed)           0.282    -0.205    spi_m/streammanager_next_state_reg_n_0_[1]
    SLICE_X97Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.160 f  spi_m/streammanager_state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.244     0.084    spi_m/streammanager_state_reg[1]_LDC_i_2_n_0
    SLICE_X96Y85         FDCE                                         f  spi_m/streammanager_state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.069    -0.544    
    SLICE_X96Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.611    spi_m/streammanager_state_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.184ns (27.273%)  route 0.491ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.247    -0.240    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.043    -0.197 f  spi_m/streammanager_state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.243     0.046    spi_m/streammanager_state_reg[0]_LDC_i_1_n_0
    SLICE_X100Y87        FDPE                                         f  spi_m/streammanager_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X100Y87        FDPE                                         r  spi_m/streammanager_state_reg[0]_P/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.069    -0.522    
    SLICE_X100Y87        FDPE (Remov_fdpe_C_PRE)     -0.138    -0.660    spi_m/streammanager_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.247ns (33.479%)  route 0.491ns (66.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  extdatahandler/GEN_TEST_2.tdata_reg[5]/Q
                         net (fo=2, routed)           0.257    -0.221    spi_m/payload_data_reg[7]_C_0[5]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.099    -0.122 f  spi_m/payload_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.234     0.112    spi_m/payload_data_reg[5]_LDC_i_2_n_0
    SLICE_X91Y89         FDCE                                         f  spi_m/payload_data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X91Y89         FDCE                                         r  spi_m/payload_data_reg[5]_C/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.069    -0.522    
    SLICE_X91Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    spi_m/payload_data_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.248ns (35.582%)  route 0.449ns (64.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 f  extdatahandler/GEN_TEST_2.tdata_reg[5]/Q
                         net (fo=2, routed)           0.257    -0.221    spi_m/payload_data_reg[7]_C_0[5]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.100    -0.121 f  spi_m/payload_data_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.072    spi_m/payload_data_reg[5]_LDC_i_1_n_0
    SLICE_X92Y89         FDPE                                         f  spi_m/payload_data_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X92Y89         FDPE                                         r  spi_m/payload_data_reg[5]_P/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.069    -0.522    
    SLICE_X92Y89         FDPE (Remov_fdpe_C_PRE)     -0.137    -0.659    spi_m/payload_data_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.731    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.792ns (24.114%)  route 2.492ns (75.886%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I1_O)        0.150     1.563 f  spi_m/spi_header_valid_reg_LDC_i_1/O
                         net (fo=2, routed)           0.785     2.347    spi_m/spi_header_valid_reg_LDC_i_1_n_0
    SLICE_X98Y83         FDPE                                         f  spi_m/spi_header_valid_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X98Y83         FDPE                                         r  spi_m/spi_header_valid_reg_P/C
                         clock pessimism              0.567     6.999    
                         clock uncertainty           -0.069     6.930    
    SLICE_X98Y83         FDPE (Recov_fdpe_C_PRE)     -0.563     6.367    spi_m/spi_header_valid_reg_P
  -------------------------------------------------------------------
                         required time                          6.367    
                         arrival time                          -2.347    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.761ns (23.157%)  route 2.525ns (76.843%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.785     1.312    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X95Y85         LUT3 (Prop_lut3_I0_O)        0.119     1.431 f  spi_m/payload_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.918     2.349    spi_m/payload_data_reg[4]_LDC_i_1_n_0
    SLICE_X96Y83         FDPE                                         f  spi_m/payload_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X96Y83         FDPE                                         r  spi_m/payload_data_reg[4]_P/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.967    
    SLICE_X96Y83         FDPE (Recov_fdpe_C_PRE)     -0.569     6.398    spi_m/payload_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.758ns (24.325%)  route 2.358ns (75.675%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I1_O)        0.116     1.675 f  extdatahandler/payload_last_reg_LDC_i_1/O
                         net (fo=2, routed)           0.504     2.179    spi_m/payload_last_reg_P_0
    SLICE_X103Y94        FDPE                                         f  spi_m/payload_last_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609     6.440    spi_m/clk_out1
    SLICE_X103Y94        FDPE                                         r  spi_m/payload_last_reg_P/C
                         clock pessimism              0.567     7.007    
                         clock uncertainty           -0.069     6.938    
    SLICE_X103Y94        FDPE (Recov_fdpe_C_PRE)     -0.563     6.375    spi_m/payload_last_reg_P
  -------------------------------------------------------------------
                         required time                          6.375    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.766ns (23.577%)  route 2.483ns (76.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I2_O)        0.124     1.683 f  extdatahandler/payload_last_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     2.312    spi_m/payload_last_reg_C_0
    SLICE_X103Y95        FDCE                                         f  spi_m/payload_last_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609     6.440    spi_m/clk_out1
    SLICE_X103Y95        FDCE                                         r  spi_m/payload_last_reg_C/C
                         clock pessimism              0.567     7.007    
                         clock uncertainty           -0.069     6.938    
    SLICE_X103Y95        FDCE (Recov_fdce_C_CLR)     -0.405     6.533    spi_m/payload_last_reg_C
  -------------------------------------------------------------------
                         required time                          6.533    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.759ns (25.627%)  route 2.203ns (74.373%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.823     1.350    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X92Y90         LUT3 (Prop_lut3_I0_O)        0.117     1.467 f  spi_m/payload_data_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.557     2.024    spi_m/payload_data_reg[7]_LDC_i_1_n_0
    SLICE_X91Y90         FDPE                                         f  spi_m/payload_data_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X91Y90         FDPE                                         r  spi_m/payload_data_reg[7]_P/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.932    
    SLICE_X91Y90         FDPE (Recov_fdpe_C_PRE)     -0.583     6.349    spi_m/payload_data_reg[7]_P
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.766ns (24.171%)  route 2.403ns (75.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.777     1.304    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.428 f  spi_m/payload_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.804     2.232    spi_m/payload_data_reg[2]_LDC_i_2_n_0
    SLICE_X95Y83         FDCE                                         f  spi_m/payload_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X95Y83         FDCE                                         r  spi_m/payload_data_reg[2]_C/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.967    
    SLICE_X95Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.562    spi_m/payload_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -2.232    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.758ns (25.173%)  route 2.253ns (74.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.835     1.362    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y86         LUT3 (Prop_lut3_I0_O)        0.116     1.478 f  spi_m/payload_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.595     2.074    spi_m/payload_data_reg[0]_LDC_i_1_n_0
    SLICE_X95Y86         FDPE                                         f  spi_m/payload_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X95Y86         FDPE                                         r  spi_m/payload_data_reg[0]_P/C
                         clock pessimism              0.604     7.038    
                         clock uncertainty           -0.069     6.969    
    SLICE_X95Y86         FDPE (Recov_fdpe_C_PRE)     -0.563     6.406    spi_m/payload_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.766ns (24.223%)  route 2.396ns (75.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 6.432 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.124     1.537 f  spi_m/spi_header_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.688     2.225    spi_m/spi_header_valid_reg_LDC_i_2_n_0
    SLICE_X97Y83         FDCE                                         f  spi_m/spi_header_valid_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601     6.432    spi_m/clk_out1
    SLICE_X97Y83         FDCE                                         r  spi_m/spi_header_valid_reg_C/C
                         clock pessimism              0.604     7.036    
                         clock uncertainty           -0.069     6.967    
    SLICE_X97Y83         FDCE (Recov_fdce_C_CLR)     -0.405     6.562    spi_m/spi_header_valid_reg_C
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.759ns (26.013%)  route 2.159ns (73.987%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.642     1.169    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y89         LUT3 (Prop_lut3_I0_O)        0.117     1.286 f  spi_m/payload_data_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.694     1.980    spi_m/payload_data_reg[6]_LDC_i_1_n_0
    SLICE_X93Y88         FDPE                                         f  spi_m/payload_data_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603     6.434    spi_m/clk_out1
    SLICE_X93Y88         FDPE                                         r  spi_m/payload_data_reg[6]_P/C
                         clock pessimism              0.567     7.001    
                         clock uncertainty           -0.069     6.932    
    SLICE_X93Y88         FDPE (Recov_fdpe_C_PRE)     -0.566     6.366    spi_m/payload_data_reg[6]_P
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.759ns (25.852%)  route 2.177ns (74.148%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 6.433 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.806     1.333    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I0_O)        0.117     1.450 f  spi_m/payload_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.549     1.999    spi_m/payload_data_reg[1]_LDC_i_1_n_0
    SLICE_X95Y84         FDPE                                         f  spi_m/payload_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602     6.433    spi_m/clk_out1
    SLICE_X95Y84         FDPE                                         r  spi_m/payload_data_reg[1]_P/C
                         clock pessimism              0.604     7.037    
                         clock uncertainty           -0.069     6.968    
    SLICE_X95Y84         FDPE (Recov_fdpe_C_PRE)     -0.583     6.385    spi_m/payload_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                          6.385    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                  4.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.883%)  route 0.318ns (63.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.607    -0.624    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.190    -0.294    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.045    -0.249 f  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.120    spi_m/payload_valid_reg_C_0
    SLICE_X102Y92        FDCE                                         f  spi_m/payload_valid_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.877    -0.863    spi_m/clk_out1
    SLICE_X102Y92        FDCE                                         r  spi_m/payload_valid_reg_C/C
                         clock pessimism              0.254    -0.608    
    SLICE_X102Y92        FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    spi_m/payload_valid_reg_C
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.896%)  route 0.379ns (67.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.247    -0.240    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 f  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.132    -0.063    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X99Y87         FDCE                                         f  spi_m/streammanager_state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X99Y87         FDCE                                         r  spi_m/streammanager_state_reg[0]_C/C
                         clock pessimism              0.274    -0.591    
    SLICE_X99Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    spi_m/streammanager_state_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.024%)  route 0.361ns (65.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.607    -0.624    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.159    -0.324    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I0_O)        0.045    -0.279 f  extdatahandler/payload_valid_reg_LDC_i_1/O
                         net (fo=2, routed)           0.201    -0.078    spi_m/payload_valid_reg_P_0
    SLICE_X103Y93        FDPE                                         f  spi_m/payload_valid_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.878    -0.862    spi_m/clk_out1
    SLICE_X103Y93        FDPE                                         r  spi_m/payload_valid_reg_P/C
                         clock pessimism              0.254    -0.607    
    SLICE_X103Y93        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.702    spi_m/payload_valid_reg_P
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.246ns (41.102%)  route 0.353ns (58.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  extdatahandler/GEN_TEST_2.tdata_reg[7]/Q
                         net (fo=2, routed)           0.221    -0.257    spi_m/payload_data_reg[7]_C_0[7]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.098    -0.159 f  spi_m/payload_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.132    -0.027    spi_m/payload_data_reg[7]_LDC_i_2_n_0
    SLICE_X90Y90         FDCE                                         f  spi_m/payload_data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875    -0.865    spi_m/clk_out1
    SLICE_X90Y90         FDCE                                         r  spi_m/payload_data_reg[7]_C/C
                         clock pessimism              0.274    -0.590    
    SLICE_X90Y90         FDCE (Remov_fdce_C_CLR)     -0.067    -0.657    spi_m/payload_data_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.444%)  route 0.501ns (70.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  extdatahandler/GEN_TEST_2.tdata_reg[3]/Q
                         net (fo=2, routed)           0.314    -0.148    spi_m/payload_data_reg[7]_C_0[3]
    SLICE_X94Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.103 f  spi_m/payload_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.187     0.084    spi_m/payload_data_reg[3]_LDC_i_2_n_0
    SLICE_X92Y87         FDCE                                         f  spi_m/payload_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X92Y87         FDCE                                         r  spi_m/payload_data_reg[3]_C/C
                         clock pessimism              0.274    -0.593    
    SLICE_X92Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.660    spi_m/payload_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.187ns (28.302%)  route 0.474ns (71.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  spi_m/streammanager_next_state_reg[1]/Q
                         net (fo=5, routed)           0.282    -0.205    spi_m/streammanager_next_state_reg_n_0_[1]
    SLICE_X97Y85         LUT3 (Prop_lut3_I2_O)        0.046    -0.159 f  spi_m/streammanager_state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.191     0.032    spi_m/streammanager_state_reg[1]_LDC_i_1_n_0
    SLICE_X98Y85         FDPE                                         f  spi_m/streammanager_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873    -0.867    spi_m/clk_out1
    SLICE_X98Y85         FDPE                                         r  spi_m/streammanager_state_reg[1]_P/C
                         clock pessimism              0.274    -0.592    
    SLICE_X98Y85         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.725    spi_m/streammanager_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.102%)  route 0.527ns (73.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  spi_m/streammanager_next_state_reg[1]/Q
                         net (fo=5, routed)           0.282    -0.205    spi_m/streammanager_next_state_reg_n_0_[1]
    SLICE_X97Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.160 f  spi_m/streammanager_state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.244     0.084    spi_m/streammanager_state_reg[1]_LDC_i_2_n_0
    SLICE_X96Y85         FDCE                                         f  spi_m/streammanager_state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
                         clock pessimism              0.254    -0.613    
    SLICE_X96Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.680    spi_m/streammanager_state_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.184ns (27.273%)  route 0.491ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.247    -0.240    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.043    -0.197 f  spi_m/streammanager_state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.243     0.046    spi_m/streammanager_state_reg[0]_LDC_i_1_n_0
    SLICE_X100Y87        FDPE                                         f  spi_m/streammanager_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X100Y87        FDPE                                         r  spi_m/streammanager_state_reg[0]_P/C
                         clock pessimism              0.274    -0.591    
    SLICE_X100Y87        FDPE (Remov_fdpe_C_PRE)     -0.138    -0.729    spi_m/streammanager_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.247ns (33.479%)  route 0.491ns (66.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  extdatahandler/GEN_TEST_2.tdata_reg[5]/Q
                         net (fo=2, routed)           0.257    -0.221    spi_m/payload_data_reg[7]_C_0[5]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.099    -0.122 f  spi_m/payload_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.234     0.112    spi_m/payload_data_reg[5]_LDC_i_2_n_0
    SLICE_X91Y89         FDCE                                         f  spi_m/payload_data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X91Y89         FDCE                                         r  spi_m/payload_data_reg[5]_C/C
                         clock pessimism              0.274    -0.591    
    SLICE_X91Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    spi_m/payload_data_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.248ns (35.582%)  route 0.449ns (64.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.606    -0.625    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.477 f  extdatahandler/GEN_TEST_2.tdata_reg[5]/Q
                         net (fo=2, routed)           0.257    -0.221    spi_m/payload_data_reg[7]_C_0[5]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.100    -0.121 f  spi_m/payload_data_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.072    spi_m/payload_data_reg[5]_LDC_i_1_n_0
    SLICE_X92Y89         FDPE                                         f  spi_m/payload_data_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874    -0.866    spi_m/clk_out1
    SLICE_X92Y89         FDPE                                         r  spi_m/payload_data_reg[5]_P/C
                         clock pessimism              0.274    -0.591    
    SLICE_X92Y89         FDPE (Remov_fdpe_C_PRE)     -0.137    -0.728    spi_m/payload_data_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.800    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.217ns  (logic 1.463ns (20.278%)  route 5.753ns (79.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.753     7.217    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.594    -1.575    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.463ns (21.048%)  route 5.489ns (78.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.489     6.953    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601    -1.568    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.725ns  (logic 1.463ns (21.760%)  route 5.262ns (78.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.262     6.725    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.672    -1.497    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.604ns  (logic 1.463ns (22.160%)  route 5.140ns (77.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.140     6.604    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601    -1.568    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.490ns  (logic 0.231ns (9.294%)  route 2.258ns (90.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.258     2.490    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.543ns  (logic 0.231ns (9.099%)  route 2.312ns (90.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.312     2.543    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.895    -0.845    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.231ns (8.901%)  route 2.368ns (91.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.368     2.600    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.870    -0.870    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.740ns  (logic 0.231ns (8.446%)  route 2.508ns (91.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.508     2.740    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.866    -0.874    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.217ns  (logic 1.463ns (20.278%)  route 5.753ns (79.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.753     7.217    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.594    -1.575    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.463ns (21.048%)  route 5.489ns (78.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.489     6.953    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601    -1.568    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.725ns  (logic 1.463ns (21.760%)  route 5.262ns (78.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.262     6.725    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.672    -1.497    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.604ns  (logic 1.463ns (22.160%)  route 5.140ns (77.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.140     6.604    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.601    -1.568    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.490ns  (logic 0.231ns (9.294%)  route 2.258ns (90.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.258     2.490    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y87         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.543ns  (logic 0.231ns (9.099%)  route 2.312ns (90.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.312     2.543    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.895    -0.845    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X107Y80        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.231ns (8.901%)  route 2.368ns (91.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.368     2.600    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.870    -0.870    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y82        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.740ns  (logic 0.231ns (8.446%)  route 2.508ns (91.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.508     2.740    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.866    -0.874    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X91Y80         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 1.587ns (21.085%)  route 5.941ns (78.915%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         5.299     6.762    spi_m/reset_IBUF
    SLICE_X92Y90         LUT3 (Prop_lut3_I1_O)        0.124     6.886 f  spi_m/payload_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.643     7.529    spi_m/payload_data_reg[5]_LDC_i_2_n_0
    SLICE_X92Y90         LDCE                                         f  spi_m/payload_data_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 1.587ns (21.495%)  route 5.798ns (78.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.994     6.457    spi_m/reset_IBUF
    SLICE_X94Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.581 f  spi_m/payload_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.804     7.385    spi_m/payload_data_reg[2]_LDC_i_2_n_0
    SLICE_X94Y83         LDCE                                         f  spi_m/payload_data_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 1.587ns (21.496%)  route 5.797ns (78.504%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         5.297     6.760    spi_m/reset_IBUF
    SLICE_X92Y90         LUT3 (Prop_lut3_I1_O)        0.124     6.884 f  spi_m/payload_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.501     7.385    spi_m/payload_data_reg[7]_LDC_i_2_n_0
    SLICE_X91Y91         LDCE                                         f  spi_m/payload_data_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/streammanager_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.223ns  (logic 1.587ns (21.977%)  route 5.636ns (78.023%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 f  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE                                         f  spi_m/streammanager_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 1.587ns (22.540%)  route 5.455ns (77.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.953     6.416    spi_m/reset_IBUF
    SLICE_X95Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.540 f  spi_m/payload_data_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.502     7.043    spi_m/payload_data_reg[4]_LDC_i_2_n_0
    SLICE_X95Y82         LDCE                                         f  spi_m/payload_data_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 1.587ns (22.586%)  route 5.441ns (77.414%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.798     6.261    spi_m/reset_IBUF
    SLICE_X94Y86         LUT3 (Prop_lut3_I1_O)        0.124     6.385 f  spi_m/payload_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     7.028    spi_m/payload_data_reg[0]_LDC_i_2_n_0
    SLICE_X94Y86         LDCE                                         f  spi_m/payload_data_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/spi_header_valid_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 1.587ns (22.731%)  route 5.396ns (77.269%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.857     6.320    spi_m/reset_IBUF
    SLICE_X99Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.444 f  spi_m/spi_header_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.539     6.983    spi_m/spi_header_valid_reg_LDC_i_2_n_0
    SLICE_X99Y83         LDCE                                         f  spi_m/spi_header_valid_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.957ns  (logic 1.587ns (22.817%)  route 5.370ns (77.183%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.829     6.292    spi_m/reset_IBUF
    SLICE_X94Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.416 f  spi_m/payload_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.541     6.957    spi_m/payload_data_reg[3]_LDC_i_2_n_0
    SLICE_X94Y87         LDCE                                         f  spi_m/payload_data_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 1.587ns (23.001%)  route 5.314ns (76.999%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.956     6.419    spi_m/reset_IBUF
    SLICE_X94Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.543 f  spi_m/payload_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.358     6.902    spi_m/payload_data_reg[1]_LDC_i_2_n_0
    SLICE_X94Y84         LDCE                                         f  spi_m/payload_data_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/streammanager_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 1.587ns (23.158%)  route 5.267ns (76.842%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.540     6.003    spi_m/reset_IBUF
    SLICE_X97Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.127 f  spi_m/streammanager_state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.727     6.855    spi_m/streammanager_state_reg[1]_LDC_i_2_n_0
    SLICE_X97Y85         LDCE                                         f  spi_m/streammanager_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_valid_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 0.276ns (14.106%)  route 1.683ns (85.894%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.554     1.786    extdatahandler/reset_IBUF
    SLICE_X103Y92        LUT3 (Prop_lut3_I0_O)        0.045     1.831 f  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.129     1.959    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE                                         f  spi_m/payload_valid_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_last_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 0.276ns (13.960%)  route 1.704ns (86.040%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.473     1.704    extdatahandler/reset_IBUF
    SLICE_X102Y93        LUT3 (Prop_lut3_I0_O)        0.045     1.749 f  extdatahandler/payload_last_reg_LDC_i_2/O
                         net (fo=2, routed)           0.231     1.980    spi_m/payload_last_reg_C_0
    SLICE_X102Y95        LDCE                                         f  spi_m/payload_last_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 0.276ns (11.732%)  route 2.079ns (88.268%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.872     2.103    spi_m/reset_IBUF
    SLICE_X94Y89         LUT3 (Prop_lut3_I1_O)        0.045     2.148 f  spi_m/payload_data_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.208     2.356    spi_m/payload_data_reg[6]_LDC_i_2_n_0
    SLICE_X93Y89         LDCE                                         f  spi_m/payload_data_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/ext_pl_tready_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 0.274ns (11.580%)  route 2.095ns (88.420%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.918     2.150    spi_m/u_w5500_axi_data_streamer/reset_IBUF
    SLICE_X95Y92         LUT3 (Prop_lut3_I0_O)        0.043     2.193 f  spi_m/u_w5500_axi_data_streamer/ext_pl_tready_reg_LDC_i_2/O
                         net (fo=1, routed)           0.177     2.370    spi_m/u_w5500_axi_data_streamer_n_23
    SLICE_X94Y92         LDCE                                         f  spi_m/ext_pl_tready_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/streammanager_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 0.276ns (11.242%)  route 2.182ns (88.758%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.938     2.169    spi_m/reset_IBUF
    SLICE_X97Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.214 f  spi_m/streammanager_state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.244     2.459    spi_m/streammanager_state_reg[1]_LDC_i_2_n_0
    SLICE_X97Y85         LDCE                                         f  spi_m/streammanager_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 0.276ns (10.881%)  route 2.264ns (89.119%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         2.078     2.309    spi_m/reset_IBUF
    SLICE_X94Y87         LUT3 (Prop_lut3_I1_O)        0.045     2.354 f  spi_m/payload_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.186     2.540    spi_m/payload_data_reg[3]_LDC_i_2_n_0
    SLICE_X94Y87         LDCE                                         f  spi_m/payload_data_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/spi_header_valid_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 0.276ns (10.881%)  route 2.264ns (89.119%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         2.080     2.311    spi_m/reset_IBUF
    SLICE_X99Y83         LUT3 (Prop_lut3_I0_O)        0.045     2.356 f  spi_m/spi_header_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.540    spi_m/spi_header_valid_reg_LDC_i_2_n_0
    SLICE_X99Y83         LDCE                                         f  spi_m/spi_header_valid_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 0.276ns (10.790%)  route 2.285ns (89.210%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         2.159     2.390    spi_m/reset_IBUF
    SLICE_X94Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.435 f  spi_m/payload_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.126     2.562    spi_m/payload_data_reg[1]_LDC_i_2_n_0
    SLICE_X94Y84         LDCE                                         f  spi_m/payload_data_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 0.276ns (10.642%)  route 2.321ns (89.358%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         2.083     2.314    spi_m/reset_IBUF
    SLICE_X94Y86         LUT3 (Prop_lut3_I1_O)        0.045     2.359 f  spi_m/payload_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.238     2.597    spi_m/payload_data_reg[0]_LDC_i_2_n_0
    SLICE_X94Y86         LDCE                                         f  spi_m/payload_data_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 0.276ns (10.559%)  route 2.341ns (89.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=190, routed)         2.155     2.386    spi_m/reset_IBUF
    SLICE_X95Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.431 f  spi_m/payload_data_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.186     2.618    spi_m/payload_data_reg[4]_LDC_i_2_n_0
    SLICE_X95Y82         LDCE                                         f  spi_m/payload_data_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 4.091ns (62.777%)  route 2.426ns (37.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.771    -0.945    txrx_unit/clk_out1
    SLICE_X100Y78        FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           2.426     1.999    lopt
    Y19                  OBUF (Prop_obuf_I_O)         3.573     5.572 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     5.572    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 4.035ns (64.263%)  route 2.244ns (35.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.771    -0.945    txrx_unit/clk_out1
    SLICE_X103Y78        FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           2.244     1.755    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.334 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.334    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.173ns  (logic 4.093ns (66.307%)  route 2.080ns (33.693%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.774    -0.942    clk_out
    SLICE_X103Y81        FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.080     1.593    mosi_TRI
    Y17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.637     5.230 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     5.230    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.249ns  (logic 0.766ns (23.577%)  route 2.483ns (76.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I2_O)        0.124     1.683 f  extdatahandler/payload_last_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     2.312    spi_m/payload_last_reg_C_0
    SLICE_X102Y95        LDCE                                         f  spi_m/payload_last_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.169ns  (logic 0.766ns (24.171%)  route 2.403ns (75.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.777     1.304    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.428 f  spi_m/payload_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.804     2.232    spi_m/payload_data_reg[2]_LDC_i_2_n_0
    SLICE_X94Y83         LDCE                                         f  spi_m/payload_data_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.766ns (24.977%)  route 2.301ns (75.023%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.835     1.362    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y86         LUT3 (Prop_lut3_I0_O)        0.124     1.486 f  spi_m/payload_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     2.129    spi_m/payload_data_reg[0]_LDC_i_2_n_0
    SLICE_X94Y86         LDCE                                         f  spi_m/payload_data_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.043ns  (logic 0.766ns (25.171%)  route 2.277ns (74.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.812     1.339    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X92Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.463 f  spi_m/payload_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.643     2.106    spi_m/payload_data_reg[5]_LDC_i_2_n_0
    SLICE_X92Y90         LDCE                                         f  spi_m/payload_data_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.042ns  (logic 0.642ns (21.108%)  route 2.400ns (78.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.774    -0.942    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X102Y81        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y81        FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          1.397     0.973    spi_m/u_w5500_axi_data_streamer/state[0]
    SLICE_X104Y86        LUT5 (Prop_lut5_I3_O)        0.124     1.097 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[1]_i_1/O
                         net (fo=1, routed)           1.003     2.099    spi_m/u_w5500_axi_data_streamer/tdata_reg[1]_i_1_n_0
    SLICE_X104Y81        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.013ns  (logic 0.766ns (25.425%)  route 2.247ns (74.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.124     1.537 f  spi_m/spi_header_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.539     2.075    spi_m/spi_header_valid_reg_LDC_i_2_n_0
    SLICE_X99Y83         LDCE                                         f  spi_m/spi_header_valid_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.925ns  (logic 0.766ns (26.191%)  route 2.159ns (73.809%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.609     1.136    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X97Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.260 f  spi_m/streammanager_state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.727     1.987    spi_m/streammanager_state_reg[1]_LDC_i_2_n_0
    SLICE_X97Y85         LDCE                                         f  spi_m/streammanager_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.912ns  (logic 0.518ns (56.774%)  route 0.394ns (43.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    -1.570    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X102Y81        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y81        FDCE (Prop_fdce_C_Q)         0.418    -1.152 r  spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.394    -0.758    spi_m/u_w5500_axi_data_streamer/state[2]
    SLICE_X102Y82        LUT3 (Prop_lut3_I2_O)        0.100    -0.658 r  spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.658    spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg_i_1_n_0
    SLICE_X102Y82        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.033ns  (logic 0.467ns (45.187%)  route 0.566ns (54.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    -1.567    spi_m/clk_out1
    SLICE_X101Y84        FDRE                                         r  spi_m/spi_header_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y84        FDRE (Prop_fdre_C_Q)         0.367    -1.200 r  spi_m/spi_header_reg[2]/Q
                         net (fo=5, routed)           0.267    -0.933    spi_m/u_w5500_axi_data_streamer/Q[0]
    SLICE_X101Y83        LUT6 (Prop_lut6_I5_O)        0.100    -0.833 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.300    -0.534    spi_m/u_w5500_axi_data_streamer/tdata_reg[2]_i_1_n_0
    SLICE_X102Y83        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.227ns  (logic 0.467ns (38.051%)  route 0.760ns (61.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.608    -1.561    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.367    -1.194 r  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.428    -0.766    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.100    -0.666 f  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.333    -0.334    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE                                         f  spi_m/payload_valid_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.295ns  (logic 0.518ns (40.013%)  route 0.777ns (59.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    -1.565    spi_m/clk_out1
    SLICE_X102Y86        FDRE                                         r  spi_m/spi_header_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y86        FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  spi_m/spi_header_reg[22]/Q
                         net (fo=1, routed)           0.243    -0.904    spi_m/u_w5500_axi_data_streamer/Q[17]
    SLICE_X103Y85        LUT5 (Prop_lut5_I4_O)        0.100    -0.804 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.533    -0.271    spi_m/u_w5500_axi_data_streamer/tdata_reg[6]_i_1_n_0
    SLICE_X104Y81        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.425ns  (logic 0.518ns (36.342%)  route 0.907ns (63.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    -1.565    spi_m/clk_out1
    SLICE_X102Y86        FDRE                                         r  spi_m/spi_header_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y86        FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  spi_m/spi_header_reg[23]/Q
                         net (fo=1, routed)           0.354    -0.793    spi_m/u_w5500_axi_data_streamer/Q[18]
    SLICE_X103Y86        LUT5 (Prop_lut5_I4_O)        0.100    -0.693 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.553    -0.140    spi_m/u_w5500_axi_data_streamer/tdata_reg[7]_i_1_n_0
    SLICE_X103Y83        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.434ns  (logic 0.467ns (32.562%)  route 0.967ns (67.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603    -1.566    spi_m/clk_out1
    SLICE_X101Y85        FDRE                                         r  spi_m/spi_header_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y85        FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  spi_m/spi_header_reg[16]/Q
                         net (fo=1, routed)           0.571    -0.628    spi_m/u_w5500_axi_data_streamer/Q[11]
    SLICE_X102Y85        LUT5 (Prop_lut5_I1_O)        0.100    -0.528 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.396    -0.132    spi_m/u_w5500_axi_data_streamer/tdata_reg[0]_i_1_n_0
    SLICE_X102Y83        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.480ns  (logic 0.467ns (31.549%)  route 1.013ns (68.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    -1.565    spi_m/clk_out1
    SLICE_X103Y86        FDRE                                         r  spi_m/spi_header_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.367    -1.198 r  spi_m/spi_header_reg[12]/Q
                         net (fo=1, routed)           0.263    -0.935    spi_m/u_w5500_axi_data_streamer/Q[7]
    SLICE_X104Y86        LUT6 (Prop_lut6_I1_O)        0.100    -0.835 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.750    -0.085    spi_m/u_w5500_axi_data_streamer/tdata_reg[4]_i_1_n_0
    SLICE_X104Y81        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.534ns  (logic 0.467ns (30.435%)  route 1.067ns (69.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603    -1.566    spi_m/clk_out1
    SLICE_X103Y84        FDRE                                         r  spi_m/spi_header_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  spi_m/spi_header_reg[13]/Q
                         net (fo=1, routed)           0.525    -0.674    spi_m/u_w5500_axi_data_streamer/Q[8]
    SLICE_X103Y85        LUT5 (Prop_lut5_I0_O)        0.100    -0.574 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.542    -0.032    spi_m/u_w5500_axi_data_streamer/tdata_reg[5]_i_1_n_0
    SLICE_X103Y83        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.551ns  (logic 0.467ns (30.116%)  route 1.084ns (69.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603    -1.566    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.558    -0.641    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.100    -0.541 f  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.525    -0.015    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE                                         f  spi_m/streammanager_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.564ns  (logic 0.626ns (40.016%)  route 0.938ns (59.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.385    -1.178 r  extdatahandler/GEN_TEST_2.tdata_reg[7]/Q
                         net (fo=2, routed)           0.515    -0.663    spi_m/payload_data_reg[7]_C_0[7]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.241    -0.422 f  spi_m/payload_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.424     0.001    spi_m/payload_data_reg[7]_LDC_i_2_n_0
    SLICE_X91Y91         LDCE                                         f  spi_m/payload_data_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 4.091ns (62.777%)  route 2.426ns (37.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.771    -0.945    txrx_unit/clk_out1
    SLICE_X100Y78        FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           2.426     1.999    lopt
    Y19                  OBUF (Prop_obuf_I_O)         3.573     5.572 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     5.572    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 4.035ns (64.263%)  route 2.244ns (35.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.771    -0.945    txrx_unit/clk_out1
    SLICE_X103Y78        FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           2.244     1.755    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.334 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.334    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.173ns  (logic 4.093ns (66.307%)  route 2.080ns (33.693%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.774    -0.942    clk_out
    SLICE_X103Y81        FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.080     1.593    mosi_TRI
    Y17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.637     5.230 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     5.230    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_last_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.249ns  (logic 0.766ns (23.577%)  route 2.483ns (76.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          1.032     1.559    extdatahandler/payload_valid_reg_P
    SLICE_X102Y93        LUT3 (Prop_lut3_I2_O)        0.124     1.683 f  extdatahandler/payload_last_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     2.312    spi_m/payload_last_reg_C_0
    SLICE_X102Y95        LDCE                                         f  spi_m/payload_last_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.169ns  (logic 0.766ns (24.171%)  route 2.403ns (75.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.777     1.304    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.428 f  spi_m/payload_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.804     2.232    spi_m/payload_data_reg[2]_LDC_i_2_n_0
    SLICE_X94Y83         LDCE                                         f  spi_m/payload_data_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.766ns (24.977%)  route 2.301ns (75.023%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.835     1.362    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X94Y86         LUT3 (Prop_lut3_I0_O)        0.124     1.486 f  spi_m/payload_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     2.129    spi_m/payload_data_reg[0]_LDC_i_2_n_0
    SLICE_X94Y86         LDCE                                         f  spi_m/payload_data_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.043ns  (logic 0.766ns (25.171%)  route 2.277ns (74.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.812     1.339    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X92Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.463 f  spi_m/payload_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.643     2.106    spi_m/payload_data_reg[5]_LDC_i_2_n_0
    SLICE_X92Y90         LDCE                                         f  spi_m/payload_data_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.042ns  (logic 0.642ns (21.108%)  route 2.400ns (78.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.774    -0.942    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X102Y81        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y81        FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          1.397     0.973    spi_m/u_w5500_axi_data_streamer/state[0]
    SLICE_X104Y86        LUT5 (Prop_lut5_I3_O)        0.124     1.097 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[1]_i_1/O
                         net (fo=1, routed)           1.003     2.099    spi_m/u_w5500_axi_data_streamer/tdata_reg[1]_i_1_n_0
    SLICE_X104Y81        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_valid_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.013ns  (logic 0.766ns (25.425%)  route 2.247ns (74.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.886     1.413    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.124     1.537 f  spi_m/spi_header_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.539     2.075    spi_m/spi_header_valid_reg_LDC_i_2_n_0
    SLICE_X99Y83         LDCE                                         f  spi_m/spi_header_valid_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.925ns  (logic 0.766ns (26.191%)  route 2.159ns (73.809%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.779    -0.937    spi_m/clk_out1
    SLICE_X96Y85         FDCE                                         r  spi_m/streammanager_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  spi_m/streammanager_state_reg[1]_C/Q
                         net (fo=5, routed)           0.822     0.403    spi_m/streammanager_state_reg[1]_C_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.527 f  spi_m/streammanager_state_reg[1]_LDC_i_3/O
                         net (fo=29, routed)          0.609     1.136    spi_m/streammanager_state_reg[0]_C_0
    SLICE_X97Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.260 f  spi_m/streammanager_state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.727     1.987    spi_m/streammanager_state_reg[1]_LDC_i_2_n_0
    SLICE_X97Y85         LDCE                                         f  spi_m/streammanager_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.912ns  (logic 0.518ns (56.774%)  route 0.394ns (43.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    -1.570    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X102Y81        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y81        FDCE (Prop_fdce_C_Q)         0.418    -1.152 r  spi_m/u_w5500_axi_data_streamer/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.394    -0.758    spi_m/u_w5500_axi_data_streamer/state[2]
    SLICE_X102Y82        LUT3 (Prop_lut3_I2_O)        0.100    -0.658 r  spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.658    spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg_i_1_n_0
    SLICE_X102Y82        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.033ns  (logic 0.467ns (45.187%)  route 0.566ns (54.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    -1.567    spi_m/clk_out1
    SLICE_X101Y84        FDRE                                         r  spi_m/spi_header_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y84        FDRE (Prop_fdre_C_Q)         0.367    -1.200 r  spi_m/spi_header_reg[2]/Q
                         net (fo=5, routed)           0.267    -0.933    spi_m/u_w5500_axi_data_streamer/Q[0]
    SLICE_X101Y83        LUT6 (Prop_lut6_I5_O)        0.100    -0.833 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.300    -0.534    spi_m/u_w5500_axi_data_streamer/tdata_reg[2]_i_1_n_0
    SLICE_X102Y83        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 extdatahandler/GEN_TEST_2.tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_valid_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.227ns  (logic 0.467ns (38.051%)  route 0.760ns (61.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.608    -1.561    extdatahandler/clk_out1
    SLICE_X103Y91        FDRE                                         r  extdatahandler/GEN_TEST_2.tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.367    -1.194 r  extdatahandler/GEN_TEST_2.tvalid_reg/Q
                         net (fo=4, routed)           0.428    -0.766    extdatahandler/ext_pl_tvalid
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.100    -0.666 f  extdatahandler/payload_valid_reg_LDC_i_2/O
                         net (fo=2, routed)           0.333    -0.334    spi_m/payload_valid_reg_C_0
    SLICE_X103Y92        LDCE                                         f  spi_m/payload_valid_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.295ns  (logic 0.518ns (40.013%)  route 0.777ns (59.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    -1.565    spi_m/clk_out1
    SLICE_X102Y86        FDRE                                         r  spi_m/spi_header_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y86        FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  spi_m/spi_header_reg[22]/Q
                         net (fo=1, routed)           0.243    -0.904    spi_m/u_w5500_axi_data_streamer/Q[17]
    SLICE_X103Y85        LUT5 (Prop_lut5_I4_O)        0.100    -0.804 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.533    -0.271    spi_m/u_w5500_axi_data_streamer/tdata_reg[6]_i_1_n_0
    SLICE_X104Y81        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.425ns  (logic 0.518ns (36.342%)  route 0.907ns (63.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    -1.565    spi_m/clk_out1
    SLICE_X102Y86        FDRE                                         r  spi_m/spi_header_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y86        FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  spi_m/spi_header_reg[23]/Q
                         net (fo=1, routed)           0.354    -0.793    spi_m/u_w5500_axi_data_streamer/Q[18]
    SLICE_X103Y86        LUT5 (Prop_lut5_I4_O)        0.100    -0.693 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.553    -0.140    spi_m/u_w5500_axi_data_streamer/tdata_reg[7]_i_1_n_0
    SLICE_X103Y83        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.434ns  (logic 0.467ns (32.562%)  route 0.967ns (67.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603    -1.566    spi_m/clk_out1
    SLICE_X101Y85        FDRE                                         r  spi_m/spi_header_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y85        FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  spi_m/spi_header_reg[16]/Q
                         net (fo=1, routed)           0.571    -0.628    spi_m/u_w5500_axi_data_streamer/Q[11]
    SLICE_X102Y85        LUT5 (Prop_lut5_I1_O)        0.100    -0.528 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.396    -0.132    spi_m/u_w5500_axi_data_streamer/tdata_reg[0]_i_1_n_0
    SLICE_X102Y83        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.480ns  (logic 0.467ns (31.549%)  route 1.013ns (68.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    -1.565    spi_m/clk_out1
    SLICE_X103Y86        FDRE                                         r  spi_m/spi_header_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.367    -1.198 r  spi_m/spi_header_reg[12]/Q
                         net (fo=1, routed)           0.263    -0.935    spi_m/u_w5500_axi_data_streamer/Q[7]
    SLICE_X104Y86        LUT6 (Prop_lut6_I1_O)        0.100    -0.835 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.750    -0.085    spi_m/u_w5500_axi_data_streamer/tdata_reg[4]_i_1_n_0
    SLICE_X104Y81        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/spi_header_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.534ns  (logic 0.467ns (30.435%)  route 1.067ns (69.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603    -1.566    spi_m/clk_out1
    SLICE_X103Y84        FDRE                                         r  spi_m/spi_header_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  spi_m/spi_header_reg[13]/Q
                         net (fo=1, routed)           0.525    -0.674    spi_m/u_w5500_axi_data_streamer/Q[8]
    SLICE_X103Y85        LUT5 (Prop_lut5_I0_O)        0.100    -0.574 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.542    -0.032    spi_m/u_w5500_axi_data_streamer/tdata_reg[5]_i_1_n_0
    SLICE_X103Y83        LDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/streammanager_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/streammanager_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.551ns  (logic 0.467ns (30.116%)  route 1.084ns (69.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603    -1.566    spi_m/clk_out1
    SLICE_X97Y86         FDRE                                         r  spi_m/streammanager_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  spi_m/streammanager_next_state_reg[0]/Q
                         net (fo=5, routed)           0.558    -0.641    spi_m/streammanager_next_state_reg_n_0_[0]
    SLICE_X97Y87         LUT3 (Prop_lut3_I2_O)        0.100    -0.541 f  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.525    -0.015    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE                                         f  spi_m/streammanager_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 extdatahandler/GEN_TEST_2.tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_data_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.564ns  (logic 0.626ns (40.016%)  route 0.938ns (59.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    extdatahandler/clk_out1
    SLICE_X94Y90         FDRE                                         r  extdatahandler/GEN_TEST_2.tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_fdre_C_Q)         0.385    -1.178 r  extdatahandler/GEN_TEST_2.tdata_reg[7]/Q
                         net (fo=2, routed)           0.515    -0.663    spi_m/payload_data_reg[7]_C_0[7]
    SLICE_X92Y90         LUT3 (Prop_lut3_I2_O)        0.241    -0.422 f  spi_m/payload_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.424     0.001    spi_m/payload_data_reg[7]_LDC_i_2_n_0
    SLICE_X91Y91         LDCE                                         f  spi_m/payload_data_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           565 Endpoints
Min Delay           565 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_last_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.517ns  (logic 3.072ns (29.213%)  route 7.445ns (70.787%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.515     8.623    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X97Y87         LUT4 (Prop_lut4_I2_O)        0.150     8.773 r  spi_m/payload_valid_C_i_1/O
                         net (fo=3, routed)           0.808     9.582    spi_m/payload_valid_C_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I1_O)        0.326     9.908 f  spi_m/payload_last_C_i_4/O
                         net (fo=1, routed)           0.154    10.062    spi_m/payload_last_C_i_4_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I4_O)        0.124    10.186 r  spi_m/payload_last_C_i_1/O
                         net (fo=2, routed)           0.331    10.517    spi_m/payload_last_C_i_1_n_0
    SLICE_X103Y95        FDCE                                         r  spi_m/payload_last_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609    -1.560    spi_m/clk_out1
    SLICE_X103Y95        FDCE                                         r  spi_m/payload_last_reg_C/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.327ns  (logic 2.844ns (27.543%)  route 7.483ns (72.457%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.515     8.623    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     8.747 f  spi_m/rx_shift_payload_buffer[15]_i_2/O
                         net (fo=4, routed)           0.439     9.187    spi_m/streammanager_state[0]
    SLICE_X95Y86         LUT5 (Prop_lut5_I0_O)        0.124     9.311 r  spi_m/payload_data[7]_P_i_1/O
                         net (fo=16, routed)          0.892    10.203    spi_m/payload_data[7]_P_i_1_n_0
    SLICE_X90Y90         LUT3 (Prop_lut3_I1_O)        0.124    10.327 r  spi_m/payload_data[7]_C_i_1/O
                         net (fo=1, routed)           0.000    10.327    spi_m/payload_data[7]_C_i_1_n_0
    SLICE_X90Y90         FDCE                                         r  spi_m/payload_data_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603    -1.566    spi_m/clk_out1
    SLICE_X90Y90         FDCE                                         r  spi_m/payload_data_reg[7]_C/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.228ns  (logic 2.720ns (26.598%)  route 7.507ns (73.402%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.666    10.228    spi_m/shift_payload_buffer0
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.228ns  (logic 2.720ns (26.598%)  route 7.507ns (73.402%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.666    10.228    spi_m/shift_payload_buffer0
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.228ns  (logic 2.720ns (26.598%)  route 7.507ns (73.402%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.666    10.228    spi_m/shift_payload_buffer0
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.228ns  (logic 2.720ns (26.598%)  route 7.507ns (73.402%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.666    10.228    spi_m/shift_payload_buffer0
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.216ns  (logic 2.720ns (26.627%)  route 7.496ns (73.373%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.655    10.216    spi_m/shift_payload_buffer0
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.216ns  (logic 2.720ns (26.627%)  route 7.496ns (73.373%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.655    10.216    spi_m/shift_payload_buffer0
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.216ns  (logic 2.720ns (26.627%)  route 7.496ns (73.373%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.655    10.216    spi_m/shift_payload_buffer0
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.216ns  (logic 2.720ns (26.627%)  route 7.496ns (73.373%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.655    10.216    spi_m/shift_payload_buffer0
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_m/spi_header_valid_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            spi_m/spi_header_valid_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.265ns (72.742%)  route 0.099ns (27.258%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y83         LDCE                         0.000     0.000 r  spi_m/spi_header_valid_reg_LDC/G
    SLICE_X99Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  spi_m/spi_header_valid_reg_LDC/Q
                         net (fo=2, routed)           0.099     0.319    spi_m/spi_header_valid_reg_LDC_n_0
    SLICE_X98Y83         LUT5 (Prop_lut5_I1_O)        0.045     0.364 r  spi_m/spi_header_valid_C_i_1/O
                         net (fo=2, routed)           0.000     0.364    spi_m/spi_header_valid_C_i_1_n_0
    SLICE_X98Y83         FDPE                                         r  spi_m/spi_header_valid_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.871    -0.869    spi_m/clk_out1
    SLICE_X98Y83         FDPE                                         r  spi_m/spi_header_valid_reg_P/C

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.231ns (58.676%)  route 0.163ns (41.324%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[3]/G
    SLICE_X105Y83        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[3]/Q
                         net (fo=1, routed)           0.163     0.394    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.251ns (60.673%)  route 0.163ns (39.326%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y81        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/G
    SLICE_X104Y81        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/Q
                         net (fo=1, routed)           0.163     0.414    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.251ns (60.673%)  route 0.163ns (39.326%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y81        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/G
    SLICE_X104Y81        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/Q
                         net (fo=1, routed)           0.163     0.414    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.231ns (55.748%)  route 0.183ns (44.252%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/Q
                         net (fo=1, routed)           0.183     0.414    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.251ns (55.963%)  route 0.198ns (44.037%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/G
    SLICE_X102Y83        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/Q
                         net (fo=1, routed)           0.198     0.449    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.251ns (55.929%)  route 0.198ns (44.071%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y81        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/G
    SLICE_X104Y81        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/Q
                         net (fo=1, routed)           0.198     0.449    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.382%)  route 0.219ns (48.618%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/Q
                         net (fo=1, routed)           0.219     0.450    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.251ns (55.538%)  route 0.201ns (44.462%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/G
    SLICE_X102Y83        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/Q
                         net (fo=1, routed)           0.201     0.452    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            spi_m/rx_payload_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.265ns (54.129%)  route 0.225ns (45.871%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         LDCE                         0.000     0.000 r  spi_m/streammanager_state_reg[1]_LDC/G
    SLICE_X97Y85         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  spi_m/streammanager_state_reg[1]_LDC/Q
                         net (fo=5, routed)           0.225     0.445    spi_m/streammanager_state_reg[1]_LDC_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I3_O)        0.045     0.490 r  spi_m/rx_payload_ready_i_1/O
                         net (fo=1, routed)           0.000     0.490    spi_m/rx_payload_ready_i_1_n_0
    SLICE_X95Y85         FDCE                                         r  spi_m/rx_payload_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X95Y85         FDCE                                         r  spi_m/rx_payload_ready_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           565 Endpoints
Min Delay           565 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_last_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.517ns  (logic 3.072ns (29.213%)  route 7.445ns (70.787%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.515     8.623    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X97Y87         LUT4 (Prop_lut4_I2_O)        0.150     8.773 r  spi_m/payload_valid_C_i_1/O
                         net (fo=3, routed)           0.808     9.582    spi_m/payload_valid_C_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I1_O)        0.326     9.908 f  spi_m/payload_last_C_i_4/O
                         net (fo=1, routed)           0.154    10.062    spi_m/payload_last_C_i_4_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I4_O)        0.124    10.186 r  spi_m/payload_last_C_i_1/O
                         net (fo=2, routed)           0.331    10.517    spi_m/payload_last_C_i_1_n_0
    SLICE_X103Y95        FDCE                                         r  spi_m/payload_last_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.609    -1.560    spi_m/clk_out1
    SLICE_X103Y95        FDCE                                         r  spi_m/payload_last_reg_C/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_data_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.327ns  (logic 2.844ns (27.543%)  route 7.483ns (72.457%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.515     8.623    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     8.747 f  spi_m/rx_shift_payload_buffer[15]_i_2/O
                         net (fo=4, routed)           0.439     9.187    spi_m/streammanager_state[0]
    SLICE_X95Y86         LUT5 (Prop_lut5_I0_O)        0.124     9.311 r  spi_m/payload_data[7]_P_i_1/O
                         net (fo=16, routed)          0.892    10.203    spi_m/payload_data[7]_P_i_1_n_0
    SLICE_X90Y90         LUT3 (Prop_lut3_I1_O)        0.124    10.327 r  spi_m/payload_data[7]_C_i_1/O
                         net (fo=1, routed)           0.000    10.327    spi_m/payload_data[7]_C_i_1_n_0
    SLICE_X90Y90         FDCE                                         r  spi_m/payload_data_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.603    -1.566    spi_m/clk_out1
    SLICE_X90Y90         FDCE                                         r  spi_m/payload_data_reg[7]_C/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.228ns  (logic 2.720ns (26.598%)  route 7.507ns (73.402%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.666    10.228    spi_m/shift_payload_buffer0
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.228ns  (logic 2.720ns (26.598%)  route 7.507ns (73.402%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.666    10.228    spi_m/shift_payload_buffer0
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.228ns  (logic 2.720ns (26.598%)  route 7.507ns (73.402%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.666    10.228    spi_m/shift_payload_buffer0
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.228ns  (logic 2.720ns (26.598%)  route 7.507ns (73.402%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.666    10.228    spi_m/shift_payload_buffer0
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X94Y89         FDCE                                         r  spi_m/shift_payload_buffer_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.216ns  (logic 2.720ns (26.627%)  route 7.496ns (73.373%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.655    10.216    spi_m/shift_payload_buffer0
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.216ns  (logic 2.720ns (26.627%)  route 7.496ns (73.373%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.655    10.216    spi_m/shift_payload_buffer0
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.216ns  (logic 2.720ns (26.627%)  route 7.496ns (73.373%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.655    10.216    spi_m/shift_payload_buffer0
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/shift_payload_buffer_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.216ns  (logic 2.720ns (26.627%)  route 7.496ns (73.373%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=190, routed)         5.010     6.474    spi_m/reset_IBUF
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.598 r  spi_m/streammanager_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     7.223    spi_m/streammanager_state_reg[0]_LDC_i_2_n_0
    SLICE_X97Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     8.108 f  spi_m/streammanager_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.692     8.800    spi_m/streammanager_state_reg[0]_LDC_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  spi_m/byte_length_buffer[0]_i_1/O
                         net (fo=33, routed)          0.514     9.438    spi_m/byte_length_buffer[0]_i_1_n_0
    SLICE_X96Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  spi_m/shift_payload_buffer[31]_i_1/O
                         net (fo=31, routed)          0.655    10.216    spi_m/shift_payload_buffer0
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         1.606    -1.563    spi_m/clk_out1
    SLICE_X95Y90         FDCE                                         r  spi_m/shift_payload_buffer_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_m/spi_header_valid_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            spi_m/spi_header_valid_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.265ns (72.742%)  route 0.099ns (27.258%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y83         LDCE                         0.000     0.000 r  spi_m/spi_header_valid_reg_LDC/G
    SLICE_X99Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  spi_m/spi_header_valid_reg_LDC/Q
                         net (fo=2, routed)           0.099     0.319    spi_m/spi_header_valid_reg_LDC_n_0
    SLICE_X98Y83         LUT5 (Prop_lut5_I1_O)        0.045     0.364 r  spi_m/spi_header_valid_C_i_1/O
                         net (fo=2, routed)           0.000     0.364    spi_m/spi_header_valid_C_i_1_n_0
    SLICE_X98Y83         FDPE                                         r  spi_m/spi_header_valid_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.871    -0.869    spi_m/clk_out1
    SLICE_X98Y83         FDPE                                         r  spi_m/spi_header_valid_reg_P/C

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.231ns (58.676%)  route 0.163ns (41.324%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[3]/G
    SLICE_X105Y83        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[3]/Q
                         net (fo=1, routed)           0.163     0.394    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.251ns (60.673%)  route 0.163ns (39.326%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y81        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/G
    SLICE_X104Y81        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/Q
                         net (fo=1, routed)           0.163     0.414    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.251ns (60.673%)  route 0.163ns (39.326%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y81        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/G
    SLICE_X104Y81        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/Q
                         net (fo=1, routed)           0.163     0.414    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.231ns (55.748%)  route 0.183ns (44.252%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/Q
                         net (fo=1, routed)           0.183     0.414    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.251ns (55.963%)  route 0.198ns (44.037%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/G
    SLICE_X102Y83        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/Q
                         net (fo=1, routed)           0.198     0.449    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.251ns (55.929%)  route 0.198ns (44.071%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y81        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/G
    SLICE_X104Y81        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/Q
                         net (fo=1, routed)           0.198     0.449    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.382%)  route 0.219ns (48.618%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/Q
                         net (fo=1, routed)           0.219     0.450    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.251ns (55.538%)  route 0.201ns (44.462%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        LDCE                         0.000     0.000 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/G
    SLICE_X102Y83        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/Q
                         net (fo=1, routed)           0.201     0.452    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.914    -0.825    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y16         RAMB36E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 spi_m/streammanager_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            spi_m/rx_payload_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.265ns (54.129%)  route 0.225ns (45.871%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         LDCE                         0.000     0.000 r  spi_m/streammanager_state_reg[1]_LDC/G
    SLICE_X97Y85         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  spi_m/streammanager_state_reg[1]_LDC/Q
                         net (fo=5, routed)           0.225     0.445    spi_m/streammanager_state_reg[1]_LDC_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I3_O)        0.045     0.490 r  spi_m/rx_payload_ready_i_1/O
                         net (fo=1, routed)           0.000     0.490    spi_m/rx_payload_ready_i_1_n_0
    SLICE_X95Y85         FDCE                                         r  spi_m/rx_payload_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=646, routed)         0.872    -0.868    spi_m/clk_out1
    SLICE_X95Y85         FDCE                                         r  spi_m/rx_payload_ready_reg/C





