Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jun 11 19:07:25 2020
| Host         : XPS running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx
| Design       : system_top
| Device       : 7z035i-fbg676
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 103 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 98 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.005        0.000                      0               170964        0.042        0.000                      0               170859        0.264        0.000                       0                 74982  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                                                  {0.000 2.500}        5.000           200.000         
clk_fpga_2                                                                                  {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
ref_clk                                                                                     {0.000 2.000}        4.000           250.000         
rx_clk                                                                                      {0.000 2.000}        4.000           250.000         
  clk_div_sel_0_s                                                                           {0.000 8.000}        16.000          62.500          
  clk_div_sel_1_s                                                                           {0.000 4.000}        8.000           125.000         
xcvr_clk_0                                                                                  {0.000 4.000}        8.000           125.000         
xcvr_clk_1                                                                                  {0.000 4.000}        8.000           125.000         
xcvr_clk_2                                                                                  {0.000 4.000}        8.000           125.000         
xcvr_clk_3                                                                                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        0.624        0.000                      0                26411        0.057        0.000                      0                26411        4.232        0.000                       0                 10879  
clk_fpga_1                                                                                        4.300        0.000                      0                    4        0.113        0.000                      0                    4        0.264        0.000                       0                     7  
clk_fpga_2                                                                                        0.005        0.000                      0               120789        0.047        0.000                      0               120789        1.732        0.000                       0                 50408  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.685        0.000                      0                  928        0.083        0.000                      0                  928       15.732        0.000                       0                   483  
ref_clk                                                                                                                                                                                                                                       2.462        0.000                       0                     5  
rx_clk                                                                                            0.464        0.000                      0                14731        0.042        0.000                      0                14731        1.358        0.000                       0                 11708  
  clk_div_sel_0_s                                                                                10.893        0.000                      0                 1769        0.095        0.000                      0                 1769        7.232        0.000                       0                   839  
  clk_div_sel_1_s                                                                                 2.893        0.000                      0                 1769        0.095        0.000                      0                 1769        3.232        0.000                       0                   839  
xcvr_clk_0                                                                                        4.396        0.000                      0                  303        0.105        0.000                      0                  303        3.600        0.000                       0                   163  
xcvr_clk_1                                                                                        4.580        0.000                      0                  303        0.122        0.000                      0                  303        3.600        0.000                       0                   163  
xcvr_clk_2                                                                                        4.351        0.000                      0                  303        0.120        0.000                      0                  303        3.600        0.000                       0                   163  
xcvr_clk_3                                                                                        4.452        0.000                      0                  303        0.101        0.000                      0                  303        3.600        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_sel_0_s                                                                             clk_fpga_0                                                                                        6.901        0.000                      0                   62                                                                        
clk_div_sel_1_s                                                                             clk_fpga_0                                                                                        6.901        0.000                      0                   62                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_2                                                                                       32.354        0.000                      0                    8                                                                        
clk_div_sel_0_s                                                                             clk_fpga_2                                                                                        7.316        0.000                      0                   10                                                                        
clk_div_sel_1_s                                                                             clk_fpga_2                                                                                        7.316        0.000                      0                   10                                                                        
clk_fpga_2                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.308        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_div_sel_0_s                                                                                   5.647        0.000                      0                  135                                                                        
clk_fpga_2                                                                                  clk_div_sel_0_s                                                                                   4.341        0.000                      0                   10                                                                        
clk_fpga_0                                                                                  clk_div_sel_1_s                                                                                   5.647        0.000                      0                  135                                                                        
clk_fpga_2                                                                                  clk_div_sel_1_s                                                                                   4.341        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_div_sel_0_s                                                                             clk_div_sel_0_s                                                                                  14.192        0.000                      0                   52        0.518        0.000                      0                   52  
**async_default**                                                                           clk_div_sel_1_s                                                                             clk_div_sel_1_s                                                                                   6.192        0.000                      0                   52        0.518        0.000                      0                   52  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        0.756        0.000                      0                 2773        1.709        0.000                      0                 2773  
**async_default**                                                                           clk_fpga_2                                                                                  clk_fpga_2                                                                                        1.753        0.000                      0                  315        0.242        0.000                      0                  315  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.625        0.000                      0                  100        0.210        0.000                      0                  100  
**async_default**                                                                           rx_clk                                                                                      rx_clk                                                                                            0.308        0.000                      0                 1775        0.272        0.000                      0                 1775  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 0.266ns (3.171%)  route 8.122ns (96.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 12.490 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         7.798    11.162    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_rstn
    SLICE_X155Y187       LUT1 (Prop_lut1_I0_O)        0.043    11.205 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_data_status_int[1]_i_1/O
                         net (fo=6, routed)           0.324    11.529    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/p_0_in
    SLICE_X155Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.166    12.490    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_clk
    SLICE_X155Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m2_reg/C
                         clock pessimism              0.121    12.611    
                         clock uncertainty           -0.154    12.457    
    SLICE_X155Y187       FDRE (Setup_fdre_C_R)       -0.304    12.153    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 0.266ns (3.171%)  route 8.122ns (96.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 12.490 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         7.798    11.162    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_rstn
    SLICE_X155Y187       LUT1 (Prop_lut1_I0_O)        0.043    11.205 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_data_status_int[1]_i_1/O
                         net (fo=6, routed)           0.324    11.529    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/p_0_in
    SLICE_X155Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.166    12.490    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_clk
    SLICE_X155Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m3_reg/C
                         clock pessimism              0.121    12.611    
                         clock uncertainty           -0.154    12.457    
    SLICE_X155Y187       FDRE (Setup_fdre_C_R)       -0.304    12.153    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 0.266ns (3.171%)  route 8.122ns (96.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 12.490 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         7.798    11.162    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_rstn
    SLICE_X155Y187       LUT1 (Prop_lut1_I0_O)        0.043    11.205 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_data_status_int[1]_i_1/O
                         net (fo=6, routed)           0.324    11.529    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/p_0_in
    SLICE_X155Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.166    12.490    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_clk
    SLICE_X155Y187       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg/C
                         clock pessimism              0.121    12.611    
                         clock uncertainty           -0.154    12.457    
    SLICE_X155Y187       FDRE (Setup_fdre_C_R)       -0.304    12.153    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 0.266ns (3.210%)  route 8.021ns (96.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 12.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         7.620    10.984    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_rstn
    SLICE_X155Y199       LUT1 (Prop_lut1_I0_O)        0.043    11.027 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_data_status_int[1]_i_1/O
                         net (fo=6, routed)           0.400    11.428    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/p_0_in
    SLICE_X155Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.170    12.494    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_clk
    SLICE_X155Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m2_reg/C
                         clock pessimism              0.121    12.615    
                         clock uncertainty           -0.154    12.461    
    SLICE_X155Y199       FDRE (Setup_fdre_C_R)       -0.304    12.157    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         12.157    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 0.266ns (3.210%)  route 8.021ns (96.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 12.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         7.620    10.984    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_rstn
    SLICE_X155Y199       LUT1 (Prop_lut1_I0_O)        0.043    11.027 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_data_status_int[1]_i_1/O
                         net (fo=6, routed)           0.400    11.428    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/p_0_in
    SLICE_X155Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.170    12.494    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_clk
    SLICE_X155Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m3_reg/C
                         clock pessimism              0.121    12.615    
                         clock uncertainty           -0.154    12.461    
    SLICE_X155Y199       FDRE (Setup_fdre_C_R)       -0.304    12.157    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         12.157    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 0.266ns (3.210%)  route 8.021ns (96.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 12.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         7.620    10.984    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_rstn
    SLICE_X155Y199       LUT1 (Prop_lut1_I0_O)        0.043    11.027 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_data_status_int[1]_i_1/O
                         net (fo=6, routed)           0.400    11.428    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/p_0_in
    SLICE_X155Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.170    12.494    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_clk
    SLICE_X155Y199       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg/C
                         clock pessimism              0.121    12.615    
                         clock uncertainty           -0.154    12.461    
    SLICE_X155Y199       FDRE (Setup_fdre_C_R)       -0.304    12.157    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         12.157    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 0.266ns (3.223%)  route 7.988ns (96.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         5.270     8.634    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_rstn
    SLICE_X161Y270       LUT1 (Prop_lut1_I0_O)        0.043     8.677 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1/O
                         net (fo=167, routed)         2.718    11.395    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clear
    SLICE_X115Y255       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.369    12.693    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_clk
    SLICE_X115Y255       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg/C
                         clock pessimism              0.181    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X115Y255       FDRE (Setup_fdre_C_R)       -0.304    12.416    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 0.266ns (3.231%)  route 7.966ns (96.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         5.270     8.634    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_rstn
    SLICE_X161Y270       LUT1 (Prop_lut1_I0_O)        0.043     8.677 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1/O
                         net (fo=167, routed)         2.696    11.373    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clear
    SLICE_X116Y255       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.369    12.693    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_clk
    SLICE_X116Y255       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C
                         clock pessimism              0.181    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X116Y255       FDRE (Setup_fdre_C_R)       -0.304    12.416    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 0.266ns (3.231%)  route 7.966ns (96.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         5.270     8.634    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_rstn
    SLICE_X161Y270       LUT1 (Prop_lut1_I0_O)        0.043     8.677 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1/O
                         net (fo=167, routed)         2.696    11.373    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clear
    SLICE_X116Y255       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.369    12.693    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_clk
    SLICE_X116Y255       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg/C
                         clock pessimism              0.181    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X116Y255       FDRE (Setup_fdre_C_R)       -0.304    12.416    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 0.266ns (3.231%)  route 7.966ns (96.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         5.270     8.634    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_rstn
    SLICE_X161Y270       LUT1 (Prop_lut1_I0_O)        0.043     8.677 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1/O
                         net (fo=167, routed)         2.696    11.373    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clear
    SLICE_X116Y255       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.369    12.693    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_clk
    SLICE_X116Y255       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg/C
                         clock pessimism              0.181    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X116Y255       FDRE (Setup_fdre_C_R)       -0.304    12.416    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  1.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.864%)  route 0.134ns (51.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.791     1.542    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X35Y300        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y300        FDRE (Prop_fdre_C_Q)         0.100     1.642 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.134     1.776    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_2_[31]
    SLICE_X34Y299        LUT3 (Prop_lut3_I2_O)        0.028     1.804 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__1/O
                         net (fo=1, routed)           0.000     1.804    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__1_n_2
    SLICE_X34Y299        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.957     1.756    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X34Y299        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.096     1.660    
    SLICE_X34Y299        FDRE (Hold_fdre_C_D)         0.087     1.747    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.713%)  route 0.110ns (52.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.695     1.446    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X95Y292        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y292        FDRE (Prop_fdre_C_Q)         0.100     1.546 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[14]/Q
                         net (fo=3, routed)           0.110     1.656    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/DIB0
    SLICE_X94Y293        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.942     1.741    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/WCLK
    SLICE_X94Y293        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.280     1.461    
    SLICE_X94Y293        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.593    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.314%)  route 0.128ns (46.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.791     1.542    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y300        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y300        FDRE (Prop_fdre_C_Q)         0.118     1.660 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.128     1.788    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_2_[4]
    SLICE_X32Y299        LUT3 (Prop_lut3_I2_O)        0.028     1.816 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.816    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[4]_i_1__1_n_2
    SLICE_X32Y299        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.957     1.756    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y299        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.096     1.660    
    SLICE_X32Y299        FDRE (Hold_fdre_C_D)         0.087     1.747    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1026]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.701     1.452    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X58Y255        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1026]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDRE (Prop_fdre_C_Q)         0.118     1.570 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1026]/Q
                         net (fo=1, routed)           0.096     1.666    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X58Y256        RAMD32                                       r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.947     1.746    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X58Y256        RAMD32                                       r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.280     1.466    
    SLICE_X58Y256        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.597    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.700     1.451    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X52Y268        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y268        FDRE (Prop_fdre_C_Q)         0.118     1.569 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1072]/Q
                         net (fo=1, routed)           0.101     1.670    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIB0
    SLICE_X52Y266        RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.946     1.745    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X52Y266        RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
                         clock pessimism             -0.280     1.465    
    SLICE_X52Y266        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.597    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.146ns (57.988%)  route 0.106ns (42.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.791     1.542    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X34Y300        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y300        FDRE (Prop_fdre_C_Q)         0.118     1.660 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.106     1.766    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_2_[20]
    SLICE_X35Y299        LUT3 (Prop_lut3_I2_O)        0.028     1.794 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[20]_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[20]_i_1__1_n_2
    SLICE_X35Y299        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.957     1.756    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X35Y299        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.096     1.660    
    SLICE_X35Y299        FDRE (Hold_fdre_C_D)         0.060     1.720    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1027]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.706     1.457    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X52Y290        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y290        FDRE (Prop_fdre_C_Q)         0.118     1.575 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1027]/Q
                         net (fo=1, routed)           0.101     1.676    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIB0
    SLICE_X52Y288        RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.951     1.750    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X52Y288        RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
                         clock pessimism             -0.280     1.470    
    SLICE_X52Y288        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.602    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/up_rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/up_rdata_d_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.734%)  route 0.129ns (50.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.772     1.523    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/s_axi_aclk
    SLICE_X80Y300        FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/up_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y300        FDCE (Prop_fdce_C_Q)         0.100     1.623 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/up_rdata_reg[16]/Q
                         net (fo=1, routed)           0.129     1.752    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/up_rdata_d_reg[31]_0[16]
    SLICE_X79Y299        LUT6 (Prop_lut6_I0_O)        0.028     1.780 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/up_rdata_d[16]_i_1/O
                         net (fo=1, routed)           0.000     1.780    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/up_rdata_d[16]_i_1_n_2
    SLICE_X79Y299        FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/up_rdata_d_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.940     1.739    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/s_axi_aclk
    SLICE_X79Y299        FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/up_rdata_d_reg[16]/C
                         clock pessimism             -0.096     1.643    
    SLICE_X79Y299        FDRE (Hold_fdre_C_D)         0.060     1.703    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/up_rdata_d_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.277%)  route 0.155ns (54.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.791     1.542    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X35Y300        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y300        FDRE (Prop_fdre_C_Q)         0.100     1.642 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.155     1.797    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_2_[29]
    SLICE_X34Y299        LUT3 (Prop_lut3_I2_O)        0.028     1.825 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1_n_2
    SLICE_X34Y299        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.957     1.756    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X34Y299        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.096     1.660    
    SLICE_X34Y299        FDRE (Hold_fdre_C_D)         0.087     1.747    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.570%)  route 0.124ns (55.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.695     1.446    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X95Y290        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y290        FDRE (Prop_fdre_C_Q)         0.100     1.546 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[6]/Q
                         net (fo=4, routed)           0.124     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/DIA0
    SLICE_X94Y291        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.941     1.740    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/WCLK
    SLICE_X94Y291        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.280     1.460    
    SLICE_X94Y291        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.591    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/DRPCLK
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y348        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y346        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y344        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y342        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y340        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C            n/a            2.000         10.000      8.000      IDELAY_X1Y338        i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/C
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X98Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X98Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X98Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X98Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X98Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X98Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X98Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X98Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X94Y291        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X94Y291        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y290        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X94Y293        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X94Y293        i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.259ns (42.091%)  route 0.356ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 7.924 - 5.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.829     3.261    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y325       FDRE (Prop_fdre_C_Q)         0.259     3.520 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.356     3.876    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.600     7.924    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism              0.337     8.261    
                         clock uncertainty           -0.083     8.178    
    SLICE_X170Y325       FDRE (Setup_fdre_C_D)       -0.002     8.176    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.268%)  route 0.279ns (57.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 7.924 - 5.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.829     3.261    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDPE (Prop_fdpe_C_Q)         0.204     3.465 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.279     3.744    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.600     7.924    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism              0.316     8.240    
                         clock uncertainty           -0.083     8.157    
    SLICE_X170Y325       FDRE (Setup_fdre_C_D)       -0.090     8.067    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.204ns (48.074%)  route 0.220ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 7.924 - 5.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.829     3.261    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDPE (Prop_fdpe_C_Q)         0.204     3.465 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.220     3.685    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.600     7.924    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.337     8.261    
                         clock uncertainty           -0.083     8.178    
    SLICE_X168Y325       FDPE (Setup_fdpe_C_D)       -0.102     8.076    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.223ns (65.753%)  route 0.116ns (34.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 7.924 - 5.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.829     3.261    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDPE (Prop_fdpe_C_Q)         0.223     3.484 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.116     3.600    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.600     7.924    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.337     8.261    
                         clock uncertainty           -0.083     8.178    
    SLICE_X168Y325       FDPE (Setup_fdpe_C_D)       -0.010     8.168    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.848     1.599    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDPE (Prop_fdpe_C_Q)         0.100     1.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.060     1.759    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.113     1.912    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.313     1.599    
    SLICE_X168Y325       FDPE (Hold_fdpe_C_D)         0.047     1.646    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.848     1.599    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDPE (Prop_fdpe_C_Q)         0.091     1.690 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106     1.796    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.113     1.912    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.313     1.599    
    SLICE_X168Y325       FDPE (Hold_fdpe_C_D)         0.006     1.605    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.977%)  route 0.137ns (60.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.848     1.599    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X168Y325       FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDPE (Prop_fdpe_C_Q)         0.091     1.690 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.137     1.827    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.113     1.912    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.302     1.610    
    SLICE_X170Y325       FDRE (Hold_fdre_C_D)        -0.004     1.606    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.118ns (39.031%)  route 0.184ns (60.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.848     1.599    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y325       FDRE (Prop_fdre_C_Q)         0.118     1.717 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.184     1.901    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.113     1.912    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X170Y325       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.313     1.599    
    SLICE_X170Y325       FDRE (Hold_fdre_C_D)         0.037     1.636    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y6  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y23   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Min Period        n/a     FDPE/C             n/a            0.700         5.000       4.300      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y6  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X170Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X168Y325   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.431ns (19.502%)  route 1.779ns (80.498%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 7.484 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X30Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.259     2.991 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/Q
                         net (fo=85, routed)          0.796     3.787    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[2]
    SLICE_X33Y161        LUT6 (Prop_lut6_I1_O)        0.043     3.830 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.197     4.027    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5_n_2
    SLICE_X34Y161        LUT5 (Prop_lut5_I4_O)        0.043     4.070 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_3/O
                         net (fo=2, routed)           0.197     4.267    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble[31]
    SLICE_X34Y162        LUT4 (Prop_lut4_I3_O)        0.043     4.310 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_i[14]_INST_0_i_1/O
                         net (fo=2, routed)           0.354     4.664    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/rf_i_tmp_reg_11
    SLICE_X35Y162        LUT6 (Prop_lut6_I0_O)        0.043     4.707 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/result_i[13]_INST_0/O
                         net (fo=2, routed)           0.235     4.942    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_from_acc[13]
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.160     7.484    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/CLK
                         clock pessimism              0.201     7.685    
                         clock uncertainty           -0.083     7.602    
    DSP48_X2Y64          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -2.655     4.947    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg
  -------------------------------------------------------------------
                         required time                          4.947    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.431ns (19.571%)  route 1.771ns (80.429%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 7.484 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X30Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.259     2.991 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/Q
                         net (fo=85, routed)          0.896     3.887    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[2]
    SLICE_X34Y158        LUT6 (Prop_lut6_I1_O)        0.043     3.930 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.363     4.293    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom_n_21
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.043     4.336 f  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_i[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.179     4.515    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_i[1]_INST_0_i_2_n_2
    SLICE_X35Y159        LUT6 (Prop_lut6_I5_O)        0.043     4.558 f  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_i[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.099     4.657    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/rf_i_tmp_reg_0
    SLICE_X35Y159        LUT6 (Prop_lut6_I5_O)        0.043     4.700 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/result_i[1]_INST_0/O
                         net (fo=2, routed)           0.234     4.934    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_from_acc[1]
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.160     7.484    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/CLK
                         clock pessimism              0.201     7.685    
                         clock uncertainty           -0.083     7.602    
    DSP48_X2Y64          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -2.655     4.947    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg
  -------------------------------------------------------------------
                         required time                          4.947    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.388ns (17.806%)  route 1.791ns (82.194%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 7.484 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X30Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.259     2.991 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/Q
                         net (fo=85, routed)          0.796     3.787    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[2]
    SLICE_X33Y161        LUT6 (Prop_lut6_I1_O)        0.043     3.830 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.197     4.027    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5_n_2
    SLICE_X34Y161        LUT5 (Prop_lut5_I4_O)        0.043     4.070 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_3/O
                         net (fo=2, routed)           0.320     4.390    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/long_preamble[1]
    SLICE_X35Y162        LUT5 (Prop_lut5_I2_O)        0.043     4.433 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/result_i[15]_INST_0/O
                         net (fo=16, routed)          0.478     4.911    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_from_acc[15]
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.160     7.484    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/CLK
                         clock pessimism              0.201     7.685    
                         clock uncertainty           -0.083     7.602    
    DSP48_X2Y64          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -2.655     4.947    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg
  -------------------------------------------------------------------
                         required time                          4.947    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.388ns (17.806%)  route 1.791ns (82.194%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 7.484 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X30Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.259     2.991 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/Q
                         net (fo=85, routed)          0.796     3.787    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[2]
    SLICE_X33Y161        LUT6 (Prop_lut6_I1_O)        0.043     3.830 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.197     4.027    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5_n_2
    SLICE_X34Y161        LUT5 (Prop_lut5_I4_O)        0.043     4.070 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_3/O
                         net (fo=2, routed)           0.320     4.390    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/long_preamble[1]
    SLICE_X35Y162        LUT5 (Prop_lut5_I2_O)        0.043     4.433 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/result_i[15]_INST_0/O
                         net (fo=16, routed)          0.478     4.911    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_from_acc[15]
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.160     7.484    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/CLK
                         clock pessimism              0.201     7.685    
                         clock uncertainty           -0.083     7.602    
    DSP48_X2Y64          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -2.655     4.947    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg
  -------------------------------------------------------------------
                         required time                          4.947    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.388ns (17.806%)  route 1.791ns (82.194%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 7.484 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X30Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.259     2.991 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/Q
                         net (fo=85, routed)          0.796     3.787    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[2]
    SLICE_X33Y161        LUT6 (Prop_lut6_I1_O)        0.043     3.830 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.197     4.027    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5_n_2
    SLICE_X34Y161        LUT5 (Prop_lut5_I4_O)        0.043     4.070 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_3/O
                         net (fo=2, routed)           0.320     4.390    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/long_preamble[1]
    SLICE_X35Y162        LUT5 (Prop_lut5_I2_O)        0.043     4.433 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/result_i[15]_INST_0/O
                         net (fo=16, routed)          0.478     4.911    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_from_acc[15]
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.160     7.484    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/CLK
                         clock pessimism              0.201     7.685    
                         clock uncertainty           -0.083     7.602    
    DSP48_X2Y64          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -2.655     4.947    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg
  -------------------------------------------------------------------
                         required time                          4.947    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.388ns (17.806%)  route 1.791ns (82.194%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 7.484 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X30Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.259     2.991 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/Q
                         net (fo=85, routed)          0.796     3.787    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[2]
    SLICE_X33Y161        LUT6 (Prop_lut6_I1_O)        0.043     3.830 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.197     4.027    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5_n_2
    SLICE_X34Y161        LUT5 (Prop_lut5_I4_O)        0.043     4.070 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_3/O
                         net (fo=2, routed)           0.320     4.390    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/long_preamble[1]
    SLICE_X35Y162        LUT5 (Prop_lut5_I2_O)        0.043     4.433 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/result_i[15]_INST_0/O
                         net (fo=16, routed)          0.478     4.911    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_from_acc[15]
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.160     7.484    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/CLK
                         clock pessimism              0.201     7.685    
                         clock uncertainty           -0.083     7.602    
    DSP48_X2Y64          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -2.655     4.947    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg
  -------------------------------------------------------------------
                         required time                          4.947    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.431ns (19.988%)  route 1.725ns (80.012%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 7.484 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X30Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.259     2.991 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/Q
                         net (fo=85, routed)          0.590     3.581    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[2]
    SLICE_X30Y160        LUT6 (Prop_lut6_I1_O)        0.043     3.624 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.609     4.233    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom_n_23
    SLICE_X32Y161        LUT6 (Prop_lut6_I0_O)        0.043     4.276 f  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_i[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.105     4.381    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_i[10]_INST_0_i_2_n_2
    SLICE_X32Y161        LUT6 (Prop_lut6_I5_O)        0.043     4.424 f  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_i[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.186     4.610    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/rf_i_tmp_reg_9
    SLICE_X35Y161        LUT6 (Prop_lut6_I5_O)        0.043     4.653 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/result_i[10]_INST_0/O
                         net (fo=2, routed)           0.235     4.888    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_from_acc[10]
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.160     7.484    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/CLK
                         clock pessimism              0.201     7.685    
                         clock uncertainty           -0.083     7.602    
    DSP48_X2Y64          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -2.655     4.947    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg
  -------------------------------------------------------------------
                         required time                          4.947    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.431ns (19.465%)  route 1.783ns (80.535%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 7.543 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X30Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.259     2.991 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/Q
                         net (fo=85, routed)          0.744     3.735    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[2]
    SLICE_X27Y160        LUT6 (Prop_lut6_I1_O)        0.043     3.778 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_q[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.321     4.099    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom_n_16
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.043     4.142 f  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_q[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.103     4.245    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_q[10]_INST_0_i_2_n_2
    SLICE_X24Y159        LUT6 (Prop_lut6_I5_O)        0.043     4.288 f  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_q[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.388     4.677    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/rf_q_tmp_reg_8
    SLICE_X21Y162        LUT6 (Prop_lut6_I5_O)        0.043     4.720 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/result_q[10]_INST_0/O
                         net (fo=2, routed)           0.227     4.946    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_from_acc[10]
    DSP48_X1Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.219     7.543    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X1Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg/CLK
                         clock pessimism              0.201     7.744    
                         clock uncertainty           -0.083     7.661    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -2.655     5.006    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.388ns (18.028%)  route 1.764ns (81.972%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 7.484 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X30Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.259     2.991 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[2]/Q
                         net (fo=85, routed)          0.796     3.787    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[2]
    SLICE_X33Y161        LUT6 (Prop_lut6_I1_O)        0.043     3.830 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.197     4.027    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_5_n_2
    SLICE_X34Y161        LUT5 (Prop_lut5_I4_O)        0.043     4.070 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_i[15]_INST_0_i_3/O
                         net (fo=2, routed)           0.320     4.390    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/long_preamble[1]
    SLICE_X35Y162        LUT5 (Prop_lut5_I2_O)        0.043     4.433 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/CP_fifo/ram/result_i[15]_INST_0/O
                         net (fo=16, routed)          0.451     4.884    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_from_acc[15]
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.160     7.484    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X2Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/CLK
                         clock pessimism              0.201     7.685    
                         clock uncertainty           -0.083     7.602    
    DSP48_X2Y64          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -2.655     4.947    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg
  -------------------------------------------------------------------
                         required time                          4.947    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.395ns (17.906%)  route 1.811ns (82.094%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 7.543 - 5.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.300     2.732    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/clk
    SLICE_X31Y160        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y160        FDRE (Prop_fdre_C_Q)         0.223     2.955 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/preamble_addr_reg[5]/Q
                         net (fo=62, routed)          0.906     3.861    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/Q[5]
    SLICE_X23Y159        LUT6 (Prop_lut6_I0_O)        0.043     3.904 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom/result_q[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.312     4.216    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/long_preamble_rom_n_18
    SLICE_X21Y161        LUT6 (Prop_lut6_I0_O)        0.043     4.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_q[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.181     4.440    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_q[8]_INST_0_i_2_n_2
    SLICE_X21Y161        LUT6 (Prop_lut6_I5_O)        0.043     4.483 f  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/result_q[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.099     4.582    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/rf_q_tmp_reg_6
    SLICE_X21Y161        LUT6 (Prop_lut6_I5_O)        0.043     4.625 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/pkt_fifo/ram/result_q[8]_INST_0/O
                         net (fo=2, routed)           0.313     4.938    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_from_acc[8]
    DSP48_X1Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.219     7.543    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/s00_axis_aclk
    DSP48_X1Y64          DSP48E1                                      r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg/CLK
                         clock pessimism              0.201     7.744    
                         clock uncertainty           -0.083     7.661    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -2.655     5.006    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.291ns (66.465%)  route 0.147ns (33.535%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.587     1.338    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X20Y198        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y198        FDRE (Prop_fdre_C_Q)         0.118     1.456 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.146     1.602    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X20Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     1.707 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1_n_2
    SLICE_X20Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.734 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.735    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1_n_2
    SLICE_X20Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.776 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.776    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_i_1_n_9
    SLICE_X20Y200        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.894     1.693    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X20Y200        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/C
                         clock pessimism             -0.056     1.637    
    SLICE_X20Y200        FDRE (Hold_fdre_C_D)         0.092     1.729    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.618     1.369    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/aclk
    SLICE_X61Y210        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y210        FDRE (Prop_fdre_C_Q)         0.091     1.460 r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/Q
                         net (fo=1, routed)           0.094     1.554    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X62Y210        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.844     1.643    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/CLK
    SLICE_X62Y210        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism             -0.260     1.383    
    SLICE_X62Y210        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.499    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][23]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.127%)  route 0.115ns (55.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.563     1.314    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X55Y144        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y144        FDRE (Prop_fdre_C_Q)         0.091     1.405 r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ai/Q
                         net (fo=10, routed)          0.115     1.520    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/ai_tmp[20]
    SLICE_X52Y144        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][23]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.766     1.565    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/aclk
    SLICE_X52Y144        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][23]_srl1/CLK
                         clock pessimism             -0.216     1.349    
    SLICE_X52Y144        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.465    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][23]_srl1
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.611     1.362    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X63Y220        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y220        FDRE (Prop_fdre_C_Q)         0.091     1.453 r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.094     1.547    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X62Y220        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.835     1.634    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X62Y220        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism             -0.261     1.373    
    SLICE_X62Y220        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.491    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[7].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.602     1.353    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[7].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X83Y220        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[7].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y220        FDRE (Prop_fdre_C_Q)         0.091     1.444 r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[7].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.094     1.538    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X82Y220        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.826     1.625    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X82Y220        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism             -0.261     1.364    
    SLICE_X82Y220        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.482    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.864%)  route 0.134ns (51.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.786     1.537    i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X55Y300        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y300        FDRE (Prop_fdre_C_Q)         0.100     1.637 r  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[27]/Q
                         net (fo=1, routed)           0.134     1.771    i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg[27]
    SLICE_X54Y299        LUT3 (Prop_lut3_I0_O)        0.028     1.799 r  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[27]_i_1__2/O
                         net (fo=1, routed)           0.000     1.799    i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_mux_out[27]
    SLICE_X54Y299        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.952     1.751    i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X54Y299        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]/C
                         clock pessimism             -0.096     1.655    
    SLICE_X54Y299        FDRE (Hold_fdre_C_D)         0.087     1.742    i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.616     1.367    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/aclk
    SLICE_X61Y215        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y215        FDRE (Prop_fdre_C_Q)         0.091     1.458 r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.094     1.552    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X62Y215        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.840     1.639    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/CLK
    SLICE_X62Y215        SRL16E                                       r  i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism             -0.260     1.379    
    SLICE_X62Y215        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.495    i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_left_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_dif_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.198ns (56.925%)  route 0.150ns (43.075%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.583     1.334    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/clk
    SLICE_X27Y150        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_left_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_fdre_C_Q)         0.100     1.434 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_left_reg[14]/Q
                         net (fo=4, routed)           0.150     1.584    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_left_reg_n_2_[14]
    SLICE_X27Y149        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     1.682 r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_dif_i0_carry__2/O[3]
                         net (fo=2, routed)           0.000     1.682    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_dif_i0[15]
    SLICE_X27Y149        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_dif_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.803     1.602    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/clk
    SLICE_X27Y149        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_dif_i_reg[15]/C
                         clock pessimism             -0.048     1.554    
    SLICE_X27Y149        FDRE (Hold_fdre_C_D)         0.070     1.624    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/r_dif_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.293ns (65.205%)  route 0.156ns (34.795%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.583     1.334    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y199        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y199        FDRE (Prop_fdre_C_Q)         0.118     1.452 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.156     1.608    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X26Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     1.742 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.742    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1_n_2
    SLICE_X26Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.783 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.783    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]_i_1_n_9
    SLICE_X26Y200        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.890     1.689    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y200        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]/C
                         clock pessimism             -0.056     1.633    
    SLICE_X26Y200        FDRE (Hold_fdre_C_D)         0.092     1.725    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.532     1.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X71Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y183        FDRE (Prop_fdre_C_Q)         0.100     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.101     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X70Y185        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.738     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y185        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.240     1.297    
    SLICE_X70Y185        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y56    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/HWBFLY.bfly/CKPCE_ONE.rp_two_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y50    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/HWBFLY.bfly/CKPCE_ONE.rp_one_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y52    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/HWBFLY.bfly/CKPCE_ONE.rp_two_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y60    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_8/HWBFLY.bfly/CKPCE_ONE.rp_one_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y59    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_8/HWBFLY.bfly/CKPCE_ONE.rp_two_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X1Y59    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/CKPCE_ONE.rp_one_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X1Y57    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/CKPCE_ONE.rp_two_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y57    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/HWBFLY.bfly/CKPCE_ONE.rp_one_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.540         5.000       2.460      DSP48_X1Y56    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/HWBFLY.bfly/CKPCE_ONE.rp_three_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.540         5.000       2.460      DSP48_X0Y51    i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/HWBFLY.bfly/CKPCE_ONE.rp_three_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X62Y315  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X62Y315  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X62Y315  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X62Y315  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X62Y315  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X62Y315  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X62Y315  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X62Y315  i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y141  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/imem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X10Y141  i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/imem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X70Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X70Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X70Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X70Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X70Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.768         2.500       1.732      SLICE_X70Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X70Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X70Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X6Y140   i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/imem_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         2.500       1.732      SLICE_X6Y140   i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/imem_reg_0_15_18_18/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.410ns (10.395%)  route 3.534ns (89.605%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 37.663 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.099     9.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X71Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.090    37.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.632    38.295    
                         clock uncertainty           -0.035    38.259    
    SLICE_X71Y185        FDRE (Setup_fdre_C_CE)      -0.201    38.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         38.058    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 28.685    

Slack (MET) :             28.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.410ns (10.426%)  route 3.522ns (89.574%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.664 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.087     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    37.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.632    38.296    
                         clock uncertainty           -0.035    38.260    
    SLICE_X71Y186        FDRE (Setup_fdre_C_CE)      -0.201    38.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 28.698    

Slack (MET) :             28.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.410ns (10.426%)  route 3.522ns (89.574%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.664 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.087     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    37.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.632    38.296    
                         clock uncertainty           -0.035    38.260    
    SLICE_X71Y186        FDRE (Setup_fdre_C_CE)      -0.201    38.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 28.698    

Slack (MET) :             28.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.410ns (10.426%)  route 3.522ns (89.574%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.664 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.087     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    37.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.632    38.296    
                         clock uncertainty           -0.035    38.260    
    SLICE_X71Y186        FDRE (Setup_fdre_C_CE)      -0.201    38.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 28.698    

Slack (MET) :             28.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.410ns (10.426%)  route 3.522ns (89.574%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.664 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.087     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    37.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.632    38.296    
                         clock uncertainty           -0.035    38.260    
    SLICE_X71Y186        FDRE (Setup_fdre_C_CE)      -0.201    38.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 28.698    

Slack (MET) :             28.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.410ns (10.426%)  route 3.522ns (89.574%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.664 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.087     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    37.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.632    38.296    
                         clock uncertainty           -0.035    38.260    
    SLICE_X71Y186        FDRE (Setup_fdre_C_CE)      -0.201    38.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 28.698    

Slack (MET) :             28.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.410ns (10.426%)  route 3.522ns (89.574%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.664 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.087     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    37.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.632    38.296    
                         clock uncertainty           -0.035    38.260    
    SLICE_X71Y186        FDRE (Setup_fdre_C_CE)      -0.201    38.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 28.698    

Slack (MET) :             28.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.410ns (10.426%)  route 3.522ns (89.574%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.664 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.087     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    37.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.632    38.296    
                         clock uncertainty           -0.035    38.260    
    SLICE_X71Y186        FDRE (Setup_fdre_C_CE)      -0.201    38.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 28.698    

Slack (MET) :             28.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.410ns (10.426%)  route 3.522ns (89.574%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.664 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.087     9.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    37.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              0.632    38.296    
                         clock uncertainty           -0.035    38.260    
    SLICE_X71Y186        FDRE (Setup_fdre_C_CE)      -0.201    38.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 28.698    

Slack (MET) :             28.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.410ns (10.649%)  route 3.440ns (89.351%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.664 - 33.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.237     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y187        FDRE (Prop_fdre_C_Q)         0.223     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.424     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X69Y187        LUT3 (Prop_lut3_I2_O)        0.051     7.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.011     8.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X51Y188        LUT4 (Prop_lut4_I1_O)        0.136     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.005     9.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X70Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    37.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.632    38.296    
                         clock uncertainty           -0.035    38.260    
    SLICE_X70Y187        FDRE (Setup_fdre_C_CE)      -0.178    38.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         38.082    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 28.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.470%)  route 0.102ns (50.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.851ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.527     2.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y180        FDCE (Prop_fdce_C_Q)         0.100     2.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.102     3.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X78Y181        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.732     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y181        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.569     2.864    
    SLICE_X78Y181        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.502%)  route 0.254ns (66.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.525     2.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X87Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_fdre_C_Q)         0.100     2.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.254     3.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[1]
    SLICE_X90Y183        LUT3 (Prop_lut3_I2_O)        0.028     3.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0_n_0
    SLICE_X90Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     3.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X90Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -0.385     3.044    
    SLICE_X90Y183        FDRE (Hold_fdre_C_D)         0.087     3.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.526     2.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X85Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y184        FDRE (Prop_fdre_C_Q)         0.100     2.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.055     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X85Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.730     3.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X85Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.581     2.850    
    SLICE_X85Y184        FDRE (Hold_fdre_C_D)         0.047     2.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X55Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDCE (Prop_fdce_C_Q)         0.100     2.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X55Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.749     3.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X55Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.582     2.868    
    SLICE_X55Y187        FDCE (Hold_fdce_C_D)         0.047     2.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.546     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y187        FDCE (Prop_fdce_C_Q)         0.100     2.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X53Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.751     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.582     2.870    
    SLICE_X53Y187        FDCE (Hold_fdce_C_D)         0.047     2.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.522     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y180        FDCE (Prop_fdce_C_Q)         0.100     2.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X87Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.726     3.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X87Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.581     2.846    
    SLICE_X87Y180        FDCE (Hold_fdce_C_D)         0.047     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.522     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y180        FDCE (Prop_fdce_C_Q)         0.100     2.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X87Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.726     3.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X87Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.581     2.846    
    SLICE_X87Y180        FDCE (Hold_fdce_C_D)         0.047     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.522     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y181        FDPE (Prop_fdpe_C_Q)         0.100     2.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X91Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.726     3.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.581     2.846    
    SLICE_X91Y181        FDPE (Hold_fdpe_C_D)         0.047     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.533     2.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X72Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y186        FDRE (Prop_fdre_C_Q)         0.100     2.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.054     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[12]
    SLICE_X73Y186        LUT5 (Prop_lut5_I3_O)        0.028     3.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.000     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X73Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     3.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X73Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.571     2.868    
    SLICE_X73Y186        FDCE (Hold_fdce_C_D)         0.060     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.526     2.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X85Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y184        FDRE (Prop_fdre_C_Q)         0.100     2.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.055     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X85Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.730     3.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X85Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.581     2.850    
    SLICE_X85Y184        FDRE (Hold_fdre_C_D)         0.044     2.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X86Y187  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y187  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X90Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y182  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y182  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y182  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y182  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { gt_ref_clk_p }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         4.000       2.462      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         4.000       2.462      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         4.000       2.462      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         4.000       2.462      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I            n/a            1.408         4.000       2.592      IBUFDS_GTE2_X0Y6     i_ibufds_gt_ref_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.752ns (22.965%)  route 2.523ns (77.035%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 8.324 - 4.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.563     4.937    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X121Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y284       FDRE (Prop_fdre_C_Q)         0.223     5.160 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=428, routed)         2.523     7.683    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dac_data_sync
    SLICE_X127Y247       LUT4 (Prop_lut4_I2_O)        0.043     7.726 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4/O
                         net (fo=1, routed)           0.000     7.726    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4_n_2
    SLICE_X127Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.993 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.993    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1_n_2
    SLICE_X127Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.046 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.046    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1_n_2
    SLICE_X127Y249       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.212 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.212    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][12]_i_1_n_8
    SLICE_X127Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.245     8.324    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/clk
    SLICE_X127Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][13]/C
                         clock pessimism              0.338     8.662    
                         clock uncertainty           -0.035     8.627    
    SLICE_X127Y249       FDRE (Setup_fdre_C_D)        0.049     8.676    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][13]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.578ns (17.634%)  route 2.700ns (82.366%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 8.329 - 4.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.563     4.937    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X121Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y284       FDRE (Prop_fdre_C_Q)         0.223     5.160 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=428, routed)         2.700     7.860    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dac_data_sync
    SLICE_X143Y249       LUT4 (Prop_lut4_I2_O)        0.043     7.903 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4/O
                         net (fo=1, routed)           0.000     7.903    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4_n_2
    SLICE_X143Y249       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     8.215 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.215    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1_n_6
    SLICE_X143Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.250     8.329    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/clk
    SLICE_X143Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][7]/C
                         clock pessimism              0.338     8.667    
                         clock uncertainty           -0.035     8.632    
    SLICE_X143Y249       FDRE (Setup_fdre_C_D)        0.049     8.681    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][7]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.735ns (22.563%)  route 2.523ns (77.437%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 8.324 - 4.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.563     4.937    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X121Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y284       FDRE (Prop_fdre_C_Q)         0.223     5.160 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=428, routed)         2.523     7.683    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dac_data_sync
    SLICE_X127Y247       LUT4 (Prop_lut4_I2_O)        0.043     7.726 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4/O
                         net (fo=1, routed)           0.000     7.726    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4_n_2
    SLICE_X127Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.993 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.993    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1_n_2
    SLICE_X127Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.046 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.046    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1_n_2
    SLICE_X127Y249       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.195 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.195    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][12]_i_1_n_6
    SLICE_X127Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.245     8.324    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/clk
    SLICE_X127Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][15]/C
                         clock pessimism              0.338     8.662    
                         clock uncertainty           -0.035     8.627    
    SLICE_X127Y249       FDRE (Setup_fdre_C_D)        0.049     8.676    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][15]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.548ns (16.873%)  route 2.700ns (83.127%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 8.329 - 4.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.563     4.937    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X121Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y284       FDRE (Prop_fdre_C_Q)         0.223     5.160 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=428, routed)         2.700     7.860    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dac_data_sync
    SLICE_X143Y249       LUT4 (Prop_lut4_I2_O)        0.043     7.903 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4/O
                         net (fo=1, routed)           0.000     7.903    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4_n_2
    SLICE_X143Y249       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.185 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.185    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1_n_7
    SLICE_X143Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.250     8.329    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/clk
    SLICE_X143Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][6]/C
                         clock pessimism              0.338     8.667    
                         clock uncertainty           -0.035     8.632    
    SLICE_X143Y249       FDRE (Setup_fdre_C_D)        0.049     8.681    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][6]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.223ns (6.993%)  route 2.966ns (93.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 8.433 - 4.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.572     4.946    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X143Y283       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y283       FDRE (Prop_fdre_C_Q)         0.223     5.169 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=163, routed)         2.966     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/E[0]
    SLICE_X113Y272       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.354     8.433    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/clk
    SLICE_X113Y272       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[1]/C
                         clock pessimism              0.448     8.881    
                         clock uncertainty           -0.035     8.846    
    SLICE_X113Y272       FDRE (Setup_fdre_C_CE)      -0.201     8.645    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.223ns (6.993%)  route 2.966ns (93.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 8.433 - 4.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.572     4.946    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X143Y283       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y283       FDRE (Prop_fdre_C_Q)         0.223     5.169 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=163, routed)         2.966     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/E[0]
    SLICE_X113Y272       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.354     8.433    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/clk
    SLICE_X113Y272       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[5]/C
                         clock pessimism              0.448     8.881    
                         clock uncertainty           -0.035     8.846    
    SLICE_X113Y272       FDRE (Setup_fdre_C_CE)      -0.201     8.645    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.223ns (6.993%)  route 2.966ns (93.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 8.433 - 4.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.572     4.946    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X143Y283       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y283       FDRE (Prop_fdre_C_Q)         0.223     5.169 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=163, routed)         2.966     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/E[0]
    SLICE_X113Y272       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.354     8.433    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/clk
    SLICE_X113Y272       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[9]/C
                         clock pessimism              0.448     8.881    
                         clock uncertainty           -0.035     8.846    
    SLICE_X113Y272       FDRE (Setup_fdre_C_CE)      -0.201     8.645    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_valid_sel_reg/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.223ns (6.993%)  route 2.966ns (93.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 8.433 - 4.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.572     4.946    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X143Y283       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y283       FDRE (Prop_fdre_C_Q)         0.223     5.169 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=163, routed)         2.966     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/E[0]
    SLICE_X113Y272       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_valid_sel_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.354     8.433    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/clk
    SLICE_X113Y272       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_valid_sel_reg/C
                         clock pessimism              0.448     8.881    
                         clock uncertainty           -0.035     8.846    
    SLICE_X113Y272       FDRE (Setup_fdre_C_CE)      -0.201     8.645    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_valid_sel_reg
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.795ns (24.489%)  route 2.451ns (75.511%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 8.320 - 4.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.563     4.937    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X121Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y284       FDRE (Prop_fdre_C_Q)         0.223     5.160 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=428, routed)         2.451     7.612    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dac_data_sync
    SLICE_X118Y246       LUT4 (Prop_lut4_I2_O)        0.043     7.655 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0[1][0]_i_5/O
                         net (fo=1, routed)           0.000     7.655    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0[1][0]_i_5_n_2
    SLICE_X118Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.911 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.911    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][0]_i_2_n_2
    SLICE_X118Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.965 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][4]_i_1_n_2
    SLICE_X118Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.019 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.019    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][8]_i_1_n_2
    SLICE_X118Y249       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.184 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.184    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][12]_i_1_n_8
    SLICE_X118Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.241     8.320    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/clk
    SLICE_X118Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][13]/C
                         clock pessimism              0.338     8.658    
                         clock uncertainty           -0.035     8.623    
    SLICE_X118Y249       FDRE (Setup_fdre_C_D)        0.076     8.699    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][13]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.699ns (21.698%)  route 2.523ns (78.302%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 8.324 - 4.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.563     4.937    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X121Y284       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y284       FDRE (Prop_fdre_C_Q)         0.223     5.160 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=428, routed)         2.523     7.683    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dac_data_sync
    SLICE_X127Y247       LUT4 (Prop_lut4_I2_O)        0.043     7.726 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4/O
                         net (fo=1, routed)           0.000     7.726    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1[1][4]_i_4_n_2
    SLICE_X127Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.993 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.993    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1_n_2
    SLICE_X127Y248       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.159 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.159    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1_n_8
    SLICE_X127Y248       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.245     8.324    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/clk
    SLICE_X127Y248       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][9]/C
                         clock pessimism              0.338     8.662    
                         clock uncertainty           -0.035     8.627    
    SLICE_X127Y248       FDRE (Setup_fdre_C_D)        0.049     8.676    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][9]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  0.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.304ns (70.439%)  route 0.128ns (29.561%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.669     2.414    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/clk
    SLICE_X150Y248       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y248       FDRE (Prop_fdre_C_Q)         0.100     2.514 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/Q
                         net (fo=2, routed)           0.127     2.641    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2_n_839
    SLICE_X152Y248       LUT3 (Prop_lut3_I0_O)        0.028     2.669 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/result_y_reg0_carry_i_4__14/O
                         net (fo=1, routed)           0.000     2.669    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[3]_0[1]
    SLICE_X152Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     2.777 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.777    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry_n_2
    SLICE_X152Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.804 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.805    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0_n_2
    SLICE_X152Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.846 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.846    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1_n_9
    SLICE_X152Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.995     2.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/clk
    SLICE_X152Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[8]/C
                         clock pessimism             -0.195     2.712    
    SLICE_X152Y250       FDRE (Hold_fdre_C_D)         0.092     2.804    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.339ns (81.447%)  route 0.077ns (18.553%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.628     2.373    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/clk
    SLICE_X110Y247       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y247       FDRE (Prop_fdre_C_Q)         0.118     2.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_z_reg[0]/Q
                         net (fo=2, routed)           0.077     2.568    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_x_reg[3]_0[0]
    SLICE_X111Y247       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.130     2.698 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.698    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg0_carry_n_2
    SLICE_X111Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.723 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.723    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg0_carry__0_n_2
    SLICE_X111Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.748 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.748    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg0_carry__1_n_2
    SLICE_X111Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.789 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.789    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg0_carry__2_n_9
    SLICE_X111Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.954     2.866    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/clk
    SLICE_X111Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg[12]/C
                         clock pessimism             -0.195     2.671    
    SLICE_X111Y250       FDRE (Hold_fdre_C_D)         0.071     2.742    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.316ns (71.239%)  route 0.128ns (28.761%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.669     2.414    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/clk
    SLICE_X150Y248       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y248       FDRE (Prop_fdre_C_Q)         0.100     2.514 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/Q
                         net (fo=2, routed)           0.127     2.641    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2_n_839
    SLICE_X152Y248       LUT3 (Prop_lut3_I0_O)        0.028     2.669 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/result_y_reg0_carry_i_4__14/O
                         net (fo=1, routed)           0.000     2.669    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[3]_0[1]
    SLICE_X152Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     2.777 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.777    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry_n_2
    SLICE_X152Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.804 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.805    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0_n_2
    SLICE_X152Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.858 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.858    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1_n_7
    SLICE_X152Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.995     2.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/clk
    SLICE_X152Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[10]/C
                         clock pessimism             -0.195     2.712    
    SLICE_X152Y250       FDRE (Hold_fdre_C_D)         0.092     2.804    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.323ns (71.685%)  route 0.128ns (28.315%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.669     2.414    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/clk
    SLICE_X150Y248       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y248       FDRE (Prop_fdre_C_Q)         0.100     2.514 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/Q
                         net (fo=2, routed)           0.127     2.641    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2_n_839
    SLICE_X152Y248       LUT3 (Prop_lut3_I0_O)        0.028     2.669 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/result_y_reg0_carry_i_4__14/O
                         net (fo=1, routed)           0.000     2.669    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[3]_0[1]
    SLICE_X152Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     2.777 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.777    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry_n_2
    SLICE_X152Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.804 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.805    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0_n_2
    SLICE_X152Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.865 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1_n_8
    SLICE_X152Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.995     2.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/clk
    SLICE_X152Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[9]/C
                         clock pessimism             -0.195     2.712    
    SLICE_X152Y250       FDRE (Hold_fdre_C_D)         0.092     2.804    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[0].pipe/result_z_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.333ns (77.142%)  route 0.099ns (22.858%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.626     2.371    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[0].pipe/clk
    SLICE_X109Y247       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[0].pipe/result_z_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y247       FDRE (Prop_fdre_C_Q)         0.100     2.471 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[0].pipe/result_z_reg[1]/Q
                         net (fo=2, routed)           0.098     2.569    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2_n_770
    SLICE_X107Y247       LUT2 (Prop_lut2_I0_O)        0.028     2.597 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/result_z_reg0_carry_i_3__12/O
                         net (fo=1, routed)           0.000     2.597    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg[3]_1[1]
    SLICE_X107Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.711 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.711    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg0_carry_n_2
    SLICE_X107Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.736 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.736    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg0_carry__0_n_2
    SLICE_X107Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.761 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.762    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg0_carry__1_n_2
    SLICE_X107Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.803 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.803    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg0_carry__2_n_9
    SLICE_X107Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.952     2.864    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/clk
    SLICE_X107Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg[12]/C
                         clock pessimism             -0.195     2.669    
    SLICE_X107Y250       FDRE (Hold_fdre_C_D)         0.071     2.740    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_z_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.308ns (70.445%)  route 0.129ns (29.555%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.667     2.412    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/clk
    SLICE_X145Y248       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y248       FDRE (Prop_fdre_C_Q)         0.100     2.512 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][0]/Q
                         net (fo=1, routed)           0.129     2.641    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg_n_2_[1][0]
    SLICE_X145Y248       LUT4 (Prop_lut4_I1_O)        0.028     2.669 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0[1][0]_i_5/O
                         net (fo=1, routed)           0.000     2.669    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0[1][0]_i_5_n_2
    SLICE_X145Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.783 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.783    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][0]_i_1_n_2
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.808 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.808    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][4]_i_1_n_2
    SLICE_X145Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.849 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.849    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][8]_i_1_n_9
    SLICE_X145Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.994     2.906    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/clk
    SLICE_X145Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][8]/C
                         clock pessimism             -0.195     2.711    
    SLICE_X145Y250       FDRE (Hold_fdre_C_D)         0.071     2.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_0_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.330ns (72.119%)  route 0.128ns (27.881%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.669     2.414    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/clk
    SLICE_X150Y248       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y248       FDRE (Prop_fdre_C_Q)         0.100     2.514 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/Q
                         net (fo=2, routed)           0.127     2.641    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2_n_839
    SLICE_X152Y248       LUT3 (Prop_lut3_I0_O)        0.028     2.669 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/result_y_reg0_carry_i_4__14/O
                         net (fo=1, routed)           0.000     2.669    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[3]_0[1]
    SLICE_X152Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     2.777 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.777    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry_n_2
    SLICE_X152Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.804 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.805    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0_n_2
    SLICE_X152Y250       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.872 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.872    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1_n_6
    SLICE_X152Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.995     2.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/clk
    SLICE_X152Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[11]/C
                         clock pessimism             -0.195     2.712    
    SLICE_X152Y250       FDRE (Hold_fdre_C_D)         0.092     2.804    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.308ns (70.445%)  route 0.129ns (29.555%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.640     2.385    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/clk
    SLICE_X143Y248       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y248       FDRE (Prop_fdre_C_Q)         0.100     2.485 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][0]/Q
                         net (fo=1, routed)           0.129     2.614    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg_n_2_[1][0]
    SLICE_X143Y248       LUT4 (Prop_lut4_I1_O)        0.028     2.642 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1[1][0]_i_5/O
                         net (fo=1, routed)           0.000     2.642    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1[1][0]_i_5_n_2
    SLICE_X143Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.756 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.756    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][0]_i_1_n_2
    SLICE_X143Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.781 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.781    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][4]_i_1_n_2
    SLICE_X143Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.822 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.822    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1_n_9
    SLICE_X143Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.966     2.878    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/clk
    SLICE_X143Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]/C
                         clock pessimism             -0.195     2.683    
    SLICE_X143Y250       FDRE (Hold_fdre_C_D)         0.071     2.754    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.331ns (72.179%)  route 0.128ns (27.821%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.669     2.414    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/clk
    SLICE_X150Y248       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y248       FDRE (Prop_fdre_C_Q)         0.100     2.514 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[2].pipe/result_y_reg[1]/Q
                         net (fo=2, routed)           0.127     2.641    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2_n_839
    SLICE_X152Y248       LUT3 (Prop_lut3_I0_O)        0.028     2.669 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/result_y_reg0_carry_i_4__14/O
                         net (fo=1, routed)           0.000     2.669    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[3]_0[1]
    SLICE_X152Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     2.777 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.777    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry_n_2
    SLICE_X152Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.804 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.805    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__0_n_2
    SLICE_X152Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.832 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.832    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__1_n_2
    SLICE_X152Y251       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.873 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.873    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg0_carry__2_n_9
    SLICE_X152Y251       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.995     2.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/clk
    SLICE_X152Y251       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[12]/C
                         clock pessimism             -0.195     2.712    
    SLICE_X152Y251       FDRE (Hold_fdre_C_D)         0.092     2.804    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_y_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_incr_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.220ns (50.414%)  route 0.216ns (49.586%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.630     2.375    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/clk
    SLICE_X114Y249       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_incr_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y249       FDRE (Prop_fdre_C_Q)         0.107     2.482 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_incr_1_reg[3]/Q
                         net (fo=2, routed)           0.216     2.698    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_incr_1_reg_n_2_[3]
    SLICE_X108Y250       LUT4 (Prop_lut4_I0_O)        0.064     2.762 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1[1][0]_i_2/O
                         net (fo=1, routed)           0.000     2.762    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1[1][0]_i_2_n_2
    SLICE_X108Y250       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.811 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.811    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][0]_i_1_n_6
    SLICE_X108Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.952     2.864    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/clk
    SLICE_X108Y250       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][3]/C
                         clock pessimism             -0.195     2.669    
    SLICE_X108Y250       FDRE (Hold_fdre_C_D)         0.071     2.740    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rx_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X4Y53    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X4Y50    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X6Y95     i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X6Y110    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X4Y110    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X4Y107    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X4Y109    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X6Y94     i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X6Y116    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X6Y114    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X160Y282  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/p1_valid_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X160Y282  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/p1_valid_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X106Y278  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/valid_int_reg_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X106Y278  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/valid_int_reg_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X106Y278  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/valid_int_reg_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X106Y278  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/valid_int_reg_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X110Y273  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/p1_valid_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X110Y273  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/p1_valid_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X152Y282  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/p1_valid_reg_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X110Y273  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/p1_valid_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X106Y278  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/valid_int_reg_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X106Y278  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/valid_int_reg_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X106Y278  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/valid_int_reg_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X106Y278  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/valid_int_reg_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X110Y273  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/p1_valid_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X152Y282  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/p1_valid_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X110Y273  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/p1_valid_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X152Y282  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/p1_valid_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X106Y278  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/valid_int_reg_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X160Y282  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/p1_valid_reg_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       10.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.893ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.517ns (11.495%)  route 3.981ns (88.505%))
  Logic Levels:           6  (LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.103ns = ( 24.103 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.338    12.696    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X69Y247        LUT6 (Prop_lut6_I4_O)        0.043    12.739 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.348    13.087    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    SLICE_X68Y247        LUT4 (Prop_lut4_I3_O)        0.043    13.130 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           0.503    13.633    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_43
    RAMB18_X3Y97         RAMB18E1                                     r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.262    24.103    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y97         RAMB18E1                                     r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.785    24.889    
                         clock uncertainty           -0.035    24.853    
    RAMB18_X3Y97         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328    24.525    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         24.525    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                 10.893    

Slack (MET) :             11.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 24.070 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    24.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                         clock pessimism              0.785    24.855    
                         clock uncertainty           -0.035    24.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    24.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 11.264    

Slack (MET) :             11.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 24.070 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    24.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                         clock pessimism              0.785    24.855    
                         clock uncertainty           -0.035    24.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    24.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 11.264    

Slack (MET) :             11.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 24.070 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    24.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                         clock pessimism              0.785    24.855    
                         clock uncertainty           -0.035    24.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    24.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 11.264    

Slack (MET) :             11.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 24.070 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    24.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                         clock pessimism              0.785    24.855    
                         clock uncertainty           -0.035    24.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    24.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 11.264    

Slack (MET) :             11.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 24.070 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    24.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                         clock pessimism              0.785    24.855    
                         clock uncertainty           -0.035    24.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    24.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 11.264    

Slack (MET) :             11.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.474ns (11.479%)  route 3.655ns (88.521%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 24.070 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.499    13.265    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    24.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                         clock pessimism              0.785    24.855    
                         clock uncertainty           -0.035    24.820    
    SLICE_X57Y248        FDRE (Setup_fdre_C_CE)      -0.201    24.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 11.354    

Slack (MET) :             11.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.474ns (11.479%)  route 3.655ns (88.521%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 24.070 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.499    13.265    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    24.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                         clock pessimism              0.785    24.855    
                         clock uncertainty           -0.035    24.820    
    SLICE_X57Y248        FDRE (Setup_fdre_C_CE)      -0.201    24.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 11.354    

Slack (MET) :             11.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.474ns (11.479%)  route 3.655ns (88.521%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 24.070 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.499    13.265    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    24.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
                         clock pessimism              0.785    24.855    
                         clock uncertainty           -0.035    24.820    
    SLICE_X57Y248        FDRE (Setup_fdre_C_CE)      -0.201    24.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 11.354    

Slack (MET) :             11.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.474ns (11.479%)  route 3.655ns (88.521%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 24.070 - 16.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.499    13.265    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    24.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
                         clock pessimism              0.785    24.855    
                         clock uncertainty           -0.035    24.820    
    SLICE_X57Y248        FDRE (Setup_fdre_C_CE)      -0.201    24.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 11.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/rotate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.710%)  route 0.252ns (66.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/clk
    SLICE_X89Y264        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/rotate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y264        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/rotate_reg[1]/Q
                         net (fo=21, routed)          0.252     4.873    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/rotate[1]
    SLICE_X90Y264        LUT4 (Prop_lut4_I2_O)        0.028     4.901 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid[3]_i_1/O
                         net (fo=1, routed)           0.000     4.901    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/ready0[2]
    SLICE_X90Y264        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.928     5.301    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/clk
    SLICE_X90Y264        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[3]/C
                         clock pessimism             -0.582     4.719    
    SLICE_X90Y264        FDRE (Hold_fdre_C_D)         0.087     4.806    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.806    
                         arrival time                           4.901    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.075%)  route 0.122ns (50.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.684     4.523    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X86Y284        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y284        FDRE (Prop_fdre_C_Q)         0.118     4.641 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[2]/Q
                         net (fo=4, routed)           0.122     4.763    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/DIB0
    SLICE_X86Y285        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X86Y285        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
                         clock pessimism             -0.766     4.536    
    SLICE_X86Y285        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.668    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -4.668    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.118ns (47.915%)  route 0.128ns (52.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.684     4.523    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X86Y284        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y284        FDRE (Prop_fdre_C_Q)         0.118     4.641 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/Q
                         net (fo=6, routed)           0.128     4.769    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/DIA0
    SLICE_X86Y285        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X86Y285        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
                         clock pessimism             -0.766     4.536    
    SLICE_X86Y285        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.667    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                           4.769    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.305ns
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.686     4.525    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X87Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y289        FDRE (Prop_fdre_C_Q)         0.100     4.625 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/Q
                         net (fo=1, routed)           0.055     4.680    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg_n_2_[3]
    SLICE_X87Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.932     5.305    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X87Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/C
                         clock pessimism             -0.780     4.525    
    SLICE_X87Y289        FDRE (Hold_fdre_C_D)         0.049     4.574    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           4.680    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.617     4.456    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y246        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y246        FDRE (Prop_fdre_C_Q)         0.100     4.556 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055     4.611    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X69Y246        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.843     5.216    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y246        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.760     4.456    
    SLICE_X69Y246        FDRE (Hold_fdre_C_D)         0.049     4.505    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.505    
                         arrival time                           4.611    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.616%)  route 0.216ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.687     4.526    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X92Y253        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y253        FDCE (Prop_fdce_C_Q)         0.100     4.626 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/Q
                         net (fo=70, routed)          0.216     4.842    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_en
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.934     5.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[36]/C
                         clock pessimism             -0.582     4.725    
    SLICE_X84Y254        FDRE (Hold_fdre_C_CE)        0.010     4.735    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[36]
  -------------------------------------------------------------------
                         required time                         -4.735    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.616%)  route 0.216ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.687     4.526    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X92Y253        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y253        FDCE (Prop_fdce_C_Q)         0.100     4.626 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/Q
                         net (fo=70, routed)          0.216     4.842    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_en
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.934     5.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[44]/C
                         clock pessimism             -0.582     4.725    
    SLICE_X84Y254        FDRE (Hold_fdre_C_CE)        0.010     4.735    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[44]
  -------------------------------------------------------------------
                         required time                         -4.735    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.616%)  route 0.216ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.687     4.526    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X92Y253        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y253        FDCE (Prop_fdce_C_Q)         0.100     4.626 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/Q
                         net (fo=70, routed)          0.216     4.842    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_en
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.934     5.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[52]/C
                         clock pessimism             -0.582     4.725    
    SLICE_X84Y254        FDRE (Hold_fdre_C_CE)        0.010     4.735    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[52]
  -------------------------------------------------------------------
                         required time                         -4.735    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.616%)  route 0.216ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.687     4.526    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X92Y253        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y253        FDCE (Prop_fdce_C_Q)         0.100     4.626 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/Q
                         net (fo=70, routed)          0.216     4.842    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_en
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.934     5.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[60]/C
                         clock pessimism             -0.582     4.725    
    SLICE_X84Y254        FDRE (Hold_fdre_C_CE)        0.010     4.735    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -4.735    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.683     4.522    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/fifo_wr_clk
    SLICE_X91Y285        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y285        FDRE (Prop_fdre_C_Q)         0.100     4.622 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.055     4.677    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg_n_2_[0]
    SLICE_X91Y285        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.928     5.301    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/fifo_wr_clk
    SLICE_X91Y285        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]/C
                         clock pessimism             -0.779     4.522    
    SLICE_X91Y285        FDRE (Hold_fdre_C_D)         0.047     4.569    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.677    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_0_s
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         16.000      14.161     RAMB18_X3Y97    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         16.000      14.161     RAMB36_X4Y53    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         16.000      14.161     RAMB18_X4Y104   i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         16.000      14.161     RAMB36_X4Y51    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         16.000      14.161     RAMB36_X3Y52    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         16.000      14.161     RAMB36_X4Y50    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         16.000      14.592     BUFGCTRL_X0Y24  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I0
Min Period        n/a     FDRE/C              n/a            0.750         16.000      15.250     SLICE_X78Y256   i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/xpm_cdc_array_single_inst_ant_flag/syncstages_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         16.000      15.250     SLICE_X78Y256   i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/xpm_cdc_array_single_inst_ant_flag/syncstages_ff_reg[2][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         16.000      15.250     SLICE_X58Y223   i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/xpm_cdc_array_single_inst_mute_adc/syncstages_ff_reg[1][0]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.000       7.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        2.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.517ns (11.495%)  route 3.981ns (88.505%))
  Logic Levels:           6  (LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.103ns = ( 16.103 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.338    12.696    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X69Y247        LUT6 (Prop_lut6_I4_O)        0.043    12.739 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.348    13.087    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    SLICE_X68Y247        LUT4 (Prop_lut4_I3_O)        0.043    13.130 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           0.503    13.633    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_43
    RAMB18_X3Y97         RAMB18E1                                     r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.262    16.103    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y97         RAMB18E1                                     r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.785    16.889    
                         clock uncertainty           -0.035    16.853    
    RAMB18_X3Y97         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328    16.525    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.525    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 16.070 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    16.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                         clock pessimism              0.785    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    16.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         16.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 16.070 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    16.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                         clock pessimism              0.785    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    16.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         16.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 16.070 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    16.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                         clock pessimism              0.785    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    16.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         16.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 16.070 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    16.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                         clock pessimism              0.785    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    16.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         16.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.474ns (11.233%)  route 3.746ns (88.767%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 16.070 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.589    13.355    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    16.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y249        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                         clock pessimism              0.785    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X57Y249        FDRE (Setup_fdre_C_CE)      -0.201    16.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         16.619    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.474ns (11.479%)  route 3.655ns (88.521%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 16.070 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.499    13.265    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    16.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                         clock pessimism              0.785    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X57Y248        FDRE (Setup_fdre_C_CE)      -0.201    16.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         16.619    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.474ns (11.479%)  route 3.655ns (88.521%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 16.070 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.499    13.265    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    16.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                         clock pessimism              0.785    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X57Y248        FDRE (Setup_fdre_C_CE)      -0.201    16.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         16.619    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.474ns (11.479%)  route 3.655ns (88.521%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 16.070 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.499    13.265    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    16.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
                         clock pessimism              0.785    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X57Y248        FDRE (Setup_fdre_C_CE)      -0.201    16.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         16.619    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.474ns (11.479%)  route 3.655ns (88.521%))
  Logic Levels:           5  (LUT2=2 LUT3=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 16.070 - 8.000 ) 
    Source Clock Delay      (SCD):    9.135ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.551     9.135    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X70Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y289        FDRE (Prop_fdre_C_Q)         0.259     9.394 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          1.233    10.627    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X68Y262        LUT2 (Prop_lut2_I1_O)        0.043    10.670 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=1, routed)           0.362    11.032    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dma_valid
    SLICE_X69Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.075 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_valid_INST_0/O
                         net (fo=6, routed)           0.393    11.468    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X83Y262        LUT3 (Prop_lut3_I2_O)        0.043    11.511 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=2, routed)           0.805    12.316    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/dac_ready
    SLICE_X69Y248        LUT2 (Prop_lut2_I1_O)        0.043    12.359 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0_i_3/O
                         net (fo=8, routed)           0.364    12.723    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X70Y247        LUT3 (Prop_lut3_I2_O)        0.043    12.766 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.499    13.265    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.228    16.070    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
                         clock pessimism              0.785    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X57Y248        FDRE (Setup_fdre_C_CE)      -0.201    16.619    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         16.619    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                  3.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/rotate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.710%)  route 0.252ns (66.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/clk
    SLICE_X89Y264        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/rotate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y264        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/rotate_reg[1]/Q
                         net (fo=21, routed)          0.252     4.873    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/rotate[1]
    SLICE_X90Y264        LUT4 (Prop_lut4_I2_O)        0.028     4.901 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid[3]_i_1/O
                         net (fo=1, routed)           0.000     4.901    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/ready0[2]
    SLICE_X90Y264        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.928     5.301    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/clk
    SLICE_X90Y264        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[3]/C
                         clock pessimism             -0.582     4.719    
    SLICE_X90Y264        FDRE (Hold_fdre_C_D)         0.087     4.806    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.806    
                         arrival time                           4.901    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.075%)  route 0.122ns (50.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.684     4.523    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X86Y284        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y284        FDRE (Prop_fdre_C_Q)         0.118     4.641 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[2]/Q
                         net (fo=4, routed)           0.122     4.763    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/DIB0
    SLICE_X86Y285        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X86Y285        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
                         clock pessimism             -0.766     4.536    
    SLICE_X86Y285        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.668    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -4.668    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.118ns (47.915%)  route 0.128ns (52.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.684     4.523    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X86Y284        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y284        FDRE (Prop_fdre_C_Q)         0.118     4.641 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/Q
                         net (fo=6, routed)           0.128     4.769    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/DIA0
    SLICE_X86Y285        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X86Y285        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
                         clock pessimism             -0.766     4.536    
    SLICE_X86Y285        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.667    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                           4.769    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.305ns
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.686     4.525    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X87Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y289        FDRE (Prop_fdre_C_Q)         0.100     4.625 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/Q
                         net (fo=1, routed)           0.055     4.680    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg_n_2_[3]
    SLICE_X87Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.932     5.305    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X87Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/C
                         clock pessimism             -0.780     4.525    
    SLICE_X87Y289        FDRE (Hold_fdre_C_D)         0.049     4.574    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           4.680    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.617     4.456    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y246        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y246        FDRE (Prop_fdre_C_Q)         0.100     4.556 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055     4.611    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X69Y246        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.843     5.216    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y246        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.760     4.456    
    SLICE_X69Y246        FDRE (Hold_fdre_C_D)         0.049     4.505    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.505    
                         arrival time                           4.611    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.616%)  route 0.216ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.687     4.526    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X92Y253        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y253        FDCE (Prop_fdce_C_Q)         0.100     4.626 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/Q
                         net (fo=70, routed)          0.216     4.842    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_en
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.934     5.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[36]/C
                         clock pessimism             -0.582     4.725    
    SLICE_X84Y254        FDRE (Hold_fdre_C_CE)        0.010     4.735    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[36]
  -------------------------------------------------------------------
                         required time                         -4.735    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.616%)  route 0.216ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.687     4.526    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X92Y253        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y253        FDCE (Prop_fdce_C_Q)         0.100     4.626 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/Q
                         net (fo=70, routed)          0.216     4.842    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_en
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.934     5.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[44]/C
                         clock pessimism             -0.582     4.725    
    SLICE_X84Y254        FDRE (Hold_fdre_C_CE)        0.010     4.735    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[44]
  -------------------------------------------------------------------
                         required time                         -4.735    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.616%)  route 0.216ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.687     4.526    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X92Y253        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y253        FDCE (Prop_fdce_C_Q)         0.100     4.626 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/Q
                         net (fo=70, routed)          0.216     4.842    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_en
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.934     5.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[52]/C
                         clock pessimism             -0.582     4.725    
    SLICE_X84Y254        FDRE (Hold_fdre_C_CE)        0.010     4.735    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[52]
  -------------------------------------------------------------------
                         required time                         -4.735    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.616%)  route 0.216ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.687     4.526    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X92Y253        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y253        FDCE (Prop_fdce_C_Q)         0.100     4.626 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/Q
                         net (fo=70, routed)          0.216     4.842    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_en
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.934     5.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X84Y254        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[60]/C
                         clock pessimism             -0.582     4.725    
    SLICE_X84Y254        FDRE (Hold_fdre_C_CE)        0.010     4.735    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -4.735    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.683     4.522    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/fifo_wr_clk
    SLICE_X91Y285        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y285        FDRE (Prop_fdre_C_Q)         0.100     4.622 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.055     4.677    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg_n_2_[0]
    SLICE_X91Y285        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.928     5.301    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/fifo_wr_clk
    SLICE_X91Y285        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]/C
                         clock pessimism             -0.779     4.522    
    SLICE_X91Y285        FDRE (Hold_fdre_C_D)         0.047     4.569    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.677    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_1_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X3Y97    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y53    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X4Y104   i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y51    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y52    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y50    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y24  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I1
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X78Y256   i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/xpm_cdc_array_single_inst_ant_flag/syncstages_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X78Y256   i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/xpm_cdc_array_single_inst_ant_flag/syncstages_ff_reg[2][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X58Y223   i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/xpm_cdc_array_single_inst_mute_adc/syncstages_ff_reg[1][0]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y288   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y285   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_clk_0
  To Clock:  xcvr_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.138ns (36.158%)  route 2.009ns (63.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.009     3.489 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[9]
                         net (fo=2, routed)           0.811     4.300    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/RXDATA[9]
    SLICE_X162Y157       LUT4 (Prop_lut4_I3_O)        0.043     4.343 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11/O
                         net (fo=1, routed)           0.425     4.768    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11_n_2
    SLICE_X162Y156       LUT5 (Prop_lut5_I4_O)        0.043     4.811 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_6/O
                         net (fo=2, routed)           0.491     5.302    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_6_n_2
    SLICE_X160Y155       LUT4 (Prop_lut4_I3_O)        0.043     5.345 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1/O
                         net (fo=4, routed)           0.283     5.628    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount0
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y153       FDRE (Setup_fdre_C_CE)      -0.201    10.024    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.138ns (36.158%)  route 2.009ns (63.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.009     3.489 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[9]
                         net (fo=2, routed)           0.811     4.300    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/RXDATA[9]
    SLICE_X162Y157       LUT4 (Prop_lut4_I3_O)        0.043     4.343 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11/O
                         net (fo=1, routed)           0.425     4.768    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11_n_2
    SLICE_X162Y156       LUT5 (Prop_lut5_I4_O)        0.043     4.811 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_6/O
                         net (fo=2, routed)           0.491     5.302    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_6_n_2
    SLICE_X160Y155       LUT4 (Prop_lut4_I3_O)        0.043     5.345 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1/O
                         net (fo=4, routed)           0.283     5.628    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount0
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y153       FDRE (Setup_fdre_C_CE)      -0.201    10.024    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.138ns (36.158%)  route 2.009ns (63.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.009     3.489 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[9]
                         net (fo=2, routed)           0.811     4.300    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/RXDATA[9]
    SLICE_X162Y157       LUT4 (Prop_lut4_I3_O)        0.043     4.343 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11/O
                         net (fo=1, routed)           0.425     4.768    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11_n_2
    SLICE_X162Y156       LUT5 (Prop_lut5_I4_O)        0.043     4.811 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_6/O
                         net (fo=2, routed)           0.491     5.302    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_6_n_2
    SLICE_X160Y155       LUT4 (Prop_lut4_I3_O)        0.043     5.345 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1/O
                         net (fo=4, routed)           0.283     5.628    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount0
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y153       FDRE (Setup_fdre_C_CE)      -0.201    10.024    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.138ns (36.158%)  route 2.009ns (63.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.009     3.489 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[9]
                         net (fo=2, routed)           0.811     4.300    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/RXDATA[9]
    SLICE_X162Y157       LUT4 (Prop_lut4_I3_O)        0.043     4.343 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11/O
                         net (fo=1, routed)           0.425     4.768    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_11_n_2
    SLICE_X162Y156       LUT5 (Prop_lut5_I4_O)        0.043     4.811 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_6/O
                         net (fo=2, routed)           0.491     5.302    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_6_n_2
    SLICE_X160Y155       LUT4 (Prop_lut4_I3_O)        0.043     5.345 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1/O
                         net (fo=4, routed)           0.283     5.628    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount0
    SLICE_X158Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X158Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X158Y153       FDRE (Setup_fdre_C_CE)      -0.178    10.047    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.095ns (36.269%)  route 1.924ns (63.731%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.744     4.234    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y158       LUT4 (Prop_lut4_I3_O)        0.043     4.277 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.355     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_2
    SLICE_X163Y158       LUT5 (Prop_lut5_I4_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.825     5.500    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y153       FDRE (Setup_fdre_C_R)       -0.304     9.921    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[1]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.095ns (36.269%)  route 1.924ns (63.731%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.744     4.234    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y158       LUT4 (Prop_lut4_I3_O)        0.043     4.277 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.355     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_2
    SLICE_X163Y158       LUT5 (Prop_lut5_I4_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.825     5.500    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y153       FDRE (Setup_fdre_C_R)       -0.304     9.921    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[2]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.095ns (36.269%)  route 1.924ns (63.731%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.744     4.234    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y158       LUT4 (Prop_lut4_I3_O)        0.043     4.277 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.355     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_2
    SLICE_X163Y158       LUT5 (Prop_lut5_I4_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.825     5.500    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X159Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y153       FDRE (Setup_fdre_C_R)       -0.304     9.921    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[3]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.095ns (36.269%)  route 1.924ns (63.731%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.744     4.234    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y158       LUT4 (Prop_lut4_I3_O)        0.043     4.277 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.355     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_2
    SLICE_X163Y158       LUT5 (Prop_lut5_I4_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.825     5.500    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X158Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X158Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X158Y153       FDRE (Setup_fdre_C_R)       -0.281     9.944    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_kcount_reg[0]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.095ns (38.401%)  route 1.757ns (61.599%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.744     4.234    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y158       LUT4 (Prop_lut4_I3_O)        0.043     4.277 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.355     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_2
    SLICE_X163Y158       LUT5 (Prop_lut5_I4_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.657     5.332    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[0]/C
                         clock pessimism              0.184    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X162Y156       FDSE (Setup_fdse_C_S)       -0.304     9.945    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.945    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_0 rise@8.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.095ns (38.401%)  route 1.757ns (61.599%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 10.100 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.483     2.480    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.489 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.744     4.234    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y158       LUT4 (Prop_lut4_I3_O)        0.043     4.277 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2/O
                         net (fo=1, routed)           0.355     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_2_n_2
    SLICE_X163Y158       LUT5 (Prop_lut5_I4_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_data[31]_i_1/O
                         net (fo=37, routed)          0.657     5.332    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.169    10.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y156       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[10]/C
                         clock pessimism              0.184    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X162Y156       FDSE (Setup_fdse_C_S)       -0.304     9.945    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                          9.945    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  4.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.182%)  route 0.075ns (36.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.587     0.967    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/clk
    SLICE_X161Y160       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y160       FDRE (Prop_fdre_C_Q)         0.100     1.067 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[2]/Q
                         net (fo=3, routed)           0.075     1.142    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg__0[2]
    SLICE_X160Y160       LUT4 (Prop_lut4_I2_O)        0.028     1.170 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.170    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/p_0_in__7[3]
    SLICE_X160Y160       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.794     1.218    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/clk
    SLICE_X160Y160       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
                         clock pessimism             -0.240     0.978    
    SLICE_X160Y160       FDRE (Hold_fdre_C_D)         0.087     1.065    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y154       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[23]/Q
                         net (fo=3, routed)           0.064     1.133    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_29_in
    SLICE_X163Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[15]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X163Y154       FDSE (Hold_fdse_C_D)         0.044     1.013    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y155       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y155       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[28]/Q
                         net (fo=4, routed)           0.064     1.133    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_8_in
    SLICE_X161Y155       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y155       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[4]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X161Y155       FDSE (Hold_fdse_C_D)         0.044     1.013    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.590     0.970    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y151       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.100     1.070 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[7]/Q
                         net (fo=3, routed)           0.066     1.136    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_13_in
    SLICE_X162Y151       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.797     1.221    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y151       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[31]/C
                         clock pessimism             -0.251     0.970    
    SLICE_X162Y151       FDSE (Hold_fdse_C_D)         0.044     1.014    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.239%)  route 0.072ns (41.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y154       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[26]/Q
                         net (fo=4, routed)           0.072     1.141    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_6_in
    SLICE_X163Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[2]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X163Y154       FDSE (Hold_fdse_C_D)         0.047     1.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.135%)  route 0.072ns (41.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y153       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y153       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[8]/Q
                         net (fo=3, routed)           0.072     1.141    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_14_in
    SLICE_X161Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y153       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[16]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X161Y153       FDRE (Hold_fdre_C_D)         0.047     1.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.375%)  route 0.074ns (42.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y154       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[30]/Q
                         net (fo=3, routed)           0.074     1.143    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg_n_2_[30]
    SLICE_X163Y154       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y154       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[6]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X163Y154       FDRE (Hold_fdre_C_D)         0.049     1.018    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y155       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y155       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[21]/Q
                         net (fo=3, routed)           0.074     1.143    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_27_in
    SLICE_X163Y155       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y155       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[13]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X163Y155       FDSE (Hold_fdse_C_D)         0.047     1.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y155       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y155       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[25]/Q
                         net (fo=3, routed)           0.074     1.143    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_31_in
    SLICE_X161Y155       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X161Y155       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[1]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X161Y155       FDRE (Hold_fdre_C_D)         0.047     1.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_0 rise@0.000ns - xcvr_clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.323%)  route 0.071ns (35.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X162Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[20]/Q
                         net (fo=3, routed)           0.071     1.140    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/p_26_in
    SLICE_X163Y154       LUT2 (Prop_lut2_I1_O)        0.028     1.168 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data[23]_i_1/O
                         net (fo=1, routed)           0.000     1.168    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/pn310_return[23]
    SLICE_X163Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/clk
    SLICE_X163Y154       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[23]/C
                         clock pessimism             -0.240     0.980    
    SLICE_X163Y154       FDSE (Hold_fdse_C_D)         0.060     1.040    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/tx_pn_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_clk_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y12  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y19       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xch/i_rx_bufg/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X162Y160       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.000       7.250      SLICE_X158Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.000       7.250      SLICE_X158Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
Min Period        n/a     FDSE/C                   n/a            0.750         8.000       7.250      SLICE_X160Y155       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y160       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.000       3.600      SLICE_X158Y162       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X160Y155       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[13]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y156       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y158       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[20]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y158       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[24]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y158       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[25]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y160       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_pn_err_int_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y160       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X160Y155       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_calign_reg/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y156       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[0]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y156       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[10]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y156       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[11]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y156       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[12]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X160Y155       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[13]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X163Y157       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[14]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X160Y155       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/rx_data_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_clk_1
  To Clock:  xcvr_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.138ns (38.378%)  route 1.827ns (61.622%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[11]
                         net (fo=2, routed)           0.848     4.328    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/RXDATA[11]
    SLICE_X162Y169       LUT4 (Prop_lut4_I1_O)        0.043     4.371 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0/O
                         net (fo=1, routed)           0.236     4.606    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0_n_2
    SLICE_X162Y169       LUT6 (Prop_lut6_I0_O)        0.043     4.649 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0/O
                         net (fo=2, routed)           0.450     5.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0_n_2
    SLICE_X161Y167       LUT4 (Prop_lut4_I1_O)        0.043     5.143 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__0/O
                         net (fo=4, routed)           0.293     5.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount0
    SLICE_X157Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X157Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[1]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X157Y167       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.138ns (38.378%)  route 1.827ns (61.622%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[11]
                         net (fo=2, routed)           0.848     4.328    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/RXDATA[11]
    SLICE_X162Y169       LUT4 (Prop_lut4_I1_O)        0.043     4.371 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0/O
                         net (fo=1, routed)           0.236     4.606    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0_n_2
    SLICE_X162Y169       LUT6 (Prop_lut6_I0_O)        0.043     4.649 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0/O
                         net (fo=2, routed)           0.450     5.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0_n_2
    SLICE_X161Y167       LUT4 (Prop_lut4_I1_O)        0.043     5.143 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__0/O
                         net (fo=4, routed)           0.293     5.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount0
    SLICE_X157Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X157Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[2]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X157Y167       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.138ns (38.378%)  route 1.827ns (61.622%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[11]
                         net (fo=2, routed)           0.848     4.328    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/RXDATA[11]
    SLICE_X162Y169       LUT4 (Prop_lut4_I1_O)        0.043     4.371 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0/O
                         net (fo=1, routed)           0.236     4.606    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0_n_2
    SLICE_X162Y169       LUT6 (Prop_lut6_I0_O)        0.043     4.649 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0/O
                         net (fo=2, routed)           0.450     5.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0_n_2
    SLICE_X161Y167       LUT4 (Prop_lut4_I1_O)        0.043     5.143 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__0/O
                         net (fo=4, routed)           0.293     5.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount0
    SLICE_X157Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X157Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[3]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X157Y167       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.138ns (38.378%)  route 1.827ns (61.622%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDATA[11]
                         net (fo=2, routed)           0.848     4.328    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/RXDATA[11]
    SLICE_X162Y169       LUT4 (Prop_lut4_I1_O)        0.043     4.371 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0/O
                         net (fo=1, routed)           0.236     4.606    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_8__0_n_2
    SLICE_X162Y169       LUT6 (Prop_lut6_I0_O)        0.043     4.649 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0/O
                         net (fo=2, routed)           0.450     5.100    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__0_n_2
    SLICE_X161Y167       LUT4 (Prop_lut4_I1_O)        0.043     5.143 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__0/O
                         net (fo=4, routed)           0.293     5.436    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount0
    SLICE_X156Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X156Y167       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[0]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X156Y167       FDRE (Setup_fdre_C_CE)      -0.178    10.039    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_kcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 1.095ns (43.185%)  route 1.441ns (56.815%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 10.091 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.706     4.185    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y168       LUT4 (Prop_lut4_I3_O)        0.043     4.228 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.232     4.460    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_2
    SLICE_X163Y168       LUT5 (Prop_lut5_I4_O)        0.043     4.503 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.503     5.006    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y170       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.160    10.091    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y170       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[30]/C
                         clock pessimism              0.159    10.250    
                         clock uncertainty           -0.035    10.215    
    SLICE_X161Y170       FDSE (Setup_fdse_C_S)       -0.304     9.911    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[30]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.095ns (43.372%)  route 1.430ns (56.628%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.706     4.185    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y168       LUT4 (Prop_lut4_I3_O)        0.043     4.228 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.232     4.460    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_2
    SLICE_X163Y168       LUT5 (Prop_lut5_I4_O)        0.043     4.503 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.492     4.995    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[12]/C
                         clock pessimism              0.159    10.253    
                         clock uncertainty           -0.035    10.218    
    SLICE_X161Y166       FDSE (Setup_fdse_C_S)       -0.304     9.914    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[12]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.095ns (43.372%)  route 1.430ns (56.628%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.706     4.185    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y168       LUT4 (Prop_lut4_I3_O)        0.043     4.228 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.232     4.460    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_2
    SLICE_X163Y168       LUT5 (Prop_lut5_I4_O)        0.043     4.503 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.492     4.995    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[13]/C
                         clock pessimism              0.159    10.253    
                         clock uncertainty           -0.035    10.218    
    SLICE_X161Y166       FDSE (Setup_fdse_C_S)       -0.304     9.914    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[13]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.095ns (43.372%)  route 1.430ns (56.628%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.706     4.185    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y168       LUT4 (Prop_lut4_I3_O)        0.043     4.228 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.232     4.460    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_2
    SLICE_X163Y168       LUT5 (Prop_lut5_I4_O)        0.043     4.503 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.492     4.995    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[2]/C
                         clock pessimism              0.159    10.253    
                         clock uncertainty           -0.035    10.218    
    SLICE_X161Y166       FDSE (Setup_fdse_C_S)       -0.304     9.914    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.095ns (43.372%)  route 1.430ns (56.628%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.706     4.185    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y168       LUT4 (Prop_lut4_I3_O)        0.043     4.228 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.232     4.460    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_2
    SLICE_X163Y168       LUT5 (Prop_lut5_I4_O)        0.043     4.503 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.492     4.995    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[3]/C
                         clock pessimism              0.159    10.253    
                         clock uncertainty           -0.035    10.218    
    SLICE_X161Y166       FDSE (Setup_fdse_C_S)       -0.304     9.914    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_1 rise@8.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.095ns (43.372%)  route 1.430ns (56.628%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 10.094 - 8.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.473     2.470    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.479 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.706     4.185    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X163Y168       LUT4 (Prop_lut4_I3_O)        0.043     4.228 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0/O
                         net (fo=1, routed)           0.232     4.460    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_2__0_n_2
    SLICE_X163Y168       LUT5 (Prop_lut5_I4_O)        0.043     4.503 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_data[31]_i_1__0/O
                         net (fo=37, routed)          0.492     4.995    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_status_s0
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.163    10.094    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X161Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[5]/C
                         clock pessimism              0.159    10.253    
                         clock uncertainty           -0.035    10.218    
    SLICE_X161Y166       FDSE (Setup_fdse_C_S)       -0.304     9.914    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  4.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.584     0.964    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y166       FDSE (Prop_fdse_C_Q)         0.100     1.064 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[25]/Q
                         net (fo=3, routed)           0.066     1.130    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_31_in
    SLICE_X162Y166       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.789     1.213    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y166       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[1]/C
                         clock pessimism             -0.249     0.964    
    SLICE_X162Y166       FDRE (Hold_fdre_C_D)         0.044     1.008    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y165       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y165       FDSE (Prop_fdse_C_Q)         0.100     1.065 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[20]/Q
                         net (fo=3, routed)           0.074     1.139    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_26_in
    SLICE_X163Y165       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.790     1.214    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y165       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[12]/C
                         clock pessimism             -0.249     0.965    
    SLICE_X163Y165       FDSE (Hold_fdse_C_D)         0.047     1.012    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.587     0.967    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y161       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y161       FDSE (Prop_fdse_C_Q)         0.100     1.067 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[4]/Q
                         net (fo=3, routed)           0.074     1.141    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_10_in
    SLICE_X163Y161       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.794     1.218    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y161       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[28]/C
                         clock pessimism             -0.251     0.967    
    SLICE_X163Y161       FDSE (Hold_fdse_C_D)         0.047     1.014    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.358%)  route 0.074ns (42.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.584     0.964    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y166       FDSE (Prop_fdse_C_Q)         0.100     1.064 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[28]/Q
                         net (fo=4, routed)           0.074     1.138    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_8_in
    SLICE_X162Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.789     1.213    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[4]/C
                         clock pessimism             -0.249     0.964    
    SLICE_X162Y166       FDSE (Hold_fdse_C_D)         0.047     1.011    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.239%)  route 0.072ns (41.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.587     0.967    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y161       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y161       FDSE (Prop_fdse_C_Q)         0.100     1.067 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[7]/Q
                         net (fo=3, routed)           0.072     1.139    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_13_in
    SLICE_X163Y161       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.794     1.218    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y161       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[31]/C
                         clock pessimism             -0.251     0.967    
    SLICE_X163Y161       FDSE (Hold_fdse_C_D)         0.044     1.011    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.100ns (57.717%)  route 0.073ns (42.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y163       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.100     1.065 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[14]/Q
                         net (fo=3, routed)           0.073     1.138    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_20_in
    SLICE_X162Y163       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.791     1.215    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y163       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[22]/C
                         clock pessimism             -0.250     0.965    
    SLICE_X162Y163       FDRE (Hold_fdre_C_D)         0.044     1.009    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.100ns (57.717%)  route 0.073ns (42.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.586     0.966    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y162       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y162       FDSE (Prop_fdse_C_Q)         0.100     1.066 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[6]/Q
                         net (fo=3, routed)           0.073     1.139    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_12_in
    SLICE_X162Y162       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.792     1.216    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y162       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[30]/C
                         clock pessimism             -0.250     0.966    
    SLICE_X162Y162       FDRE (Hold_fdre_C_D)         0.044     1.010    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.595%)  route 0.073ns (36.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y163       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.100     1.065 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[2]/Q
                         net (fo=3, routed)           0.073     1.138    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_5_in
    SLICE_X163Y163       LUT2 (Prop_lut2_I0_O)        0.028     1.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.166    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/pn310_return[5]
    SLICE_X163Y163       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.791     1.215    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X163Y163       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[5]/C
                         clock pessimism             -0.239     0.976    
    SLICE_X163Y163       FDSE (Hold_fdse_C_D)         0.060     1.036    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.100ns (55.801%)  route 0.079ns (44.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.584     0.964    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y166       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y166       FDSE (Prop_fdse_C_Q)         0.100     1.064 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[22]/Q
                         net (fo=3, routed)           0.079     1.143    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_28_in
    SLICE_X162Y166       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.789     1.213    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y166       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[14]/C
                         clock pessimism             -0.249     0.964    
    SLICE_X162Y166       FDRE (Hold_fdre_C_D)         0.047     1.011    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_1 rise@0.000ns - xcvr_clk_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.100ns (55.801%)  route 0.079ns (44.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y163       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.100     1.065 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_pn_data_reg[11]/Q
                         net (fo=3, routed)           0.079     1.144    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/p_17_in
    SLICE_X162Y163       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.791     1.215    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/clk
    SLICE_X162Y163       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[19]/C
                         clock pessimism             -0.250     0.965    
    SLICE_X162Y163       FDSE (Hold_fdse_C_D)         0.047     1.012    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_clk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y13  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y20       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xch/i_rx_bufg/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X158Y168       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.000       7.250      SLICE_X162Y171       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.000       7.250      SLICE_X162Y171       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
Min Period        n/a     FDSE/C                   n/a            0.750         8.000       7.250      SLICE_X161Y167       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[0]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y166       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[5]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y166       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/rx_data_reg[7]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y164       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y164       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y166       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[11]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y165       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[12]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y165       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[12]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y165       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[13]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y165       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y166       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/tx_data_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X159Y167       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_match_z_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X159Y167       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_match_z_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X154Y168       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X155Y168       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_pn_oos_int_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X158Y168       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X160Y176       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X160Y176       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[1]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X160Y176       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[2]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X160Y175       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[3]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X160Y175       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_clk_2
  To Clock:  xcvr_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        4.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.138ns (35.688%)  route 2.051ns (64.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 10.092 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHARISK[3])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXCHARISK[3]
                         net (fo=1, routed)           0.757     4.240    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_charisk_s[3]
    SLICE_X163Y186       LUT4 (Prop_lut4_I2_O)        0.043     4.283 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_9__1/O
                         net (fo=1, routed)           0.349     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount12_in__1
    SLICE_X162Y187       LUT6 (Prop_lut6_I5_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__1/O
                         net (fo=2, routed)           0.566     5.241    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__1_n_2
    SLICE_X161Y183       LUT4 (Prop_lut4_I1_O)        0.043     5.284 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__1/O
                         net (fo=4, routed)           0.379     5.663    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount0
    SLICE_X161Y181       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.161    10.092    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X161Y181       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[0]/C
                         clock pessimism              0.159    10.251    
                         clock uncertainty           -0.035    10.216    
    SLICE_X161Y181       FDRE (Setup_fdre_C_CE)      -0.201    10.015    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.015    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.138ns (36.619%)  route 1.970ns (63.381%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHARISK[3])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXCHARISK[3]
                         net (fo=1, routed)           0.757     4.240    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_charisk_s[3]
    SLICE_X163Y186       LUT4 (Prop_lut4_I2_O)        0.043     4.283 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_9__1/O
                         net (fo=1, routed)           0.349     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount12_in__1
    SLICE_X162Y187       LUT6 (Prop_lut6_I5_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__1/O
                         net (fo=2, routed)           0.566     5.241    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__1_n_2
    SLICE_X161Y183       LUT4 (Prop_lut4_I1_O)        0.043     5.284 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__1/O
                         net (fo=4, routed)           0.298     5.582    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount0
    SLICE_X161Y182       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X161Y182       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X161Y182       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.138ns (36.619%)  route 1.970ns (63.381%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHARISK[3])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXCHARISK[3]
                         net (fo=1, routed)           0.757     4.240    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_charisk_s[3]
    SLICE_X163Y186       LUT4 (Prop_lut4_I2_O)        0.043     4.283 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_9__1/O
                         net (fo=1, routed)           0.349     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount12_in__1
    SLICE_X162Y187       LUT6 (Prop_lut6_I5_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__1/O
                         net (fo=2, routed)           0.566     5.241    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__1_n_2
    SLICE_X161Y183       LUT4 (Prop_lut4_I1_O)        0.043     5.284 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__1/O
                         net (fo=4, routed)           0.298     5.582    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount0
    SLICE_X161Y182       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X161Y182       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[2]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X161Y182       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.138ns (36.619%)  route 1.970ns (63.381%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 10.093 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHARISK[3])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXCHARISK[3]
                         net (fo=1, routed)           0.757     4.240    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_charisk_s[3]
    SLICE_X163Y186       LUT4 (Prop_lut4_I2_O)        0.043     4.283 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_9__1/O
                         net (fo=1, routed)           0.349     4.632    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount12_in__1
    SLICE_X162Y187       LUT6 (Prop_lut6_I5_O)        0.043     4.675 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__1/O
                         net (fo=2, routed)           0.566     5.241    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_4__1_n_2
    SLICE_X161Y183       LUT4 (Prop_lut4_I1_O)        0.043     5.284 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_kcount[3]_i_1__1/O
                         net (fo=4, routed)           0.298     5.582    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount0
    SLICE_X161Y182       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.162    10.093    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X161Y182       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[3]/C
                         clock pessimism              0.159    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X161Y182       FDRE (Setup_fdre_C_CE)      -0.201    10.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.095ns (37.474%)  route 1.827ns (62.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 10.095 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.638     4.122    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X162Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.165 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.359     4.523    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_2
    SLICE_X162Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.566 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.830     5.396    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.164    10.095    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[0]/C
                         clock pessimism              0.184    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X162Y184       FDSE (Setup_fdse_C_S)       -0.304     9.940    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.095ns (37.474%)  route 1.827ns (62.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 10.095 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.638     4.122    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X162Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.165 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.359     4.523    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_2
    SLICE_X162Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.566 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.830     5.396    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.164    10.095    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[10]/C
                         clock pessimism              0.184    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X162Y184       FDSE (Setup_fdse_C_S)       -0.304     9.940    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.095ns (37.474%)  route 1.827ns (62.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 10.095 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.638     4.122    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X162Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.165 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.359     4.523    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_2
    SLICE_X162Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.566 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.830     5.396    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.164    10.095    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[11]/C
                         clock pessimism              0.184    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X162Y184       FDSE (Setup_fdse_C_S)       -0.304     9.940    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[11]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.095ns (37.474%)  route 1.827ns (62.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 10.095 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.638     4.122    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X162Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.165 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.359     4.523    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_2
    SLICE_X162Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.566 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.830     5.396    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.164    10.095    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[12]/C
                         clock pessimism              0.184    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X162Y184       FDSE (Setup_fdse_C_S)       -0.304     9.940    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[12]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.095ns (37.474%)  route 1.827ns (62.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 10.095 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.638     4.122    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X162Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.165 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.359     4.523    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_2
    SLICE_X162Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.566 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.830     5.396    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.164    10.095    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[13]/C
                         clock pessimism              0.184    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X162Y184       FDSE (Setup_fdse_C_S)       -0.304     9.940    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[13]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_2 rise@8.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.095ns (37.474%)  route 1.827ns (62.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 10.095 - 8.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.477     2.474    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      1.009     3.483 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[0]
                         net (fo=1, routed)           0.638     4.122    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_error_s[0]
    SLICE_X162Y185       LUT4 (Prop_lut4_I3_O)        0.043     4.165 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1/O
                         net (fo=1, routed)           0.359     4.523    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_2__1_n_2
    SLICE_X162Y185       LUT5 (Prop_lut5_I4_O)        0.043     4.566 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_data[31]_i_1__1/O
                         net (fo=37, routed)          0.830     5.396    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_status_s0
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.164    10.095    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y184       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[14]/C
                         clock pessimism              0.184    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X162Y184       FDSE (Setup_fdse_C_S)       -0.304     9.940    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[14]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  4.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y185       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y185       FDSE (Prop_fdse_C_Q)         0.100     1.065 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[28]/Q
                         net (fo=4, routed)           0.064     1.129    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_8_in
    SLICE_X163Y185       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.791     1.215    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y185       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[4]/C
                         clock pessimism             -0.250     0.965    
    SLICE_X163Y185       FDSE (Hold_fdse_C_D)         0.044     1.009    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.239%)  route 0.072ns (41.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.581     0.961    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y180       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y180       FDSE (Prop_fdse_C_Q)         0.100     1.061 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[13]/Q
                         net (fo=3, routed)           0.072     1.133    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_19_in
    SLICE_X163Y180       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.786     1.210    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y180       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[21]/C
                         clock pessimism             -0.249     0.961    
    SLICE_X163Y180       FDSE (Hold_fdse_C_D)         0.047     1.008    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y185       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y185       FDSE (Prop_fdse_C_Q)         0.100     1.065 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[25]/Q
                         net (fo=3, routed)           0.074     1.139    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_31_in
    SLICE_X163Y185       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.791     1.215    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y185       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[1]/C
                         clock pessimism             -0.250     0.965    
    SLICE_X163Y185       FDRE (Hold_fdre_C_D)         0.047     1.012    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.100ns (57.717%)  route 0.073ns (42.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.582     0.962    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y181       FDSE (Prop_fdse_C_Q)         0.100     1.062 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[14]/Q
                         net (fo=3, routed)           0.073     1.135    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_20_in
    SLICE_X162Y181       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.787     1.211    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y181       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[22]/C
                         clock pessimism             -0.249     0.962    
    SLICE_X162Y181       FDRE (Hold_fdre_C_D)         0.044     1.006    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.100ns (56.730%)  route 0.076ns (43.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.581     0.961    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y180       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y180       FDSE (Prop_fdse_C_Q)         0.100     1.061 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[6]/Q
                         net (fo=3, routed)           0.076     1.137    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_12_in
    SLICE_X162Y180       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.786     1.210    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y180       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[30]/C
                         clock pessimism             -0.249     0.961    
    SLICE_X162Y180       FDRE (Hold_fdre_C_D)         0.047     1.008    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_charisk_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXCHARISK[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.091ns (24.289%)  route 0.284ns (75.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.585     0.965    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X161Y184       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_charisk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y184       FDRE (Prop_fdre_C_Q)         0.091     1.056 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_charisk_reg/Q
                         net (fo=4, routed)           0.284     1.340    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/TXCHARISK[0]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXCHARISK[1]
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.960     1.384    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
                         clock pessimism             -0.217     1.167    
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXCHARISK[1])
                                                      0.040     1.207    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.100ns (55.801%)  route 0.079ns (44.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.582     0.962    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y181       FDSE (Prop_fdse_C_Q)         0.100     1.062 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[11]/Q
                         net (fo=3, routed)           0.079     1.141    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_17_in
    SLICE_X162Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.787     1.211    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[19]/C
                         clock pessimism             -0.249     0.962    
    SLICE_X162Y181       FDSE (Hold_fdse_C_D)         0.047     1.009    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.771%)  route 0.076ns (37.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.582     0.962    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDSE (Prop_fdse_C_Q)         0.100     1.062 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[8]/Q
                         net (fo=3, routed)           0.076     1.138    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/p_14_in
    SLICE_X162Y181       LUT2 (Prop_lut2_I1_O)        0.028     1.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.166    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/pn310_return[11]
    SLICE_X162Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.787     1.211    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X162Y181       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[11]/C
                         clock pessimism             -0.238     0.973    
    SLICE_X162Y181       FDSE (Hold_fdse_C_D)         0.060     1.033    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_pn_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[25]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.091ns (24.458%)  route 0.281ns (75.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.583     0.963    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/clk
    SLICE_X163Y182       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y182       FDRE (Prop_fdre_C_Q)         0.091     1.054 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/tx_data_reg[25]/Q
                         net (fo=1, routed)           0.281     1.335    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/gt_tx_n[2]_1[25]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.960     1.384    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
                         clock pessimism             -0.237     1.147    
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[25])
                                                      0.042     1.189    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
                            (rising edge-triggered cell FDCE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by xcvr_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_2 rise@0.000ns - xcvr_clk_2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.155ns (58.047%)  route 0.112ns (41.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.587     0.967    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_clk
    SLICE_X155Y188       FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y188       FDCE (Prop_fdce_C_Q)         0.091     1.058 f  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/Q
                         net (fo=5, routed)           0.112     1.170    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state
    SLICE_X156Y188       LUT3 (Prop_lut3_I1_O)        0.064     1.234 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_toggle_i_1/O
                         net (fo=1, routed)           0.000     1.234    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_toggle_i_1_n_2
    SLICE_X156Y188       FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.794     1.218    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_clk
    SLICE_X156Y188       FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism             -0.217     1.001    
    SLICE_X156Y188       FDCE (Hold_fdce_C_D)         0.087     1.088    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_clk_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y14  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y21       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xch/i_rx_bufg/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X156Y186       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.000       7.250      SLICE_X155Y188       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.000       7.250      SLICE_X155Y188       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
Min Period        n/a     FDSE/C                   n/a            0.750         8.000       7.250      SLICE_X162Y184       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X156Y186       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y184       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[13]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y184       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[13]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y184       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[14]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y184       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[14]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[16]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[5]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[6]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y185       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[7]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y185       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[7]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_calign_reg/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[16]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[2]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[3]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[4]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[5]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y183       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_data_reg[6]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y181       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y182       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y182       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/rx_kcount_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_clk_3
  To Clock:  xcvr_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        4.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 1.095ns (36.375%)  route 1.915ns (63.625%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          1.050     5.492    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X160Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X160Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[15]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X160Y194       FDSE (Setup_fdse_C_S)       -0.281     9.944    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -5.492    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.095ns (37.082%)  route 1.858ns (62.918%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.993     5.434    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X159Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X159Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[0]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y194       FDSE (Setup_fdse_C_S)       -0.304     9.921    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.095ns (37.082%)  route 1.858ns (62.918%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.993     5.434    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X159Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X159Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[13]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y194       FDSE (Setup_fdse_C_S)       -0.304     9.921    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[13]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.095ns (37.082%)  route 1.858ns (62.918%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.993     5.434    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X159Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X159Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[1]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y194       FDSE (Setup_fdse_C_S)       -0.304     9.921    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.095ns (37.082%)  route 1.858ns (62.918%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.993     5.434    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X159Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X159Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[2]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y194       FDSE (Setup_fdse_C_S)       -0.304     9.921    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.095ns (37.082%)  route 1.858ns (62.918%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.993     5.434    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X158Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X158Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[3]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X158Y194       FDSE (Setup_fdse_C_S)       -0.281     9.944    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.095ns (37.082%)  route 1.858ns (62.918%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.993     5.434    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X158Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X158Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[4]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X158Y194       FDSE (Setup_fdse_C_S)       -0.281     9.944    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.095ns (37.082%)  route 1.858ns (62.918%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.993     5.434    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X158Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X158Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[5]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X158Y194       FDSE (Setup_fdse_C_S)       -0.281     9.944    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.095ns (37.082%)  route 1.858ns (62.918%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.993     5.434    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X158Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X158Y194       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[7]/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X158Y194       FDSE (Setup_fdse_C_S)       -0.281     9.944    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg/S
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (xcvr_clk_3 rise@8.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 1.095ns (37.413%)  route 1.832ns (62.587%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 10.101 - 8.000 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.904     0.904    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     0.997 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.484     2.481    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/clk
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[3])
                                                      1.009     3.490 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXDISPERR[3]
                         net (fo=1, routed)           0.633     4.123    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_error_s[3]
    SLICE_X163Y195       LUT4 (Prop_lut4_I0_O)        0.043     4.166 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2/O
                         net (fo=1, routed)           0.232     4.398    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_2__2_n_2
    SLICE_X163Y195       LUT5 (Prop_lut5_I4_O)        0.043     4.441 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_data[31]_i_1__2/O
                         net (fo=37, routed)          0.967     5.408    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_status_s0
    SLICE_X159Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.848     8.848    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     8.931 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         1.170    10.101    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X159Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg/C
                         clock pessimism              0.159    10.260    
                         clock uncertainty           -0.035    10.225    
    SLICE_X159Y195       FDSE (Setup_fdse_C_S)       -0.304     9.921    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_calign_reg
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                  4.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.207%)  route 0.071ns (35.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X155Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y195       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[12]/Q
                         net (fo=4, routed)           0.071     1.140    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/rx_data[12]
    SLICE_X154Y195       LUT5 (Prop_lut5_I1_O)        0.028     1.168 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/rx_pn_data[15]_i_1__2/O
                         net (fo=1, routed)           0.000     1.168    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/pn31_return[15]
    SLICE_X154Y195       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X154Y195       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[15]/C
                         clock pessimism             -0.240     0.980    
    SLICE_X154Y195       FDRE (Hold_fdre_C_D)         0.087     1.067    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X157Y193       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y193       FDRE (Prop_fdre_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[5]/Q
                         net (fo=3, routed)           0.072     1.141    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/Q[5]
    SLICE_X156Y193       LUT5 (Prop_lut5_I2_O)        0.028     1.169 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/rx_pn_data[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.169    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/pn31_return[8]
    SLICE_X156Y193       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X156Y193       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[8]/C
                         clock pessimism             -0.240     0.980    
    SLICE_X156Y193       FDRE (Hold_fdre_C_D)         0.087     1.067    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (63.886%)  route 0.072ns (36.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X155Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y195       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[12]/Q
                         net (fo=4, routed)           0.072     1.141    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/rx_data[12]
    SLICE_X154Y195       LUT5 (Prop_lut5_I1_O)        0.028     1.169 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/rx_pn_data[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.169    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/pn31_return[12]
    SLICE_X154Y195       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X154Y195       FDRE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[12]/C
                         clock pessimism             -0.240     0.980    
    SLICE_X154Y195       FDRE (Hold_fdre_C_D)         0.087     1.067    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
                            (rising edge-triggered cell FDCE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.155ns (49.687%)  route 0.157ns (50.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.671     1.051    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_clk
    SLICE_X155Y200       FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y200       FDCE (Prop_fdce_C_Q)         0.091     1.142 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/Q
                         net (fo=5, routed)           0.157     1.299    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state
    SLICE_X156Y199       LUT5 (Prop_lut5_I2_O)        0.064     1.363 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.363    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data[1]_i_1_n_2
    SLICE_X156Y199       FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.797     1.221    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_clk
    SLICE_X156Y199       FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.052     1.169    
    SLICE_X156Y199       FDCE (Hold_fdce_C_D)         0.087     1.256    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
                            (rising edge-triggered cell FDCE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.155ns (49.528%)  route 0.158ns (50.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.671     1.051    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_clk
    SLICE_X155Y200       FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y200       FDCE (Prop_fdce_C_Q)         0.091     1.142 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/Q
                         net (fo=5, routed)           0.158     1.300    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state
    SLICE_X156Y199       LUT5 (Prop_lut5_I2_O)        0.064     1.364 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.364    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data[0]_i_1_n_2
    SLICE_X156Y199       FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.797     1.221    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_clk
    SLICE_X156Y199       FDCE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.052     1.169    
    SLICE_X156Y199       FDCE (Hold_fdce_C_D)         0.087     1.256    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X161Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[29]/Q
                         net (fo=3, routed)           0.064     1.133    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg_n_2_[29]
    SLICE_X161Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X161Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[5]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X161Y195       FDSE (Hold_fdse_C_D)         0.044     1.013    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.239%)  route 0.072ns (41.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.588     0.968    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X161Y191       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y191       FDSE (Prop_fdse_C_Q)         0.100     1.068 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[15]/Q
                         net (fo=3, routed)           0.072     1.140    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/p_21_in
    SLICE_X161Y191       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.795     1.219    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X161Y191       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[23]/C
                         clock pessimism             -0.251     0.968    
    SLICE_X161Y191       FDSE (Hold_fdse_C_D)         0.047     1.015    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.135%)  route 0.072ns (41.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X161Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[26]/Q
                         net (fo=4, routed)           0.072     1.141    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/p_6_in
    SLICE_X161Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X161Y195       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[2]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X161Y195       FDSE (Hold_fdse_C_D)         0.047     1.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X161Y193       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y193       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[18]/Q
                         net (fo=3, routed)           0.074     1.143    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/p_24_in
    SLICE_X161Y193       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X161Y193       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[10]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X161Y193       FDSE (Hold_fdse_C_D)         0.047     1.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by xcvr_clk_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             xcvr_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_clk_3 rise@0.000ns - xcvr_clk_3 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.354     0.354    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.589     0.969    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y193       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y193       FDSE (Prop_fdse_C_Q)         0.100     1.069 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_pn_data_reg[20]/Q
                         net (fo=3, routed)           0.074     1.143    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/p_26_in
    SLICE_X163Y193       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.394     0.394    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/rx_out_clk_s
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/O
                         net (fo=161, routed)         0.796     1.220    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/clk
    SLICE_X163Y193       FDSE                                         r  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[12]/C
                         clock pessimism             -0.251     0.969    
    SLICE_X163Y193       FDSE (Hold_fdse_C_D)         0.047     1.016    i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_clk_3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y15  i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y22       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xch/i_rx_bufg/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X157Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.000       7.250      SLICE_X155Y200       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.000       7.250      SLICE_X155Y200       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_reg/C
Min Period        n/a     FDSE/C                   n/a            0.750         8.000       7.250      SLICE_X159Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[25]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X157Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X159Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[25]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X155Y195       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[8]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X155Y195       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_data_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X155Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[29]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X155Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/rx_pn_data_reg[31]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y193       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y193       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[11]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y193       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[12]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         4.000       3.600      SLICE_X163Y193       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/tx_data_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X156Y197       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_err_int_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X157Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_match_d_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X155Y194       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_match_z_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X157Y197       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X157Y197       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X157Y197       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X155Y197       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_count_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X156Y197       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_pn_oos_int_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X157Y196       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_pnmon/adc_valid_d_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X156Y199       i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_acc_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.901ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.007ns  (logic 0.204ns (20.251%)  route 0.803ns (79.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
    SLICE_X73Y264        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=1, routed)           0.803     1.007    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[3]
    SLICE_X73Y287        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X73Y287        FDRE (Setup_fdre_C_D)       -0.092     7.908    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.066ns  (logic 0.223ns (20.912%)  route 0.843ns (79.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y294                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
    SLICE_X65Y294        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/Q
                         net (fo=8, routed)           0.843     1.066    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]_0[2]
    SLICE_X67Y290        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y290        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.061ns  (logic 0.223ns (21.020%)  route 0.838ns (78.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
    SLICE_X73Y264        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=2, routed)           0.838     1.061    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
    SLICE_X75Y287        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X75Y287        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.038ns  (logic 0.223ns (21.492%)  route 0.815ns (78.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
    SLICE_X73Y264        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/Q
                         net (fo=2, routed)           0.815     1.038    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[1]
    SLICE_X74Y286        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y286        FDRE (Setup_fdre_C_D)        0.021     8.021    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.024ns  (logic 0.223ns (21.769%)  route 0.801ns (78.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
    SLICE_X73Y264        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=1, routed)           0.801     1.024    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[2]
    SLICE_X74Y286        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y286        FDRE (Setup_fdre_C_D)        0.022     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.924ns  (logic 0.223ns (24.131%)  route 0.701ns (75.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y294                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
    SLICE_X65Y294        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/Q
                         net (fo=7, routed)           0.701     0.924    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]_0[3]
    SLICE_X69Y290        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X69Y290        FDRE (Setup_fdre_C_D)       -0.010     7.990    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.881ns  (logic 0.223ns (25.300%)  route 0.658ns (74.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
    SLICE_X93Y285        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/Q
                         net (fo=15, routed)          0.658     0.881    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[0]
    SLICE_X89Y286        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y286        FDRE (Setup_fdre_C_D)       -0.007     7.993    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.807ns  (logic 0.223ns (27.634%)  route 0.584ns (72.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y294                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]/C
    SLICE_X65Y294        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]/Q
                         net (fo=8, routed)           0.584     0.807    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]_0[1]
    SLICE_X71Y291        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y291        FDRE (Setup_fdre_C_D)       -0.031     7.969    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.748ns  (logic 0.223ns (29.796%)  route 0.525ns (70.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y285                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
    SLICE_X92Y285        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/Q
                         net (fo=6, routed)           0.525     0.748    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[3]
    SLICE_X87Y287        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X87Y287        FDRE (Setup_fdre_C_D)       -0.013     7.987    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.708ns  (logic 0.223ns (31.487%)  route 0.485ns (68.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/C
    SLICE_X93Y285        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/Q
                         net (fo=6, routed)           0.485     0.708    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[2]
    SLICE_X91Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y289        FDRE (Setup_fdre_C_D)       -0.008     7.992    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  7.284    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.901ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.007ns  (logic 0.204ns (20.251%)  route 0.803ns (79.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
    SLICE_X73Y264        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=1, routed)           0.803     1.007    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[3]
    SLICE_X73Y287        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X73Y287        FDRE (Setup_fdre_C_D)       -0.092     7.908    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.066ns  (logic 0.223ns (20.912%)  route 0.843ns (79.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y294                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
    SLICE_X65Y294        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/Q
                         net (fo=8, routed)           0.843     1.066    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]_0[2]
    SLICE_X67Y290        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y290        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.061ns  (logic 0.223ns (21.020%)  route 0.838ns (78.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
    SLICE_X73Y264        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=2, routed)           0.838     1.061    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
    SLICE_X75Y287        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X75Y287        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.038ns  (logic 0.223ns (21.492%)  route 0.815ns (78.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
    SLICE_X73Y264        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/Q
                         net (fo=2, routed)           0.815     1.038    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[1]
    SLICE_X74Y286        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y286        FDRE (Setup_fdre_C_D)        0.021     8.021    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.024ns  (logic 0.223ns (21.769%)  route 0.801ns (78.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
    SLICE_X73Y264        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=1, routed)           0.801     1.024    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[2]
    SLICE_X74Y286        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y286        FDRE (Setup_fdre_C_D)        0.022     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.924ns  (logic 0.223ns (24.131%)  route 0.701ns (75.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y294                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
    SLICE_X65Y294        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/Q
                         net (fo=7, routed)           0.701     0.924    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]_0[3]
    SLICE_X69Y290        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X69Y290        FDRE (Setup_fdre_C_D)       -0.010     7.990    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.881ns  (logic 0.223ns (25.300%)  route 0.658ns (74.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
    SLICE_X93Y285        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/Q
                         net (fo=15, routed)          0.658     0.881    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[0]
    SLICE_X89Y286        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y286        FDRE (Setup_fdre_C_D)       -0.007     7.993    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.807ns  (logic 0.223ns (27.634%)  route 0.584ns (72.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y294                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]/C
    SLICE_X65Y294        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]/Q
                         net (fo=8, routed)           0.584     0.807    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]_0[1]
    SLICE_X71Y291        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y291        FDRE (Setup_fdre_C_D)       -0.031     7.969    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.748ns  (logic 0.223ns (29.796%)  route 0.525ns (70.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y285                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
    SLICE_X92Y285        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/Q
                         net (fo=6, routed)           0.525     0.748    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[3]
    SLICE_X87Y287        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X87Y287        FDRE (Setup_fdre_C_D)       -0.013     7.987    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.708ns  (logic 0.223ns (31.487%)  route 0.485ns (68.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/C
    SLICE_X93Y285        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/Q
                         net (fo=6, routed)           0.485     0.708    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[2]
    SLICE_X91Y289        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y289        FDRE (Setup_fdre_C_D)       -0.008     7.992    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  7.284    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       32.354ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.585ns  (logic 0.204ns (34.888%)  route 0.381ns (65.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X87Y180        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.381     0.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X86Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y180        FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 32.354    

Slack (MET) :             32.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.549ns  (logic 0.204ns (37.177%)  route 0.345ns (62.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X53Y187        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.345     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X53Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y188        FDCE (Setup_fdce_C_D)       -0.088    32.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.912    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                 32.363    

Slack (MET) :             32.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.521ns  (logic 0.236ns (45.287%)  route 0.285ns (54.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X52Y187        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.285     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X54Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y187        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                 32.421    

Slack (MET) :             32.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.583ns  (logic 0.223ns (38.264%)  route 0.360ns (61.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y181                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X87Y181        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.360     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X86Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y181        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                 32.438    

Slack (MET) :             32.453ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.778%)  route 0.284ns (58.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X53Y187        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.284     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X54Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y187        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 32.453    

Slack (MET) :             32.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.513ns  (logic 0.223ns (43.477%)  route 0.290ns (56.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X53Y187        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.290     0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X54Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y187        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                 32.508    

Slack (MET) :             32.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.512ns  (logic 0.223ns (43.588%)  route 0.289ns (56.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X88Y180        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.289     0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X86Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y180        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 32.510    

Slack (MET) :             32.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.563%)  route 0.277ns (55.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X87Y180        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X86Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y181        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 32.522    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        7.316ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.595ns  (logic 0.236ns (39.658%)  route 0.359ns (60.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.359     0.595    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X67Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y245        FDRE (Setup_fdre_C_D)       -0.089     7.911    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.631ns  (logic 0.259ns (41.070%)  route 0.372ns (58.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.372     0.631    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X67Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y245        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.610ns  (logic 0.259ns (42.473%)  route 0.351ns (57.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.351     0.610    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X67Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y245        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.580ns  (logic 0.259ns (44.633%)  route 0.321ns (55.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.321     0.580    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X67Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y245        FDRE (Setup_fdre_C_D)       -0.010     7.990    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.820%)  route 0.323ns (59.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X81Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.323     0.546    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X81Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y251        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.542ns  (logic 0.259ns (47.793%)  route 0.283ns (52.207%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.283     0.542    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X68Y246        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y246        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.528ns  (logic 0.223ns (42.197%)  route 0.305ns (57.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y251                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X84Y251        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.305     0.528    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X83Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y251        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.512ns  (logic 0.223ns (43.569%)  route 0.289ns (56.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X81Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.289     0.512    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X81Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y251        FDRE (Setup_fdre_C_D)       -0.010     7.990    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.487ns  (logic 0.223ns (45.752%)  route 0.264ns (54.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X81Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.264     0.487    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X81Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y251        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.492ns  (logic 0.223ns (45.349%)  route 0.269ns (54.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X81Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.269     0.492    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X82Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y251        FDRE (Setup_fdre_C_D)        0.021     8.021    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  7.529    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        7.316ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.595ns  (logic 0.236ns (39.658%)  route 0.359ns (60.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.359     0.595    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X67Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y245        FDRE (Setup_fdre_C_D)       -0.089     7.911    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.631ns  (logic 0.259ns (41.070%)  route 0.372ns (58.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.372     0.631    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X67Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y245        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.610ns  (logic 0.259ns (42.473%)  route 0.351ns (57.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.351     0.610    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X67Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y245        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.580ns  (logic 0.259ns (44.633%)  route 0.321ns (55.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.321     0.580    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X67Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y245        FDRE (Setup_fdre_C_D)       -0.010     7.990    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.820%)  route 0.323ns (59.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X81Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.323     0.546    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X81Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y251        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.542ns  (logic 0.259ns (47.793%)  route 0.283ns (52.207%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y245                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y245        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.283     0.542    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X68Y246        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y246        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.528ns  (logic 0.223ns (42.197%)  route 0.305ns (57.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y251                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X84Y251        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.305     0.528    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X83Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y251        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.512ns  (logic 0.223ns (43.569%)  route 0.289ns (56.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X81Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.289     0.512    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X81Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y251        FDRE (Setup_fdre_C_D)       -0.010     7.990    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.487ns  (logic 0.223ns (45.752%)  route 0.264ns (54.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X81Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.264     0.487    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X81Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y251        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.492ns  (logic 0.223ns (45.349%)  route 0.269ns (54.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X81Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.269     0.492    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X82Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y251        FDRE (Setup_fdre_C_D)        0.021     8.021    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  7.529    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.308ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.601ns  (logic 0.236ns (39.253%)  route 0.365ns (60.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y181                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X86Y181        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.365     0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X87Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X87Y181        FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.577ns  (logic 0.204ns (35.345%)  route 0.373ns (64.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X85Y181        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.373     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X87Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X87Y180        FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.648ns  (logic 0.223ns (34.404%)  route 0.425ns (65.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y187        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.425     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X55Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y187        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.617ns  (logic 0.259ns (41.949%)  route 0.358ns (58.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X86Y180        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.358     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X87Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X87Y180        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.533ns  (logic 0.204ns (38.260%)  route 0.329ns (61.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X56Y187        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.329     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X53Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X53Y187        FDCE (Setup_fdce_C_D)       -0.089     4.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.905%)  route 0.290ns (55.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X86Y180        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.290     0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X87Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X87Y180        FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.513ns  (logic 0.236ns (45.970%)  route 0.277ns (54.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X54Y187        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277     0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X53Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X53Y187        FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.548ns  (logic 0.223ns (40.704%)  route 0.325ns (59.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y187        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.325     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X55Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y187        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  4.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack        5.647ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.417ns  (logic 0.825ns (34.130%)  route 1.592ns (65.870%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.568     1.264    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X85Y287        LUT4 (Prop_lut4_I2_O)        0.043     1.307 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=19, routed)          0.658     1.965    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X86Y291        LUT5 (Prop_lut5_I0_O)        0.043     2.008 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3/O
                         net (fo=1, routed)           0.367     2.374    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3_n_2
    SLICE_X86Y291        LUT6 (Prop_lut6_I4_O)        0.043     2.417 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000     2.417    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_2
    SLICE_X86Y291        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X86Y291        FDRE (Setup_fdre_C_D)        0.064     8.064    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.279ns  (logic 0.782ns (34.320%)  route 1.497ns (65.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.568     1.264    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X85Y287        LUT4 (Prop_lut4_I2_O)        0.043     1.307 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=19, routed)          0.654     1.961    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X86Y291        LUT5 (Prop_lut5_I4_O)        0.043     2.004 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_1/O
                         net (fo=2, routed)           0.275     2.279    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[2]
    SLICE_X85Y290        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X85Y290        FDRE (Setup_fdre_C_D)       -0.031     7.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  5.690    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack        4.341ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.069%)  route 0.362ns (63.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X87Y252        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.362     0.566    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X87Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X87Y251        FDRE (Setup_fdre_C_D)       -0.093     4.907    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.999%)  route 0.364ns (62.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y253                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X84Y253        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.364     0.587    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X85Y253        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y253        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.583ns  (logic 0.223ns (38.223%)  route 0.360ns (61.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.360     0.583    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X87Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X87Y251        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.606%)  route 0.286ns (58.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X65Y244        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.286     0.490    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y245        FDRE (Setup_fdre_C_D)       -0.092     4.908    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.547ns  (logic 0.223ns (40.796%)  route 0.324ns (59.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y253                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X84Y253        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.324     0.547    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X85Y253        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y253        FDRE (Setup_fdre_C_D)       -0.010     4.990    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.524ns  (logic 0.223ns (42.570%)  route 0.301ns (57.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.301     0.524    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X65Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y245        FDRE (Setup_fdre_C_D)       -0.010     4.990    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.790%)  route 0.298ns (57.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y253                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X84Y253        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.298     0.521    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X84Y252        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y252        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.057%)  route 0.272ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.272     0.495    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X64Y245        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.491ns  (logic 0.223ns (45.442%)  route 0.268ns (54.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.268     0.491    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X65Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y245        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.257%)  route 0.270ns (54.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.270     0.493    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X62Y244        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X62Y244        FDRE (Setup_fdre_C_D)        0.021     5.021    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  4.528    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        5.647ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.417ns  (logic 0.825ns (34.130%)  route 1.592ns (65.870%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.568     1.264    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X85Y287        LUT4 (Prop_lut4_I2_O)        0.043     1.307 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=19, routed)          0.658     1.965    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X86Y291        LUT5 (Prop_lut5_I0_O)        0.043     2.008 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3/O
                         net (fo=1, routed)           0.367     2.374    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3_n_2
    SLICE_X86Y291        LUT6 (Prop_lut6_I4_O)        0.043     2.417 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000     2.417    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_2
    SLICE_X86Y291        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X86Y291        FDRE (Setup_fdre_C_D)        0.064     8.064    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.134ns  (logic 0.782ns (36.647%)  route 1.352ns (63.353%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.400     1.096    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X90Y286        LUT5 (Prop_lut5_I2_O)        0.043     1.139 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=15, routed)          0.119     1.259    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X90Y286        LUT5 (Prop_lut5_I0_O)        0.043     1.302 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.832     2.134    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X89Y293        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y293        FDRE (Setup_fdre_C_CE)      -0.201     7.799    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.279ns  (logic 0.782ns (34.320%)  route 1.497ns (65.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X86Y290        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=11, routed)          0.568     1.264    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X85Y287        LUT4 (Prop_lut4_I2_O)        0.043     1.307 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=19, routed)          0.654     1.961    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X86Y291        LUT5 (Prop_lut5_I4_O)        0.043     2.004 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_1/O
                         net (fo=2, routed)           0.275     2.279    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[2]
    SLICE_X85Y290        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X85Y290        FDRE (Setup_fdre_C_D)       -0.031     7.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  5.690    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        4.341ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.069%)  route 0.362ns (63.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X87Y252        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.362     0.566    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X87Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X87Y251        FDRE (Setup_fdre_C_D)       -0.093     4.907    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.999%)  route 0.364ns (62.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y253                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X84Y253        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.364     0.587    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X85Y253        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y253        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.583ns  (logic 0.223ns (38.223%)  route 0.360ns (61.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y252                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y252        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.360     0.583    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X87Y251        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X87Y251        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.606%)  route 0.286ns (58.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X65Y244        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.286     0.490    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y245        FDRE (Setup_fdre_C_D)       -0.092     4.908    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.547ns  (logic 0.223ns (40.796%)  route 0.324ns (59.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y253                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X84Y253        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.324     0.547    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X85Y253        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y253        FDRE (Setup_fdre_C_D)       -0.010     4.990    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.524ns  (logic 0.223ns (42.570%)  route 0.301ns (57.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.301     0.524    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X65Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y245        FDRE (Setup_fdre_C_D)       -0.010     4.990    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.790%)  route 0.298ns (57.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y253                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X84Y253        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.298     0.521    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X84Y252        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y252        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.057%)  route 0.272ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.272     0.495    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X64Y245        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.491ns  (logic 0.223ns (45.442%)  route 0.268ns (54.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.268     0.491    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X65Y245        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y245        FDRE (Setup_fdre_C_D)       -0.009     4.991    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.257%)  route 0.270ns (54.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y244                                     0.000     0.000 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y244        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.270     0.493    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X62Y244        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X62Y244        FDRE (Setup_fdre_C_D)        0.021     5.021    i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  4.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       14.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.266ns (17.359%)  route 1.266ns (82.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 24.197 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.277     9.621    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.664 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.989    10.653    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X95Y252        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.355    24.197    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X95Y252        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/C
                         clock pessimism              0.895    25.092    
                         clock uncertainty           -0.035    25.057    
    SLICE_X95Y252        FDCE (Recov_fdce_C_CLR)     -0.212    24.845    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.845    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.266ns (17.359%)  route 1.266ns (82.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 24.197 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.277     9.621    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.664 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.989    10.653    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X95Y252        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.355    24.197    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X95Y252        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/C
                         clock pessimism              0.895    25.092    
                         clock uncertainty           -0.035    25.057    
    SLICE_X95Y252        FDCE (Recov_fdce_C_CLR)     -0.212    24.845    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.845    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 24.195 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    24.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism              0.895    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    24.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         24.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 14.217    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 24.195 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    24.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
                         clock pessimism              0.895    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    24.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         24.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 14.217    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 24.195 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    24.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/C
                         clock pessimism              0.895    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    24.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         24.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 14.217    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 24.195 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    24.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/C
                         clock pessimism              0.895    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    24.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         24.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 14.217    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 24.195 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    24.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/C
                         clock pessimism              0.895    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    24.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg
  -------------------------------------------------------------------
                         required time                         24.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 14.217    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 24.195 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    24.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C
                         clock pessimism              0.895    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    24.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]
  -------------------------------------------------------------------
                         required time                         24.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 14.217    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 24.195 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    24.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/C
                         clock pessimism              0.895    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    24.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg
  -------------------------------------------------------------------
                         required time                         24.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 14.217    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.266ns (17.359%)  route 1.266ns (82.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 24.197 - 16.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.277     9.621    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.664 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.989    10.653    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X94Y252        FDPE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    J14                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    16.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    18.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    19.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    20.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.614    21.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.374    22.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    22.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.355    24.197    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X94Y252        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/C
                         clock pessimism              0.895    25.092    
                         clock uncertainty           -0.035    25.057    
    SLICE_X94Y252        FDPE (Recov_fdpe_C_PRE)     -0.187    24.870    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                 14.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.400%)  route 0.357ns (73.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.217     5.006    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y261        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.931     5.304    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y261        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C
                         clock pessimism             -0.766     4.538    
    SLICE_X90Y261        FDCE (Remov_fdce_C_CLR)     -0.050     4.488    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           5.006    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.400%)  route 0.357ns (73.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.217     5.006    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y261        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.931     5.304    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y261        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/C
                         clock pessimism             -0.766     4.538    
    SLICE_X90Y261        FDCE (Remov_fdce_C_CLR)     -0.050     4.488    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           5.006    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.400%)  route 0.357ns (73.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.217     5.006    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y261        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.931     5.304    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y261        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[0]/C
                         clock pessimism             -0.766     4.538    
    SLICE_X90Y261        FDCE (Remov_fdce_C_CLR)     -0.050     4.488    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           5.006    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.848%)  route 0.387ns (75.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.236     4.856    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.884 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.152     5.036    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X90Y266        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.926     5.299    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X90Y266        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[0]/C
                         clock pessimism             -0.766     4.533    
    SLICE_X90Y266        FDCE (Remov_fdce_C_CLR)     -0.050     4.483    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.848%)  route 0.387ns (75.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.236     4.856    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.884 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.152     5.036    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X90Y266        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.926     5.299    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X90Y266        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[1]/C
                         clock pessimism             -0.766     4.533    
    SLICE_X90Y266        FDCE (Remov_fdce_C_CLR)     -0.050     4.483    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.848%)  route 0.387ns (75.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.236     4.856    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.884 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.152     5.036    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X90Y266        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.926     5.299    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X90Y266        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/C
                         clock pessimism             -0.766     4.533    
    SLICE_X90Y266        FDCE (Remov_fdce_C_CLR)     -0.050     4.483    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.848%)  route 0.387ns (75.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.236     4.856    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.884 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.152     5.036    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X90Y266        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.926     5.299    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X90Y266        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[3]/C
                         clock pessimism             -0.766     4.533    
    SLICE_X90Y266        FDCE (Remov_fdce_C_CLR)     -0.050     4.483    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.231%)  route 0.400ns (75.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.260     5.049    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y262        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y262        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[2]/C
                         clock pessimism             -0.766     4.536    
    SLICE_X90Y262        FDCE (Remov_fdce_C_CLR)     -0.050     4.486    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.231%)  route 0.400ns (75.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.260     5.049    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y262        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y262        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[3]/C
                         clock pessimism             -0.766     4.536    
    SLICE_X90Y262        FDCE (Remov_fdce_C_CLR)     -0.050     4.486    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.231%)  route 0.400ns (75.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.260     5.049    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y262        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y24           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y262        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/C
                         clock pessimism             -0.766     4.536    
    SLICE_X90Y262        FDCE (Remov_fdce_C_CLR)     -0.050     4.486    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  0.563    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        6.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.266ns (17.359%)  route 1.266ns (82.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 16.197 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.277     9.621    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.664 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.989    10.653    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X95Y252        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.355    16.197    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X95Y252        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/C
                         clock pessimism              0.895    17.092    
                         clock uncertainty           -0.035    17.057    
    SLICE_X95Y252        FDCE (Recov_fdce_C_CLR)     -0.212    16.845    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.845    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.266ns (17.359%)  route 1.266ns (82.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 16.197 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.277     9.621    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.664 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.989    10.653    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X95Y252        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.355    16.197    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X95Y252        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/C
                         clock pessimism              0.895    17.092    
                         clock uncertainty           -0.035    17.057    
    SLICE_X95Y252        FDCE (Recov_fdce_C_CLR)     -0.212    16.845    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.845    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 16.195 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    16.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism              0.895    17.090    
                         clock uncertainty           -0.035    17.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    16.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 16.195 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    16.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
                         clock pessimism              0.895    17.090    
                         clock uncertainty           -0.035    17.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    16.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 16.195 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    16.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/C
                         clock pessimism              0.895    17.090    
                         clock uncertainty           -0.035    17.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    16.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 16.195 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    16.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/C
                         clock pessimism              0.895    17.090    
                         clock uncertainty           -0.035    17.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    16.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 16.195 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    16.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/C
                         clock pessimism              0.895    17.090    
                         clock uncertainty           -0.035    17.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    16.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 16.195 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    16.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C
                         clock pessimism              0.895    17.090    
                         clock uncertainty           -0.035    17.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    16.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.266ns (17.667%)  route 1.240ns (82.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 16.195 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.446     9.789    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.832 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.794    10.626    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X95Y259        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.353    16.195    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X95Y259        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/C
                         clock pessimism              0.895    17.090    
                         clock uncertainty           -0.035    17.055    
    SLICE_X95Y259        FDCE (Recov_fdce_C_CLR)     -0.212    16.843    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.266ns (17.359%)  route 1.266ns (82.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 16.197 - 8.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.938     5.312    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.650     5.962 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.529     7.491    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.584 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.536     9.120    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.223     9.343 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.277     9.621    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.043     9.664 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.989    10.653    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X94Y252        FDPE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    J14                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     8.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.692    12.771    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.614    13.385 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.374    14.759    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    14.842 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         1.355    16.197    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X94Y252        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/C
                         clock pessimism              0.895    17.092    
                         clock uncertainty           -0.035    17.057    
    SLICE_X94Y252        FDPE (Recov_fdpe_C_PRE)     -0.187    16.870    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         16.870    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  6.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.400%)  route 0.357ns (73.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.217     5.006    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y261        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.931     5.304    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y261        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C
                         clock pessimism             -0.766     4.538    
    SLICE_X90Y261        FDCE (Remov_fdce_C_CLR)     -0.050     4.488    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           5.006    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.400%)  route 0.357ns (73.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.217     5.006    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y261        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.931     5.304    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y261        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/C
                         clock pessimism             -0.766     4.538    
    SLICE_X90Y261        FDCE (Remov_fdce_C_CLR)     -0.050     4.488    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           5.006    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.400%)  route 0.357ns (73.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.217     5.006    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y261        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.931     5.304    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y261        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[0]/C
                         clock pessimism             -0.766     4.538    
    SLICE_X90Y261        FDCE (Remov_fdce_C_CLR)     -0.050     4.488    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           5.006    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.848%)  route 0.387ns (75.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.236     4.856    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.884 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.152     5.036    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X90Y266        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.926     5.299    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X90Y266        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[0]/C
                         clock pessimism             -0.766     4.533    
    SLICE_X90Y266        FDCE (Remov_fdce_C_CLR)     -0.050     4.483    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.848%)  route 0.387ns (75.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.236     4.856    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.884 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.152     5.036    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X90Y266        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.926     5.299    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X90Y266        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[1]/C
                         clock pessimism             -0.766     4.533    
    SLICE_X90Y266        FDCE (Remov_fdce_C_CLR)     -0.050     4.483    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.848%)  route 0.387ns (75.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.236     4.856    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.884 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.152     5.036    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X90Y266        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.926     5.299    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X90Y266        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/C
                         clock pessimism             -0.766     4.533    
    SLICE_X90Y266        FDCE (Remov_fdce_C_CLR)     -0.050     4.483    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.848%)  route 0.387ns (75.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.236     4.856    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.884 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.152     5.036    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_2
    SLICE_X90Y266        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.926     5.299    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X90Y266        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[3]/C
                         clock pessimism             -0.766     4.533    
    SLICE_X90Y266        FDCE (Remov_fdce_C_CLR)     -0.050     4.483    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.231%)  route 0.400ns (75.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.260     5.049    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y262        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y262        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[2]/C
                         clock pessimism             -0.766     4.536    
    SLICE_X90Y262        FDCE (Remov_fdce_C_CLR)     -0.050     4.486    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.231%)  route 0.400ns (75.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.260     5.049    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y262        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y262        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[3]/C
                         clock pessimism             -0.766     4.536    
    SLICE_X90Y262        FDCE (Remov_fdce_C_CLR)     -0.050     4.486    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.231%)  route 0.400ns (75.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.903     2.648    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.223     2.871 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.942     3.813    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.839 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.682     4.521    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X92Y266        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.100     4.621 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.140     4.761    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X92Y266        LUT1 (Prop_lut1_I0_O)        0.028     4.789 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.260     5.049    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_2
    SLICE_X90Y262        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.177     3.089    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.251     3.340 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.003     4.343    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y24       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     4.373 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=838, routed)         0.929     5.302    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X90Y262        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/C
                         clock pessimism             -0.766     4.536    
    SLICE_X90Y262        FDCE (Remov_fdce_C_CLR)     -0.050     4.486    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  0.563    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.266ns (3.150%)  route 8.179ns (96.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.435    11.586    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X104Y245       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X104Y245       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[4]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X104Y245       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.266ns (3.150%)  route 8.179ns (96.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.435    11.586    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X104Y245       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X104Y245       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[5]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X104Y245       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.266ns (3.150%)  route 8.179ns (96.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.435    11.586    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X104Y245       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X104Y245       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[6]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X104Y245       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.266ns (3.150%)  route 8.179ns (96.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.435    11.586    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X104Y245       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X104Y245       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[7]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X104Y245       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 0.266ns (3.151%)  route 8.176ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.433    11.583    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X105Y245       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X105Y245       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[0]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X105Y245       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 0.266ns (3.151%)  route 8.176ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.433    11.583    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X105Y245       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X105Y245       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[1]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X105Y245       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 0.266ns (3.151%)  route 8.176ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.433    11.583    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X105Y245       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X105Y245       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[3]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X105Y245       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.266ns (3.177%)  route 8.106ns (96.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.362    11.513    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X104Y244       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X104Y244       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[0]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X104Y244       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.266ns (3.177%)  route 8.106ns (96.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.362    11.513    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X104Y244       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X104Y244       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[1]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X104Y244       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.266ns (3.177%)  route 8.106ns (96.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 12.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.709     3.141    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.223     3.364 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         3.744     7.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X146Y314       LUT1 (Prop_lut1_I0_O)        0.043     7.151 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2829, routed)        4.362    11.513    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X104Y244       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.233    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X104Y244       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[2]/C
                         clock pessimism              0.151    12.708    
                         clock uncertainty           -0.154    12.554    
    SLICE_X104Y244       FDCE (Recov_fdce_C_CLR)     -0.212    12.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  0.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.128ns (6.873%)  route 1.734ns (93.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.114     3.386    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/SR[0]
    SLICE_X96Y305        FDCE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/s_axi_aclk
    SLICE_X96Y305        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[23]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X96Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.677    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.128ns (6.873%)  route 1.734ns (93.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.114     3.386    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/SR[0]
    SLICE_X96Y305        FDCE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/s_axi_aclk
    SLICE_X96Y305        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[25]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X96Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.677    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.128ns (6.873%)  route 1.734ns (93.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.114     3.386    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/SR[0]
    SLICE_X96Y305        FDCE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/s_axi_aclk
    SLICE_X96Y305        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[27]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X96Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.677    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_gp_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.128ns (6.873%)  route 1.734ns (93.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.114     3.386    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/SR[0]
    SLICE_X97Y305        FDCE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/s_axi_aclk
    SLICE_X97Y305        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[23]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X97Y305        FDCE (Remov_fdce_C_CLR)     -0.069     1.658    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.128ns (6.873%)  route 1.734ns (93.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.114     3.386    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/SR[0]
    SLICE_X97Y305        FDCE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/s_axi_aclk
    SLICE_X97Y305        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[25]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X97Y305        FDCE (Remov_fdce_C_CLR)     -0.069     1.658    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.128ns (6.873%)  route 1.734ns (93.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.114     3.386    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/SR[0]
    SLICE_X97Y305        FDCE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/s_axi_aclk
    SLICE_X97Y305        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[27]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X97Y305        FDCE (Remov_fdce_C_CLR)     -0.069     1.658    i_system_wrapper/system_i/axi_gpreg/inst/g_io[0].i_gpreg_io/up_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb_reg[19]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.128ns (6.661%)  route 1.794ns (93.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.174     3.446    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/SR[0]
    SLICE_X96Y304        FDPE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aclk
    SLICE_X96Y304        FDPE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb_reg[19]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X96Y304        FDPE (Remov_fdpe_C_PRE)     -0.052     1.675    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.128ns (6.713%)  route 1.779ns (93.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.159     3.431    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io_n_3
    SLICE_X97Y306        FDCE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/s_axi_aclk
    SLICE_X97Y306        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[23]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X97Y306        FDCE (Remov_fdce_C_CLR)     -0.069     1.658    i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.128ns (6.713%)  route 1.779ns (93.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.159     3.431    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io_n_3
    SLICE_X97Y306        FDCE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/s_axi_aclk
    SLICE_X97Y306        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[24]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X97Y306        FDCE (Remov_fdce_C_CLR)     -0.069     1.658    i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.128ns (6.713%)  route 1.779ns (93.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       0.773     1.524    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y346        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y346        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=173, routed)         1.620     3.244    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn
    SLICE_X97Y305        LUT1 (Prop_lut1_I0_O)        0.028     3.272 f  i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/up_gp_ioenb[31]_i_2/O
                         net (fo=655, routed)         0.159     3.431    i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io_n_3
    SLICE_X97Y306        FDCE                                         f  i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10881, routed)       1.044     1.843    i_system_wrapper/system_i/axi_gpreg/inst/s_axi_aclk
    SLICE_X97Y306        FDCE                                         r  i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[25]/C
                         clock pessimism             -0.116     1.727    
    SLICE_X97Y306        FDCE (Remov_fdce_C_CLR)     -0.069     1.658    i_system_wrapper/system_i/axi_gpreg/inst/up_scratch_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  1.773    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[16]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.309ns (10.518%)  route 2.629ns (89.482%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 7.560 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.518     5.777    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X40Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.236     7.560    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X40Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[16]/C
                         clock pessimism              0.231     7.791    
                         clock uncertainty           -0.083     7.708    
    SLICE_X40Y202        FDPE (Recov_fdpe_C_PRE)     -0.178     7.530    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[16]
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[24]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.309ns (10.518%)  route 2.629ns (89.482%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 7.560 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.518     5.777    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X40Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.236     7.560    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X40Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[24]/C
                         clock pessimism              0.231     7.791    
                         clock uncertainty           -0.083     7.708    
    SLICE_X40Y202        FDPE (Recov_fdpe_C_PRE)     -0.178     7.530    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[24]
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.309ns (10.526%)  route 2.627ns (89.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 7.560 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.516     5.775    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X41Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.236     7.560    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X41Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[1]/C
                         clock pessimism              0.231     7.791    
                         clock uncertainty           -0.083     7.708    
    SLICE_X41Y202        FDPE (Recov_fdpe_C_PRE)     -0.178     7.530    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[8]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.309ns (10.526%)  route 2.627ns (89.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 7.560 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.516     5.775    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X41Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.236     7.560    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X41Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[8]/C
                         clock pessimism              0.231     7.791    
                         clock uncertainty           -0.083     7.708    
    SLICE_X41Y202        FDPE (Recov_fdpe_C_PRE)     -0.178     7.530    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[9]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.309ns (10.526%)  route 2.627ns (89.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 7.560 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.516     5.775    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X41Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.236     7.560    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X41Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[9]/C
                         clock pessimism              0.231     7.791    
                         clock uncertainty           -0.083     7.708    
    SLICE_X41Y202        FDPE (Recov_fdpe_C_PRE)     -0.178     7.530    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[22]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.309ns (10.842%)  route 2.541ns (89.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 7.561 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.430     5.689    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X38Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.237     7.561    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X38Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[22]/C
                         clock pessimism              0.231     7.792    
                         clock uncertainty           -0.083     7.709    
    SLICE_X38Y202        FDPE (Recov_fdpe_C_PRE)     -0.187     7.522    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[22]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[31]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.309ns (10.842%)  route 2.541ns (89.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 7.561 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.430     5.689    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X38Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.237     7.561    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X38Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[31]/C
                         clock pessimism              0.231     7.792    
                         clock uncertainty           -0.083     7.709    
    SLICE_X38Y202        FDPE (Recov_fdpe_C_PRE)     -0.187     7.522    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[31]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.309ns (10.842%)  route 2.541ns (89.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 7.561 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.430     5.689    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X38Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.237     7.561    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X38Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[3]/C
                         clock pessimism              0.231     7.792    
                         clock uncertainty           -0.083     7.709    
    SLICE_X38Y202        FDPE (Recov_fdpe_C_PRE)     -0.187     7.522    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[11]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.309ns (10.842%)  route 2.541ns (89.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 7.561 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.430     5.689    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X39Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.237     7.561    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X39Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[11]/C
                         clock pessimism              0.231     7.792    
                         clock uncertainty           -0.083     7.709    
    SLICE_X39Y202        FDPE (Recov_fdpe_C_PRE)     -0.178     7.531    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[19]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.309ns (10.842%)  route 2.541ns (89.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 7.561 - 5.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.407     2.839    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/s00_axi_aclk
    SLICE_X44Y248        FDRE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.223     3.062 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.047     4.109    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/slv_reg0
    SLICE_X52Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.152 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/dot11_i_i_2/O
                         net (fo=543, routed)         1.064     5.216    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/reset
    SLICE_X44Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.259 f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.430     5.689    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/rst0
    SLICE_X39Y202        FDPE                                         f  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       1.237     7.561    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/clock
    SLICE_X39Y202        FDPE                                         r  i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[19]/C
                         clock pessimism              0.231     7.792    
                         clock uncertainty           -0.083     7.709    
    SLICE_X39Y202        FDPE (Recov_fdpe_C_PRE)     -0.178     7.531    i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.042%)  route 0.104ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X86Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.724     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X86Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.240     1.283    
    SLICE_X86Y180        FDCE (Remov_fdce_C_CLR)     -0.050     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.042%)  route 0.104ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X86Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.724     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X86Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.240     1.283    
    SLICE_X86Y180        FDCE (Remov_fdce_C_CLR)     -0.050     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.042%)  route 0.104ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X86Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.724     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X86Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.240     1.283    
    SLICE_X86Y180        FDCE (Remov_fdce_C_CLR)     -0.050     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.042%)  route 0.104ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X86Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.724     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X86Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.240     1.283    
    SLICE_X86Y180        FDCE (Remov_fdce_C_CLR)     -0.050     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.042%)  route 0.104ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.724     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.240     1.283    
    SLICE_X86Y180        FDCE (Remov_fdce_C_CLR)     -0.050     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.042%)  route 0.104ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.724     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.240     1.283    
    SLICE_X86Y180        FDCE (Remov_fdce_C_CLR)     -0.050     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.771%)  route 0.105ns (51.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X84Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.725     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.240     1.284    
    SLICE_X84Y181        FDCE (Remov_fdce_C_CLR)     -0.069     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.771%)  route 0.105ns (51.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X84Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.725     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.240     1.284    
    SLICE_X84Y181        FDCE (Remov_fdce_C_CLR)     -0.069     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.771%)  route 0.105ns (51.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X84Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.725     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.240     1.284    
    SLICE_X84Y181        FDCE (Remov_fdce_C_CLR)     -0.069     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.771%)  route 0.105ns (51.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.520     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDPE (Prop_fdpe_C_Q)         0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X84Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=50410, routed)       0.725     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.240     1.284    
    SLICE_X84Y181        FDCE (Remov_fdce_C_CLR)     -0.069     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.352ns (12.217%)  route 2.529ns (87.783%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     8.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y188        FDCE (Recov_fdce_C_CLR)     -0.187    38.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.081    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 29.625    

Slack (MET) :             29.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.352ns (12.217%)  route 2.529ns (87.783%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     8.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y188        FDCE (Recov_fdce_C_CLR)     -0.187    38.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.081    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 29.625    

Slack (MET) :             29.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.352ns (12.217%)  route 2.529ns (87.783%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     8.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y188        FDCE (Recov_fdce_C_CLR)     -0.154    38.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 29.658    

Slack (MET) :             29.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.352ns (12.217%)  route 2.529ns (87.783%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     8.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y188        FDCE (Recov_fdce_C_CLR)     -0.154    38.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 29.658    

Slack (MET) :             29.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.352ns (12.217%)  route 2.529ns (87.783%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     8.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y188        FDCE (Recov_fdce_C_CLR)     -0.154    38.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 29.658    

Slack (MET) :             29.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.352ns (12.217%)  route 2.529ns (87.783%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     8.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y188        FDCE (Recov_fdce_C_CLR)     -0.154    38.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 29.658    

Slack (MET) :             29.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.352ns (12.590%)  route 2.444ns (87.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y187        FDCE (Recov_fdce_C_CLR)     -0.154    38.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 29.744    

Slack (MET) :             29.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.352ns (12.590%)  route 2.444ns (87.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y187        FDCE (Recov_fdce_C_CLR)     -0.154    38.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 29.744    

Slack (MET) :             29.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.352ns (12.590%)  route 2.444ns (87.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y187        FDCE (Recov_fdce_C_CLR)     -0.154    38.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 29.744    

Slack (MET) :             29.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.352ns (12.590%)  route 2.444ns (87.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 37.672 - 33.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.383     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_fdre_C_Q)         0.223     5.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X85Y210        LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.516     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y210        LUT4 (Prop_lut4_I3_O)        0.043     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.047     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y188        LUT1 (Prop_lut1_I0_O)        0.043     7.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.099    37.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.632    38.304    
                         clock uncertainty           -0.035    38.268    
    SLICE_X98Y187        FDCE (Recov_fdce_C_CLR)     -0.154    38.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 29.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.404%)  route 0.225ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.225     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.733     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.385     3.049    
    SLICE_X79Y182        FDCE (Remov_fdce_C_CLR)     -0.069     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.404%)  route 0.225ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.225     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.733     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.385     3.049    
    SLICE_X79Y182        FDCE (Remov_fdce_C_CLR)     -0.069     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.404%)  route 0.225ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.225     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.733     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.385     3.049    
    SLICE_X79Y182        FDCE (Remov_fdce_C_CLR)     -0.069     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.404%)  route 0.225ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.225     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.733     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.385     3.049    
    SLICE_X79Y182        FDCE (Remov_fdce_C_CLR)     -0.069     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.404%)  route 0.225ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.225     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.733     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.385     3.049    
    SLICE_X79Y182        FDCE (Remov_fdce_C_CLR)     -0.069     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.404%)  route 0.225ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.225     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.733     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.385     3.049    
    SLICE_X79Y182        FDCE (Remov_fdce_C_CLR)     -0.069     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.404%)  route 0.225ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.225     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.733     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.385     3.049    
    SLICE_X79Y182        FDCE (Remov_fdce_C_CLR)     -0.069     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.226%)  route 0.260ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.260     3.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.732     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.385     3.048    
    SLICE_X79Y181        FDCE (Remov_fdce_C_CLR)     -0.069     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.226%)  route 0.260ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.260     3.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.732     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.385     3.048    
    SLICE_X79Y181        FDCE (Remov_fdce_C_CLR)     -0.069     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.226%)  route 0.260ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.523     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X90Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.260     3.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X79Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.732     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.385     3.048    
    SLICE_X79Y181        FDCE (Remov_fdce_C_CLR)     -0.069     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[71]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.204ns (6.628%)  route 2.874ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 8.320 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.874     8.020    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X134Y233       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.241     8.320    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X134Y233       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[71]/C
                         clock pessimism              0.338     8.658    
                         clock uncertainty           -0.035     8.623    
    SLICE_X134Y233       FDCE (Recov_fdce_C_CLR)     -0.295     8.328    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[71]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.204ns (6.628%)  route 2.874ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 8.320 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.874     8.020    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X134Y233       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.241     8.320    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X134Y233       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]/C
                         clock pessimism              0.338     8.658    
                         clock uncertainty           -0.035     8.623    
    SLICE_X134Y233       FDCE (Recov_fdce_C_CLR)     -0.295     8.328    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.204ns (6.628%)  route 2.874ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 8.320 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.874     8.020    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X134Y233       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.241     8.320    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X134Y233       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/C
                         clock pessimism              0.338     8.658    
                         clock uncertainty           -0.035     8.623    
    SLICE_X134Y233       FDCE (Recov_fdce_C_CLR)     -0.295     8.328    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[78]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.204ns (6.628%)  route 2.874ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 8.320 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.874     8.020    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X134Y233       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.241     8.320    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X134Y233       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[78]/C
                         clock pessimism              0.338     8.658    
                         clock uncertainty           -0.035     8.623    
    SLICE_X134Y233       FDCE (Recov_fdce_C_CLR)     -0.295     8.328    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[78]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.204ns (6.658%)  route 2.860ns (93.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 8.325 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.860     8.006    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X132Y241       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.246     8.325    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X132Y241       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]/C
                         clock pessimism              0.338     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X132Y241       FDCE (Recov_fdce_C_CLR)     -0.295     8.333    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[119]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.204ns (6.658%)  route 2.860ns (93.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 8.325 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.860     8.006    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X132Y241       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[119]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.246     8.325    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X132Y241       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[119]/C
                         clock pessimism              0.338     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X132Y241       FDCE (Recov_fdce_C_CLR)     -0.295     8.333    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[119]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[129]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.204ns (6.658%)  route 2.860ns (93.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 8.325 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.860     8.006    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X132Y241       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[129]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.246     8.325    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X132Y241       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[129]/C
                         clock pessimism              0.338     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X132Y241       FDCE (Recov_fdce_C_CLR)     -0.295     8.333    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[129]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[126]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.204ns (6.663%)  route 2.858ns (93.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 8.325 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.858     8.004    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X133Y241       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.246     8.325    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X133Y241       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[126]/C
                         clock pessimism              0.338     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X133Y241       FDCE (Recov_fdce_C_CLR)     -0.295     8.333    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[126]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[128]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.204ns (6.663%)  route 2.858ns (93.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 8.325 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.858     8.004    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X133Y241       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[128]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.246     8.325    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X133Y241       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[128]/C
                         clock pessimism              0.338     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X133Y241       FDCE (Recov_fdce_C_CLR)     -0.295     8.333    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[128]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[130]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.204ns (6.663%)  route 2.858ns (93.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 8.325 - 4.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.354     3.281    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.374 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.568     4.942    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.204     5.146 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         2.858     8.004    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X133Y241       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[130]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.171     6.996    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.079 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       1.246     8.325    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X133Y241       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[130]/C
                         clock pessimism              0.338     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X133Y241       FDCE (Recov_fdce_C_CLR)     -0.295     8.333    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[130]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[109]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.003%)  route 0.117ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.746     2.491    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X147Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y258       FDRE (Prop_fdre_C_Q)         0.100     2.591 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=338, routed)         0.117     2.708    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X149Y258       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.993     2.905    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X149Y258       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[109]/C
                         clock pessimism             -0.400     2.505    
    SLICE_X149Y258       FDCE (Remov_fdce_C_CLR)     -0.069     2.436    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[109]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[113]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.003%)  route 0.117ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.746     2.491    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X147Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y258       FDRE (Prop_fdre_C_Q)         0.100     2.591 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=338, routed)         0.117     2.708    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X149Y258       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[113]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.993     2.905    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X149Y258       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[113]/C
                         clock pessimism             -0.400     2.505    
    SLICE_X149Y258       FDCE (Remov_fdce_C_CLR)     -0.069     2.436    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[113]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[115]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.003%)  route 0.117ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.746     2.491    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X147Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y258       FDRE (Prop_fdre_C_Q)         0.100     2.591 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=338, routed)         0.117     2.708    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X149Y258       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[115]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.993     2.905    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X149Y258       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[115]/C
                         clock pessimism             -0.400     2.505    
    SLICE_X149Y258       FDCE (Remov_fdce_C_CLR)     -0.069     2.436    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[115]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[67]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.003%)  route 0.117ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.746     2.491    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X147Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y258       FDRE (Prop_fdre_C_Q)         0.100     2.591 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=338, routed)         0.117     2.708    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X149Y258       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.993     2.905    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X149Y258       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[67]/C
                         clock pessimism             -0.400     2.505    
    SLICE_X149Y258       FDCE (Remov_fdce_C_CLR)     -0.069     2.436    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[67]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.410%)  route 0.114ns (55.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.708     2.453    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X116Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y258       FDRE (Prop_fdre_C_Q)         0.091     2.544 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_replica/Q
                         net (fo=363, routed)         0.114     2.658    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/rst_repN_alias
    SLICE_X117Y259       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.954     2.866    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X117Y259       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/C
                         clock pessimism             -0.399     2.467    
    SLICE_X117Y259       FDCE (Remov_fdce_C_CLR)     -0.107     2.360    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[111]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.269%)  route 0.161ns (61.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.746     2.491    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X147Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y258       FDRE (Prop_fdre_C_Q)         0.100     2.591 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=338, routed)         0.161     2.752    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X149Y256       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[111]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.994     2.906    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X149Y256       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[111]/C
                         clock pessimism             -0.400     2.506    
    SLICE_X149Y256       FDCE (Remov_fdce_C_CLR)     -0.069     2.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[111]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[114]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.269%)  route 0.161ns (61.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.746     2.491    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X147Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y258       FDRE (Prop_fdre_C_Q)         0.100     2.591 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=338, routed)         0.161     2.752    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X149Y256       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[114]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.994     2.906    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X149Y256       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[114]/C
                         clock pessimism             -0.400     2.506    
    SLICE_X149Y256       FDCE (Remov_fdce_C_CLR)     -0.069     2.437    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[114]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[112]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.299%)  route 0.183ns (64.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.746     2.491    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X147Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y258       FDRE (Prop_fdre_C_Q)         0.100     2.591 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=338, routed)         0.183     2.774    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X144Y256       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[112]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.993     2.905    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X144Y256       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[112]/C
                         clock pessimism             -0.380     2.525    
    SLICE_X144Y256       FDCE (Remov_fdce_C_CLR)     -0.069     2.456    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[112]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.208%)  route 0.176ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.746     2.491    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X147Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y258       FDRE (Prop_fdre_C_Q)         0.100     2.591 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=338, routed)         0.176     2.767    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X146Y259       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.993     2.905    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X146Y259       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/C
                         clock pessimism             -0.400     2.505    
    SLICE_X146Y259       FDCE (Remov_fdce_C_CLR)     -0.069     2.436    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[60]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.208%)  route 0.176ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.309     1.719    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.746     2.491    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X147Y258       FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y258       FDRE (Prop_fdre_C_Q)         0.100     2.591 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=338, routed)         0.176     2.767    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X146Y259       FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.391     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.912 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=11707, routed)       0.993     2.905    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X146Y259       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[60]/C
                         clock pessimism             -0.400     2.505    
    SLICE_X146Y259       FDCE (Remov_fdce_C_CLR)     -0.069     2.436    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.331    





