-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity v4l2_detect_cvt is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    frame_height : IN STD_LOGIC_VECTOR (31 downto 0);
    hfreq : IN STD_LOGIC_VECTOR (31 downto 0);
    vsync : IN STD_LOGIC_VECTOR (31 downto 0);
    active_width : IN STD_LOGIC_VECTOR (31 downto 0);
    polarities : IN STD_LOGIC_VECTOR (31 downto 0);
    interlaced : IN STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_width : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_width_ap_vld : OUT STD_LOGIC;
    fmt_bt_height : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_height_ap_vld : OUT STD_LOGIC;
    fmt_bt_hfrontporch : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_hfrontporch_ap_vld : OUT STD_LOGIC;
    fmt_bt_vfrontporch : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_vfrontporch_ap_vld : OUT STD_LOGIC;
    fmt_bt_hsync : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_hsync_ap_vld : OUT STD_LOGIC;
    fmt_bt_vsync : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_vsync_ap_vld : OUT STD_LOGIC;
    fmt_bt_hbackporch : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_hbackporch_ap_vld : OUT STD_LOGIC;
    fmt_bt_vbackporch : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_vbackporch_ap_vld : OUT STD_LOGIC;
    fmt_bt_il_vbackporch : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_il_vbackporch_ap_vld : OUT STD_LOGIC;
    fmt_bt_il_vfrontporch : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_il_vfrontporch_ap_vld : OUT STD_LOGIC;
    fmt_bt_il_vsync : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_il_vsync_ap_vld : OUT STD_LOGIC;
    fmt_bt_pixelclock : IN STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_flags : IN STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_standards : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_standards_ap_vld : OUT STD_LOGIC;
    fmt_bt_interlaced : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_interlaced_ap_vld : OUT STD_LOGIC;
    fmt_bt_polarities : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_bt_polarities_ap_vld : OUT STD_LOGIC;
    fmt_type : OUT STD_LOGIC_VECTOR (31 downto 0);
    fmt_type_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of v4l2_detect_cvt is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "v4l2_detect_cvt,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.853250,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=12,HLS_SYN_FF=410,HLS_SYN_LUT=1281,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_500 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010100000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv32_300 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv65_19999999A : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000110011001100110011001100110011010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv65_1C71C71C8 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000111000111000111000111000111001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv65_155555556 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000101010101010101010101010101010110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv65_0 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal vsync_read_read_fu_158_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln61_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_reg_869 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_reg_873 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_reg_877 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln106_fu_492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln106_reg_881 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln105_fu_524_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln105_reg_886 : STD_LOGIC_VECTOR (30 downto 0);
    signal image_height_fu_532_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_height_reg_895 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_904 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_7_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_7_reg_908 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mul_ln122_fu_579_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln122_reg_912 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_19_reg_917 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_923 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln119_fu_610_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln119_reg_928 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_16_reg_933 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_939 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln116_fu_641_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln116_reg_944 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_13_reg_949 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_955 : STD_LOGIC_VECTOR (30 downto 0);
    signal image_width_3_fu_699_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_image_width_1_phi_fu_294_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_width_1_reg_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal image_width_2_fu_742_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_width_fu_785_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0_phi_fu_311_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_reg_307 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln196_fu_826_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln193_1_fu_842_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_338_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln58_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_1_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_378_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal icmp_ln74_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v_bp_fu_406_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln99_fu_412_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln101_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln101_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln108_fu_446_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln108_fu_452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln101_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_fu_464_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_468_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln106_1_fu_480_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln106_fu_476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln106_1_fu_488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln108_1_fu_458_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln106_1_fu_498_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_504_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_2_fu_514_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_6_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln122_fu_564_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal shl_ln3_fu_567_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln122_fu_579_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln119_fu_595_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal shl_ln2_fu_598_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln119_fu_610_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln116_fu_626_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal shl_ln1_fu_629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln116_fu_641_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln122_fu_664_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_20_fu_669_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln122_1_fu_679_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln122_2_fu_683_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln122_fu_686_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln122_1_fu_693_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln119_fu_707_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_17_fu_712_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln119_1_fu_722_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln119_2_fu_726_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln119_fu_729_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln119_1_fu_736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln116_fu_750_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_14_fu_755_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln116_1_fu_765_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln116_2_fu_769_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln116_fu_772_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln116_1_fu_779_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_793_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal sub_ln196_fu_812_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_816_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln193_fu_838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_condition_582 : BOOLEAN;
    signal ap_condition_212 : BOOLEAN;
    signal ap_condition_224 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    image_width_1_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_7_fu_558_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                image_width_1_reg_290 <= ap_const_lv32_500;
            elsif (((ap_start = ap_const_logic_1) and (tmp_9_fu_540_p3 = ap_const_lv1_0) and (or_ln77_fu_400_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                image_width_1_reg_290 <= active_width;
            elsif (((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                image_width_1_reg_290 <= image_width_fu_785_p3;
            elsif (((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                image_width_1_reg_290 <= image_width_2_fu_742_p3;
            elsif (((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                image_width_1_reg_290 <= image_width_3_fu_699_p3;
            end if; 
        end if;
    end process;

    p_0_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
                p_0_reg_307 <= ap_const_lv1_1;
            elsif ((((empty_7_fu_558_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_1) and (tmp_9_fu_540_p3 = ap_const_lv1_1) and (or_ln77_fu_400_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not((vsync_read_read_fu_158_p2 = ap_const_lv32_7)) and not((vsync_read_read_fu_158_p2 = ap_const_lv32_8)) and not((vsync_read_read_fu_158_p2 = ap_const_lv32_4)) and not((vsync_read_read_fu_158_p2 = ap_const_lv32_5)) and not((vsync_read_read_fu_158_p2 = ap_const_lv32_6)) and (ap_start = ap_const_logic_1) and (tmp_9_fu_540_p3 = ap_const_lv1_0) and (or_ln77_fu_400_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_start = ap_const_logic_1) and (or_ln77_fu_400_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_start = ap_const_logic_1) and (ap_const_lv1_0 = and_ln61_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_0_reg_307 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln61_reg_869 <= and_ln61_fu_372_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                empty_7_reg_908 <= empty_7_fu_558_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (or_ln77_fu_400_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln105_reg_877 <= icmp_ln105_fu_440_p2;
                    image_height_reg_895(31 downto 1) <= image_height_fu_532_p3(31 downto 1);
                select_ln105_reg_886 <= select_ln105_fu_524_p3;
                sub_ln106_reg_881 <= sub_ln106_fu_492_p2;
                tmp_9_reg_904 <= select_ln105_fu_524_p3(30 downto 30);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((vsync_read_read_fu_158_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    mul_ln116_reg_944(64 downto 3) <= mul_ln116_fu_641_p2(64 downto 3);
                tmp_13_reg_949 <= select_ln105_reg_886(28 downto 28);
                tmp_15_reg_955 <= mul_ln116_fu_641_p2(64 downto 34);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((vsync_read_read_fu_158_p2 = ap_const_lv32_5) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    mul_ln119_reg_928(64 downto 5) <= mul_ln119_fu_610_p2(64 downto 5);
                tmp_16_reg_933 <= select_ln105_reg_886(26 downto 26);
                tmp_18_reg_939 <= mul_ln119_fu_610_p2(64 downto 36);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((vsync_read_read_fu_158_p2 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    mul_ln122_reg_912(64 downto 5) <= mul_ln122_fu_579_p2(64 downto 5);
                tmp_19_reg_917 <= select_ln105_reg_886(26 downto 26);
                tmp_21_reg_923 <= mul_ln122_fu_579_p2(64 downto 36);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                or_ln77_reg_873 <= or_ln77_fu_400_p2;
            end if;
        end if;
    end process;
    image_height_reg_895(0) <= '0';
    mul_ln122_reg_912(4 downto 0) <= "00000";
    mul_ln119_reg_928(4 downto 0) <= "00000";
    mul_ln116_reg_944(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, vsync_read_read_fu_158_p2, and_ln61_fu_372_p2, or_ln77_fu_400_p2, tmp_9_fu_540_p3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((((tmp_9_fu_540_p3 = ap_const_lv1_0) and (or_ln77_fu_400_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5)) or ((tmp_9_fu_540_p3 = ap_const_lv1_0) and (or_ln77_fu_400_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_fu_540_p3 = ap_const_lv1_0) and (or_ln77_fu_400_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_start = ap_const_logic_1) and (tmp_9_fu_540_p3 = ap_const_lv1_0) and (or_ln77_fu_400_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_fu_372_p2) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv1_0 = and_ln61_fu_372_p2) or ((or_ln77_fu_400_p2 = ap_const_lv1_1) or ((tmp_9_fu_540_p3 = ap_const_lv1_1) or (not((vsync_read_read_fu_158_p2 = ap_const_lv32_7)) and not((vsync_read_read_fu_158_p2 = ap_const_lv32_4)) and not((vsync_read_read_fu_158_p2 = ap_const_lv32_5)) and not((vsync_read_read_fu_158_p2 = ap_const_lv32_6)))))))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln108_fu_446_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(frame_height));
    and_ln101_fu_430_p2 <= (xor_ln101_fu_424_p2 and trunc_ln99_fu_412_p1);
    and_ln61_1_fu_366_p2 <= (icmp_ln61_fu_360_p2 and icmp_ln58_fu_348_p2);
    and_ln61_fu_372_p2 <= (icmp_ln58_1_fu_354_p2 and and_ln61_1_fu_366_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_condition_212_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, icmp_ln105_reg_877, tmp_9_reg_904, empty_7_reg_908)
    begin
                ap_condition_212 <= ((((((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4)));
    end process;


    ap_condition_224_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, icmp_ln105_reg_877, tmp_9_reg_904, empty_7_reg_908)
    begin
                ap_condition_224 <= ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4)));
    end process;


    ap_condition_582_assign_proc : process(and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, ap_CS_fsm_state4)
    begin
                ap_condition_582 <= ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (ap_const_logic_1 = ap_CS_fsm_state4));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_image_width_1_phi_fu_294_p10_assign_proc : process(vsync_read_read_fu_158_p2, image_width_3_fu_699_p3, image_width_1_reg_290, image_width_2_fu_742_p3, image_width_fu_785_p3, ap_condition_582)
    begin
        if ((ap_const_boolean_1 = ap_condition_582)) then
            if ((vsync_read_read_fu_158_p2 = ap_const_lv32_4)) then 
                ap_phi_mux_image_width_1_phi_fu_294_p10 <= image_width_fu_785_p3;
            elsif ((vsync_read_read_fu_158_p2 = ap_const_lv32_5)) then 
                ap_phi_mux_image_width_1_phi_fu_294_p10 <= image_width_2_fu_742_p3;
            elsif ((vsync_read_read_fu_158_p2 = ap_const_lv32_6)) then 
                ap_phi_mux_image_width_1_phi_fu_294_p10 <= image_width_3_fu_699_p3;
            else 
                ap_phi_mux_image_width_1_phi_fu_294_p10 <= image_width_1_reg_290;
            end if;
        else 
            ap_phi_mux_image_width_1_phi_fu_294_p10 <= image_width_1_reg_290;
        end if; 
    end process;


    ap_phi_mux_p_0_phi_fu_311_p12_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4, p_0_reg_307)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            ap_phi_mux_p_0_phi_fu_311_p12 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_0_phi_fu_311_p12 <= p_0_reg_307;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_0_phi_fu_311_p12),32));
    empty_6_fu_553_p2 <= "1" when (image_height_reg_895 = ap_const_lv32_300) else "0";
    empty_7_fu_558_p2 <= (empty_fu_548_p2 or empty_6_fu_553_p2);
    empty_fu_548_p2 <= "1" when (image_height_reg_895 = ap_const_lv32_400) else "0";
    fmt_bt_hbackporch <= ap_const_lv32_0;

    fmt_bt_hbackporch_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_hbackporch_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_hbackporch_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_height <= image_height_reg_895;

    fmt_bt_height_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_height_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_height_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_hfrontporch <= ap_const_lv32_0;

    fmt_bt_hfrontporch_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_hfrontporch_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_hfrontporch_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_hsync <= ap_const_lv32_0;

    fmt_bt_hsync_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_hsync_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_hsync_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_il_vbackporch <= std_logic_vector(unsigned(sub_ln196_fu_812_p2) - unsigned(zext_ln196_fu_826_p1));

    fmt_bt_il_vbackporch_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, icmp_ln105_reg_877, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_il_vbackporch_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_il_vbackporch_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_il_vfrontporch <= ap_const_lv32_0;

    fmt_bt_il_vfrontporch_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, icmp_ln105_reg_877, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_il_vfrontporch_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_il_vfrontporch_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_il_vsync <= vsync;

    fmt_bt_il_vsync_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, icmp_ln105_reg_877, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_il_vsync_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_il_vsync_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_interlaced <= ap_const_lv32_0;

    fmt_bt_interlaced_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_interlaced_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_interlaced_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_polarities <= ap_const_lv32_0;

    fmt_bt_polarities_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_polarities_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_polarities_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_standards <= ap_const_lv32_0;

    fmt_bt_standards_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_standards_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_standards_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    fmt_bt_vbackporch_assign_proc : process(ap_CS_fsm_state4, zext_ln196_fu_826_p1, sub_ln193_1_fu_842_p2, ap_condition_212, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                fmt_bt_vbackporch <= sub_ln193_1_fu_842_p2;
            elsif ((ap_const_boolean_1 = ap_condition_212)) then 
                fmt_bt_vbackporch <= zext_ln196_fu_826_p1;
            else 
                fmt_bt_vbackporch <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            fmt_bt_vbackporch <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fmt_bt_vbackporch_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, icmp_ln105_reg_877, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4)))) or ((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (icmp_ln105_reg_877 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4)))))) then 
            fmt_bt_vbackporch_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_vbackporch_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_vfrontporch <= ap_const_lv32_0;

    fmt_bt_vfrontporch_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_vfrontporch_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_vfrontporch_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_vsync <= vsync;

    fmt_bt_vsync_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_vsync_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_vsync_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_bt_width <= (tmp_s_fu_793_p4 & ap_const_lv3_0);

    fmt_bt_width_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_bt_width_ap_vld <= ap_const_logic_1;
        else 
            fmt_bt_width_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fmt_type <= ap_const_lv32_0;

    fmt_type_ap_vld_assign_proc : process(vsync_read_read_fu_158_p2, and_ln61_reg_869, or_ln77_reg_873, tmp_9_reg_904, empty_7_reg_908, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((((((tmp_9_reg_904 = ap_const_lv1_0) and (empty_7_reg_908 = ap_const_lv1_1) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_7)) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_8))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_6))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_5))) or ((tmp_9_reg_904 = ap_const_lv1_0) and (or_ln77_reg_873 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln61_reg_869) and (vsync_read_read_fu_158_p2 = ap_const_lv32_4))))) then 
            fmt_type_ap_vld <= ap_const_logic_1;
        else 
            fmt_type_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln105_fu_440_p2 <= "1" when (interlaced = ap_const_lv32_0) else "0";
    icmp_ln58_1_fu_354_p2 <= "1" when (unsigned(vsync) < unsigned(ap_const_lv32_9)) else "0";
    icmp_ln58_fu_348_p2 <= "0" when (tmp_fu_338_p4 = ap_const_lv30_0) else "1";
    icmp_ln61_fu_360_p2 <= "1" when (polarities = ap_const_lv32_0) else "0";
    icmp_ln74_fu_388_p2 <= "0" when (tmp_3_fu_378_p4 = ap_const_lv29_0) else "1";
    icmp_ln77_fu_394_p2 <= "1" when (hfreq = ap_const_lv32_0) else "0";
    image_height_fu_532_p3 <= (select_ln105_fu_524_p3 & ap_const_lv1_0);
    image_width_2_fu_742_p3 <= 
        sub_ln119_1_fu_736_p2 when (tmp_16_reg_933(0) = '1') else 
        sext_ln119_2_fu_726_p1;
    image_width_3_fu_699_p3 <= 
        sub_ln122_1_fu_693_p2 when (tmp_19_reg_917(0) = '1') else 
        sext_ln122_2_fu_683_p1;
    image_width_fu_785_p3 <= 
        sub_ln116_1_fu_779_p2 when (tmp_13_reg_949(0) = '1') else 
        sext_ln116_2_fu_769_p1;
    lshr_ln_fu_816_p4 <= sub_ln196_fu_812_p2(31 downto 1);
    mul_ln116_fu_641_p0 <= shl_ln1_fu_629_p3;
    mul_ln116_fu_641_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln116_fu_641_p0) * signed('0' &ap_const_lv65_155555556))), 65));
    mul_ln119_fu_610_p0 <= shl_ln2_fu_598_p3;
    mul_ln119_fu_610_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln119_fu_610_p0) * signed('0' &ap_const_lv65_1C71C71C8))), 65));
    mul_ln122_fu_579_p0 <= shl_ln3_fu_567_p3;
    mul_ln122_fu_579_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln122_fu_579_p0) * signed('0' &ap_const_lv65_19999999A))), 65));
    or_ln77_fu_400_p2 <= (icmp_ln77_fu_394_p2 or icmp_ln74_fu_388_p2);
    select_ln105_fu_524_p3 <= 
        tmp_1_fu_504_p4 when (icmp_ln105_fu_440_p2(0) = '1') else 
        tmp_2_fu_514_p4;
    select_ln116_fu_772_p3 <= 
        sext_ln116_1_fu_765_p1 when (tmp_13_reg_949(0) = '1') else 
        sext_ln116_2_fu_769_p1;
    select_ln119_fu_729_p3 <= 
        sext_ln119_1_fu_722_p1 when (tmp_16_reg_933(0) = '1') else 
        sext_ln119_2_fu_726_p1;
    select_ln122_fu_686_p3 <= 
        sext_ln122_1_fu_679_p1 when (tmp_19_reg_917(0) = '1') else 
        sext_ln122_2_fu_683_p1;
        sext_ln116_1_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_755_p4),32));

        sext_ln116_2_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_955),32));

        sext_ln119_1_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_fu_712_p4),32));

        sext_ln119_2_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_reg_939),32));

        sext_ln122_1_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_fu_669_p4),32));

        sext_ln122_2_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_reg_923),32));

    shl_ln106_1_fu_480_p3 <= (and_ln101_fu_430_p2 & ap_const_lv1_0);
    shl_ln1_fu_629_p3 <= (trunc_ln116_fu_626_p1 & ap_const_lv3_0);
    shl_ln2_fu_598_p3 <= (trunc_ln119_fu_595_p1 & ap_const_lv5_0);
    shl_ln3_fu_567_p3 <= (trunc_ln122_fu_564_p1 & ap_const_lv5_0);
    shl_ln_fu_468_p3 <= (trunc_ln106_fu_464_p1 & ap_const_lv1_0);
    sub_ln106_1_fu_498_p2 <= std_logic_vector(unsigned(sub_ln106_fu_492_p2) - unsigned(zext_ln106_1_fu_488_p1));
    sub_ln106_fu_492_p2 <= std_logic_vector(unsigned(frame_height) - unsigned(zext_ln106_fu_476_p1));
    sub_ln108_1_fu_458_p2 <= std_logic_vector(unsigned(sub_ln108_fu_452_p2) - unsigned(zext_ln101_fu_436_p1));
    sub_ln108_fu_452_p2 <= std_logic_vector(unsigned(add_ln108_fu_446_p2) - unsigned(vsync));
    sub_ln116_1_fu_779_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(select_ln116_fu_772_p3));
    sub_ln116_fu_750_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(mul_ln116_reg_944));
    sub_ln119_1_fu_736_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(select_ln119_fu_729_p3));
    sub_ln119_fu_707_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(mul_ln119_reg_928));
    sub_ln122_1_fu_693_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(select_ln122_fu_686_p3));
    sub_ln122_fu_664_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(mul_ln122_reg_912));
    sub_ln193_1_fu_842_p2 <= std_logic_vector(unsigned(sub_ln193_fu_838_p2) - unsigned(image_height_reg_895));
    sub_ln193_fu_838_p2 <= std_logic_vector(unsigned(frame_height) - unsigned(vsync));
    sub_ln196_fu_812_p2 <= std_logic_vector(unsigned(sub_ln106_reg_881) - unsigned(image_height_reg_895));
    tmp_14_fu_755_p4 <= sub_ln116_fu_750_p2(64 downto 34);
    tmp_17_fu_712_p4 <= sub_ln119_fu_707_p2(64 downto 36);
    tmp_1_fu_504_p4 <= sub_ln108_1_fu_458_p2(31 downto 1);
    tmp_20_fu_669_p4 <= sub_ln122_fu_664_p2(64 downto 36);
    tmp_2_fu_514_p4 <= sub_ln106_1_fu_498_p2(31 downto 1);
    tmp_3_fu_378_p4 <= vsync(31 downto 3);
    tmp_6_fu_416_p3 <= v_bp_fu_406_p2(3 downto 3);
    tmp_9_fu_540_p3 <= select_ln105_fu_524_p3(30 downto 30);
    tmp_fu_338_p4 <= vsync(31 downto 2);
    tmp_s_fu_793_p4 <= ap_phi_mux_image_width_1_phi_fu_294_p10(31 downto 3);
    trunc_ln106_fu_464_p1 <= vsync(3 - 1 downto 0);
    trunc_ln116_fu_626_p1 <= select_ln105_reg_886(29 - 1 downto 0);
    trunc_ln119_fu_595_p1 <= select_ln105_reg_886(27 - 1 downto 0);
    trunc_ln122_fu_564_p1 <= select_ln105_reg_886(27 - 1 downto 0);
    trunc_ln99_fu_412_p1 <= v_bp_fu_406_p2(1 - 1 downto 0);
    v_bp_fu_406_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(vsync));
    vsync_read_read_fu_158_p2 <= vsync;
    xor_ln101_fu_424_p2 <= (tmp_6_fu_416_p3 xor ap_const_lv1_1);
    zext_ln101_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln101_fu_430_p2),32));
    zext_ln106_1_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln106_1_fu_480_p3),32));
    zext_ln106_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_468_p3),32));
    zext_ln196_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_816_p4),32));
end behav;
