
*** Running vivado
    with args -log design_1_yolo_conv_top_0_8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_conv_top_0_8.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_yolo_conv_top_0_8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip_fp64'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_yolo_conv_top_0_8 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1698.875 ; gain = 152.715 ; free physical = 2742 ; free virtual = 12588
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_conv_top_0_8' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_8/synth/design_1_yolo_conv_top_0_8.v:58]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 31'b1000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:134]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_CTRL_BUS_s_axi' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_CTRL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_OUTPUT_CH_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_OUTPUT_CH_V_CTRL bound to: 7'b0010100 
	Parameter ADDR_INPUT_CH_V_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_INPUT_CH_V_CTRL bound to: 7'b0011100 
	Parameter ADDR_FOLD_OUTPUT_CH_V_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_FOLD_OUTPUT_CH_V_CTRL bound to: 7'b0100100 
	Parameter ADDR_FOLD_INPUT_CH_V_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_FOLD_INPUT_CH_V_CTRL bound to: 7'b0101100 
	Parameter ADDR_INPUT_H_V_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_INPUT_H_V_CTRL bound to: 7'b0110100 
	Parameter ADDR_INPUT_W_V_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_INPUT_W_V_CTRL bound to: 7'b0111100 
	Parameter ADDR_REAL_INPUT_H_V_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_REAL_INPUT_H_V_CTRL bound to: 7'b1000100 
	Parameter ADDR_LEAKY_V_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_LEAKY_V_CTRL bound to: 7'b1001100 
	Parameter ADDR_FOLD_WIN_AREA_V_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_FOLD_WIN_AREA_V_CTRL bound to: 7'b1010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_CTRL_BUS_s_axi.v:256]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_CTRL_BUS_s_axi' (1#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_CTRL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_0_va' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 3344 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_0_va_ram' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3344 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:22]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_0_va_ram' (2#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_0_va' (3#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:52]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_local_mem_group_0_d' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_local_mem_group_0_d.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_local_mem_group_0_d_ram' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_local_mem_group_0_d.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_local_mem_group_0_d.v:22]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_local_mem_group_0_d_ram' (4#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_local_mem_group_0_d.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_local_mem_group_0_d' (5#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_local_mem_group_0_d.v:52]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_kernel_bias_fp_0_V' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_kernel_bias_fp_0_V.v:58]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_kernel_bias_fp_0_V_ram' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_kernel_bias_fp_0_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_kernel_bias_fp_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_kernel_bias_fp_0_V_ram' (6#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_kernel_bias_fp_0_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_kernel_bias_fp_0_V' (7#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_kernel_bias_fp_0_V.v:58]
INFO: [Synth 8-6157] synthesizing module 'window_macc' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:10]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:105]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:116]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:128]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:148]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:172]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:197]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:210]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:235]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_1_0' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_1_0.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0' (8#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_1_0' (9#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_1_0.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:691]
INFO: [Synth 8-6155] done synthesizing module 'window_macc' (10#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/window_macc.v:10]
INFO: [Synth 8-6157] synthesizing module 'post_process' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_0' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_0.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1' (11#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_0' (12#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_0.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:375]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:421]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:427]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:429]
INFO: [Synth 8-6155] done synthesizing module 'post_process' (13#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:10]
INFO: [Synth 8-6157] synthesizing module 'out_stream_merge' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/out_stream_merge.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 6'b010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/out_stream_merge.v:404]
INFO: [Synth 8-6155] done synthesizing module 'out_stream_merge' (14#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/out_stream_merge.v:10]
INFO: [Synth 8-6157] synthesizing module 'slide_window' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/slide_window.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/slide_window.v:103]
INFO: [Synth 8-6155] done synthesizing module 'slide_window' (15#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/slide_window.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1_DSP48_2' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1_DSP48_2' (16#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1' (17#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3' (18#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1' (19#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (20#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (21#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/fifo_w16_d2_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:21999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:22001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:22003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:22005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:22007]
WARNING: [Synth 8-6014] Unused sequential element phi_mul188_reg_11075_reg was removed.  [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6639]
WARNING: [Synth 8-6014] Unused sequential element phi_mul190_reg_11097_reg was removed.  [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6647]
WARNING: [Synth 8-6014] Unused sequential element phi_mul192_reg_11119_reg was removed.  [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6655]
WARNING: [Synth 8-6014] Unused sequential element phi_mul_reg_11053_reg was removed.  [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6663]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top' (22#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_conv_top_0_8' (23#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_8/synth/design_1_yolo_conv_top_0_8.v:58]
WARNING: [Synth 8-3331] design post_process has unconnected port ap_rst
WARNING: [Synth 8-3331] design window_macc has unconnected port ap_rst
WARNING: [Synth 8-3331] design yolo_conv_top_kernel_bias_fp_0_V has unconnected port reset
WARNING: [Synth 8-3331] design yolo_conv_top_local_mem_group_0_d has unconnected port reset
WARNING: [Synth 8-3331] design yolo_conv_top_line_buff_group_0_va has unconnected port reset
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design yolo_conv_top has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.469 ; gain = 333.309 ; free physical = 2458 ; free virtual = 12308
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1897.281 ; gain = 351.121 ; free physical = 2595 ; free virtual = 12449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1897.281 ; gain = 351.121 ; free physical = 2595 ; free virtual = 12449
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_8/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_8/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.runs/design_1_yolo_conv_top_0_8_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.runs/design_1_yolo_conv_top_0_8_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2074.922 ; gain = 0.000 ; free physical = 2254 ; free virtual = 12108
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2090.797 ; gain = 15.875 ; free physical = 2226 ; free virtual = 12080
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2090.797 ; gain = 544.637 ; free physical = 2293 ; free virtual = 12146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2090.797 ; gain = 544.637 ; free physical = 2293 ; free virtual = 12146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.runs/design_1_yolo_conv_top_0_8_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2090.797 ; gain = 544.637 ; free physical = 2293 ; free virtual = 12147
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_conv_top_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_conv_top_CTRL_BUS_s_axi'
INFO: [Synth 8-4471] merging register 'p_Result_13_reg_856_reg[0:0]' into 'Range2_all_ones_reg_862_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/post_process.v:211]
INFO: [Synth 8-4471] merging register 'trunc_ln1352_reg_1527_reg[0:0]' into 'sub_ln214_reg_1512_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/out_stream_merge.v:2362]
INFO: [Synth 8-4471] merging register 'or_ln214_reg_1552_reg[0:0]' into 'or_ln134_2_reg_1653_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/out_stream_merge.v:2446]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln271_2_reg_289_reg' and it is trimmed from '13' to '12' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/slide_window.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln271_reg_252_reg' and it is trimmed from '12' to '11' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/slide_window.v:215]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_5_reg_17121_reg[11:0]' into 'line_buff_group_0_va_4_reg_17116_reg[11:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:7444]
INFO: [Synth 8-4471] merging register 'line_buff_group_1_va_4_reg_17126_reg[11:0]' into 'line_buff_group_0_va_4_reg_17116_reg[11:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:7445]
INFO: [Synth 8-4471] merging register 'line_buff_group_1_va_5_reg_17131_reg[11:0]' into 'line_buff_group_0_va_4_reg_17116_reg[11:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:7446]
INFO: [Synth 8-4471] merging register 'line_buff_group_2_va_4_reg_17136_reg[11:0]' into 'line_buff_group_0_va_4_reg_17116_reg[11:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:7447]
INFO: [Synth 8-4471] merging register 'line_buff_group_2_va_5_reg_17141_reg[11:0]' into 'line_buff_group_0_va_4_reg_17116_reg[11:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:7448]
INFO: [Synth 8-4471] merging register 'line_buff_group_3_va_4_reg_17146_reg[11:0]' into 'line_buff_group_0_va_4_reg_17116_reg[11:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:7449]
INFO: [Synth 8-4471] merging register 'line_buff_group_3_va_5_reg_17151_reg[11:0]' into 'line_buff_group_0_va_4_reg_17116_reg[11:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:7450]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_reg_15675_reg' and it is trimmed from '9' to '8' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6824]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_CTRL_BUS_s_axi'
INFO: [Synth 8-3971] The signal "yolo_conv_top_kernel_bias_fp_0_V_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2090.797 ; gain = 544.637 ; free physical = 2489 ; free virtual = 12347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |yolo_conv_top__GB0 |           1|     49488|
|2     |yolo_conv_top__GB1 |           1|     24290|
|3     |yolo_conv_top__GB2 |           1|     31996|
|4     |yolo_conv_top__GB3 |           1|     23569|
|5     |yolo_conv_top__GB4 |           1|     40394|
|6     |yolo_conv_top__GB5 |           1|     10720|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 64    
	   2 Input     32 Bit       Adders := 64    
	   2 Input     17 Bit       Adders := 10    
	   2 Input     16 Bit       Adders := 18    
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 11    
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 272   
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 121   
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               16 Bit    Registers := 2023  
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 60    
	                1 Bit    Registers := 370   
+---RAMs : 
	              52K Bit         RAMs := 12    
	               4K Bit         RAMs := 36    
	              128 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 160   
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 371   
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 13    
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 19    
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 28    
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 310   
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module yolo_conv_top_local_mem_group_0_d_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module window_macc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 47    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module window_macc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 47    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module yolo_conv_top_local_mem_group_0_d_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module slide_window 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module window_macc__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 47    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module window_macc__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 47    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module window_macc__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 47    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module window_macc__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 47    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module yolo_conv_top_local_mem_group_0_d_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module yolo_conv_top_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module post_process__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
Module post_process 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
Module window_macc__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 47    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module window_macc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 47    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module yolo_conv_top_local_mem_group_0_d_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_local_mem_group_0_d_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module yolo_conv_top_kernel_bias_fp_0_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module yolo_conv_top_kernel_bias_fp_0_V_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module yolo_conv_top_kernel_bias_fp_0_V_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module yolo_conv_top_kernel_bias_fp_0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module fifo_w16_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module out_stream_merge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   5 Input      1 Bit        Muxes := 1     
Module yolo_conv_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 1433  
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 131   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 267   
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   3 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 25    
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 89    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design yolo_conv_top has unconnected port inStream_TLAST[0]
DSP Debug: swapped A/B pins for adder 0x1f76cc60
DSP Debug: swapped A/B pins for adder 0x1f76ce40
DSP Debug: swapped A/B pins for adder 0x1f76cc60
DSP Debug: swapped A/B pins for adder 0x1f76a410
DSP Debug: swapped A/B pins for adder 0x1f782870
DSP Debug: swapped A/B pins for adder 0x1f7502d0
DSP Debug: swapped A/B pins for adder 0x1f741390
DSP Debug: swapped A/B pins for adder 0x1f784490
DSP Debug: swapped A/B pins for adder 0x21f1bc70
DSP Debug: swapped A/B pins for adder 0x21f4c5f0
DSP Report: Generating DSP mul_ln1118_reg_1303_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register p_read_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_1309_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register p_read1_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register mul_ln1118_1_reg_1309_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U7/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: Generating DSP add_ln1192_fu_222_p2, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register p_read_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator add_ln1192_fu_222_p2 is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: Generating DSP add_ln1192_1_fu_309_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator add_ln1192_1_fu_309_p2 is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: Generating DSP mul_ln1118_2_reg_1315_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_1343_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: Generating DSP add_ln1192_2_fu_403_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator add_ln1192_2_fu_403_p2 is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: Generating DSP mul_ln1118_4_reg_1349_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: Generating DSP add_ln1192_3_fu_491_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator add_ln1192_3_fu_491_p2 is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_1375_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_4_reg_1258_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: Generating DSP add_ln1192_4_fu_577_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator add_ln1192_4_fu_577_p2 is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_6_reg_1387_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_3_reg_1253_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: Generating DSP add_ln1192_5_fu_676_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator add_ln1192_5_fu_676_p2 is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_1393_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_2_reg_1248_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: Generating DSP add_ln1192_6_fu_763_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator add_ln1192_6_fu_763_p2 is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: Generating DSP mul_ln1118_8_reg_1419_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_1_reg_1243_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: Generating DSP add_ln1192_7_fu_849_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator add_ln1192_7_fu_849_p2 is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Debug: swapped A/B pins for adder 0x22c267d0
DSP Debug: swapped A/B pins for adder 0x22c26640
DSP Debug: swapped A/B pins for adder 0x22c267d0
DSP Debug: swapped A/B pins for adder 0x22c260f0
DSP Debug: swapped A/B pins for adder 0x22061770
DSP Debug: swapped A/B pins for adder 0x22060d70
DSP Debug: swapped A/B pins for adder 0x2203f250
DSP Debug: swapped A/B pins for adder 0x2202b090
DSP Debug: swapped A/B pins for adder 0x2202a870
DSP Debug: swapped A/B pins for adder 0x21fef930
DSP Report: Generating DSP mul_ln1118_reg_1303_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register p_read_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_1309_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register p_read1_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register mul_ln1118_1_reg_1309_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U7/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: Generating DSP add_ln1192_fu_222_p2, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register p_read_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator add_ln1192_fu_222_p2 is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: Generating DSP add_ln1192_1_fu_309_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator add_ln1192_1_fu_309_p2 is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: Generating DSP mul_ln1118_2_reg_1315_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_1343_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: Generating DSP add_ln1192_2_fu_403_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator add_ln1192_2_fu_403_p2 is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: Generating DSP mul_ln1118_4_reg_1349_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: Generating DSP add_ln1192_3_fu_491_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator add_ln1192_3_fu_491_p2 is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_1375_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_4_reg_1258_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: Generating DSP add_ln1192_4_fu_577_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator add_ln1192_4_fu_577_p2 is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_6_reg_1387_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_3_reg_1253_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: Generating DSP add_ln1192_5_fu_676_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator add_ln1192_5_fu_676_p2 is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_1393_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_2_reg_1248_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: Generating DSP add_ln1192_6_fu_763_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator add_ln1192_6_fu_763_p2 is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: Generating DSP mul_ln1118_8_reg_1419_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_1_reg_1243_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: Generating DSP add_ln1192_7_fu_849_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator add_ln1192_7_fu_849_p2 is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_7_fu_849_p2.
WARNING: [Synth 8-3331] design window_macc__2 has unconnected port ap_rst
WARNING: [Synth 8-3331] design window_macc__1 has unconnected port ap_rst
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11844/add_ln703_1_reg_1327_reg[31]' (FDE) to 'grp_window_macc_fu_11844/tmp_57_reg_1332_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11910/add_ln703_1_reg_1327_reg[31]' (FDE) to 'grp_window_macc_fu_11910/tmp_57_reg_1332_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11844/add_ln703_3_reg_1362_reg[31]' (FDE) to 'grp_window_macc_fu_11844/tmp_61_reg_1368_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11910/add_ln703_3_reg_1362_reg[31]' (FDE) to 'grp_window_macc_fu_11910/tmp_61_reg_1368_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11844/add_ln703_6_reg_1406_reg[31]' (FDE) to 'grp_window_macc_fu_11844/tmp_67_reg_1412_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11910/add_ln703_6_reg_1406_reg[31]' (FDE) to 'grp_window_macc_fu_11910/tmp_67_reg_1412_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11844/select_ln340_16_reg_1425_reg[31]' (FDE) to 'grp_window_macc_fu_11844/p_Result_s_reg_1434_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11910/select_ln340_16_reg_1425_reg[31]' (FDE) to 'grp_window_macc_fu_11910/p_Result_s_reg_1434_reg[0]'
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln271_reg_252_reg' and it is trimmed from '13' to '12' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/slide_window.v:215]
DSP Debug: swapped A/B pins for adder 0x226650e0
DSP Debug: swapped A/B pins for adder 0x22664fa0
DSP Debug: swapped A/B pins for adder 0x226650e0
DSP Debug: swapped A/B pins for adder 0x226659a0
DSP Debug: swapped A/B pins for adder 0x226885d0
DSP Debug: swapped A/B pins for adder 0x220cee10
DSP Debug: swapped A/B pins for adder 0x220cf770
DSP Debug: swapped A/B pins for adder 0x226fec10
DSP Debug: swapped A/B pins for adder 0x21d5dc50
DSP Debug: swapped A/B pins for adder 0x22865fe0
DSP Report: Generating DSP mul_ln1118_reg_1303_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register p_read_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_1309_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register p_read1_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register mul_ln1118_1_reg_1309_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U7/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: Generating DSP add_ln1192_fu_222_p2, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register p_read_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator add_ln1192_fu_222_p2 is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: Generating DSP add_ln1192_1_fu_309_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator add_ln1192_1_fu_309_p2 is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: Generating DSP mul_ln1118_2_reg_1315_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_1343_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: Generating DSP add_ln1192_2_fu_403_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator add_ln1192_2_fu_403_p2 is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: Generating DSP mul_ln1118_4_reg_1349_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: Generating DSP add_ln1192_3_fu_491_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator add_ln1192_3_fu_491_p2 is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_1375_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_4_reg_1258_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: Generating DSP add_ln1192_4_fu_577_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator add_ln1192_4_fu_577_p2 is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_6_reg_1387_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_3_reg_1253_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: Generating DSP add_ln1192_5_fu_676_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator add_ln1192_5_fu_676_p2 is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_1393_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_2_reg_1248_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: Generating DSP add_ln1192_6_fu_763_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator add_ln1192_6_fu_763_p2 is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: Generating DSP mul_ln1118_8_reg_1419_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_1_reg_1243_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: Generating DSP add_ln1192_7_fu_849_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator add_ln1192_7_fu_849_p2 is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Debug: swapped A/B pins for adder 0x239cc120
DSP Debug: swapped A/B pins for adder 0x239cbf90
DSP Debug: swapped A/B pins for adder 0x239cc120
DSP Debug: swapped A/B pins for adder 0x239cba40
DSP Debug: swapped A/B pins for adder 0x23b2f0c0
DSP Debug: swapped A/B pins for adder 0x23b2e6c0
DSP Debug: swapped A/B pins for adder 0x23b2cbe0
DSP Debug: swapped A/B pins for adder 0x22b949e0
DSP Debug: swapped A/B pins for adder 0x22b941c0
DSP Debug: swapped A/B pins for adder 0x1eeeaa00
DSP Report: Generating DSP mul_ln1118_reg_1303_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register p_read_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_1309_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register p_read1_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register mul_ln1118_1_reg_1309_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U7/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: Generating DSP add_ln1192_fu_222_p2, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register p_read_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator add_ln1192_fu_222_p2 is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: Generating DSP add_ln1192_1_fu_309_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator add_ln1192_1_fu_309_p2 is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: Generating DSP mul_ln1118_2_reg_1315_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_1343_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: Generating DSP add_ln1192_2_fu_403_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator add_ln1192_2_fu_403_p2 is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: Generating DSP mul_ln1118_4_reg_1349_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: Generating DSP add_ln1192_3_fu_491_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator add_ln1192_3_fu_491_p2 is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_1375_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_4_reg_1258_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: Generating DSP add_ln1192_4_fu_577_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator add_ln1192_4_fu_577_p2 is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_6_reg_1387_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_3_reg_1253_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: Generating DSP add_ln1192_5_fu_676_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator add_ln1192_5_fu_676_p2 is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_1393_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_2_reg_1248_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: Generating DSP add_ln1192_6_fu_763_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator add_ln1192_6_fu_763_p2 is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: Generating DSP mul_ln1118_8_reg_1419_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_1_reg_1243_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: Generating DSP add_ln1192_7_fu_849_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator add_ln1192_7_fu_849_p2 is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Debug: swapped A/B pins for adder 0x227cf400
DSP Debug: swapped A/B pins for adder 0x227cf270
DSP Debug: swapped A/B pins for adder 0x227cf400
DSP Debug: swapped A/B pins for adder 0x227ced20
DSP Debug: swapped A/B pins for adder 0x22655cc0
DSP Debug: swapped A/B pins for adder 0x2113a320
DSP Debug: swapped A/B pins for adder 0x227c6800
DSP Debug: swapped A/B pins for adder 0x21fd8370
DSP Debug: swapped A/B pins for adder 0x226889e0
DSP Debug: swapped A/B pins for adder 0x22cd7cc0
DSP Report: Generating DSP mul_ln1118_reg_1303_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register p_read_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_1309_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register p_read1_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register mul_ln1118_1_reg_1309_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U7/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: Generating DSP add_ln1192_fu_222_p2, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register p_read_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator add_ln1192_fu_222_p2 is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: Generating DSP add_ln1192_1_fu_309_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator add_ln1192_1_fu_309_p2 is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: Generating DSP mul_ln1118_2_reg_1315_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_1343_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: Generating DSP add_ln1192_2_fu_403_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator add_ln1192_2_fu_403_p2 is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: Generating DSP mul_ln1118_4_reg_1349_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: Generating DSP add_ln1192_3_fu_491_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator add_ln1192_3_fu_491_p2 is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_1375_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_4_reg_1258_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: Generating DSP add_ln1192_4_fu_577_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator add_ln1192_4_fu_577_p2 is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_6_reg_1387_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_3_reg_1253_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: Generating DSP add_ln1192_5_fu_676_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator add_ln1192_5_fu_676_p2 is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_1393_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_2_reg_1248_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: Generating DSP add_ln1192_6_fu_763_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator add_ln1192_6_fu_763_p2 is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: Generating DSP mul_ln1118_8_reg_1419_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_1_reg_1243_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: Generating DSP add_ln1192_7_fu_849_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator add_ln1192_7_fu_849_p2 is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Debug: swapped A/B pins for adder 0x203a66e0
DSP Debug: swapped A/B pins for adder 0x203a6550
DSP Debug: swapped A/B pins for adder 0x203a66e0
DSP Debug: swapped A/B pins for adder 0x203a6000
DSP Debug: swapped A/B pins for adder 0x20f08ee0
DSP Debug: swapped A/B pins for adder 0x21a6e0a0
DSP Debug: swapped A/B pins for adder 0x227b7b10
DSP Debug: swapped A/B pins for adder 0x21c76bc0
DSP Debug: swapped A/B pins for adder 0x226e0c30
DSP Debug: swapped A/B pins for adder 0x22257660
DSP Report: Generating DSP mul_ln1118_reg_1303_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register p_read_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_1309_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register p_read1_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register mul_ln1118_1_reg_1309_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U7/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: Generating DSP add_ln1192_fu_222_p2, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register p_read_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator add_ln1192_fu_222_p2 is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: Generating DSP add_ln1192_1_fu_309_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator add_ln1192_1_fu_309_p2 is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: Generating DSP mul_ln1118_2_reg_1315_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_1343_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: Generating DSP add_ln1192_2_fu_403_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator add_ln1192_2_fu_403_p2 is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: Generating DSP mul_ln1118_4_reg_1349_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: Generating DSP add_ln1192_3_fu_491_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator add_ln1192_3_fu_491_p2 is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_1375_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_4_reg_1258_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: Generating DSP add_ln1192_4_fu_577_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator add_ln1192_4_fu_577_p2 is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_6_reg_1387_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_3_reg_1253_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: Generating DSP add_ln1192_5_fu_676_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator add_ln1192_5_fu_676_p2 is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_1393_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_2_reg_1248_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: Generating DSP add_ln1192_6_fu_763_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator add_ln1192_6_fu_763_p2 is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: Generating DSP mul_ln1118_8_reg_1419_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_1_reg_1243_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: Generating DSP add_ln1192_7_fu_849_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator add_ln1192_7_fu_849_p2 is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: Generating DSP yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p, operation Mode is: C+(A:0x1a2)*B.
DSP Report: operator yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p is absorbed into DSP yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p.
DSP Report: operator yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/m is absorbed into DSP yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p.
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design yolo_conv_top_CTRL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design window_macc__6 has unconnected port ap_rst
WARNING: [Synth 8-3331] design window_macc__5 has unconnected port ap_rst
WARNING: [Synth 8-3331] design window_macc__4 has unconnected port ap_rst
WARNING: [Synth 8-3331] design window_macc__3 has unconnected port ap_rst
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11800/add_ln703_1_reg_1327_reg[31]' (FDE) to 'grp_window_macc_fu_11800/tmp_57_reg_1332_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11888/add_ln703_1_reg_1327_reg[31]' (FDE) to 'grp_window_macc_fu_11888/tmp_57_reg_1332_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11932/add_ln703_1_reg_1327_reg[31]' (FDE) to 'grp_window_macc_fu_11932/tmp_57_reg_1332_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11954/add_ln703_1_reg_1327_reg[31]' (FDE) to 'grp_window_macc_fu_11954/tmp_57_reg_1332_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11800/add_ln703_3_reg_1362_reg[31]' (FDE) to 'grp_window_macc_fu_11800/tmp_61_reg_1368_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11888/add_ln703_3_reg_1362_reg[31]' (FDE) to 'grp_window_macc_fu_11888/tmp_61_reg_1368_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11932/add_ln703_3_reg_1362_reg[31]' (FDE) to 'grp_window_macc_fu_11932/tmp_61_reg_1368_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11954/add_ln703_3_reg_1362_reg[31]' (FDE) to 'grp_window_macc_fu_11954/tmp_61_reg_1368_reg[0]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[0]' (FDE) to 'sext_ln203_reg_17108_reg[0]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[1]' (FDE) to 'sext_ln203_reg_17108_reg[1]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[2]' (FDE) to 'sext_ln203_reg_17108_reg[2]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[3]' (FDE) to 'sext_ln203_reg_17108_reg[3]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[4]' (FDE) to 'sext_ln203_reg_17108_reg[4]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[5]' (FDE) to 'sext_ln203_reg_17108_reg[5]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[6]' (FDE) to 'sext_ln203_reg_17108_reg[6]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[7]' (FDE) to 'sext_ln203_reg_17108_reg[7]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[8]' (FDE) to 'sext_ln203_reg_17108_reg[8]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[9]' (FDE) to 'sext_ln203_reg_17108_reg[9]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[10]' (FDE) to 'sext_ln203_reg_17108_reg[10]'
INFO: [Synth 8-3886] merging instance 'line_buff_group_0_va_4_reg_17116_reg[11]' (FDE) to 'sext_ln203_reg_17108_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11800/add_ln703_6_reg_1406_reg[31]' (FDE) to 'grp_window_macc_fu_11800/tmp_67_reg_1412_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11888/add_ln703_6_reg_1406_reg[31]' (FDE) to 'grp_window_macc_fu_11888/tmp_67_reg_1412_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11932/add_ln703_6_reg_1406_reg[31]' (FDE) to 'grp_window_macc_fu_11932/tmp_67_reg_1412_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11954/add_ln703_6_reg_1406_reg[31]' (FDE) to 'grp_window_macc_fu_11954/tmp_67_reg_1412_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_slide_window_fu_12092/\mul_ln271_reg_252_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_12092/mul_ln271_reg_252_reg[-1111111110]' (FDE) to 'grp_slide_window_fu_12092/mul_ln271_reg_252_reg[-1111111106]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[9]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[10]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[11]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[12]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[13]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[14]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[15]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[16]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[17]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[18]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[19]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[20]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[21]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[22]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[23]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[24]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[25]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[26]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[27]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[28]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[29]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[30]' (FDE) to 'yolo_conv_top_CTRL_BUS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (yolo_conv_top_CTRL_BUS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11800/select_ln340_16_reg_1425_reg[31]' (FDE) to 'grp_window_macc_fu_11800/p_Result_s_reg_1434_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11888/select_ln340_16_reg_1425_reg[31]' (FDE) to 'grp_window_macc_fu_11888/p_Result_s_reg_1434_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11932/select_ln340_16_reg_1425_reg[31]' (FDE) to 'grp_window_macc_fu_11932/p_Result_s_reg_1434_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11954/select_ln340_16_reg_1425_reg[31]' (FDE) to 'grp_window_macc_fu_11954/p_Result_s_reg_1434_reg[0]'
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_conv_top_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_conv_top_CTRL_BUS_s_axi.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p.
DSP Debug: swapped A/B pins for adder 0x29033110
DSP Debug: swapped A/B pins for adder 0x29032e40
DSP Debug: swapped A/B pins for adder 0x29033110
DSP Debug: swapped A/B pins for adder 0x29032580
DSP Debug: swapped A/B pins for adder 0x29031270
DSP Debug: swapped A/B pins for adder 0x29030460
DSP Debug: swapped A/B pins for adder 0x294e0f30
DSP Debug: swapped A/B pins for adder 0x294e0800
DSP Debug: swapped A/B pins for adder 0x2917a440
DSP Debug: swapped A/B pins for adder 0x2cb98170
DSP Report: Generating DSP mul_ln1118_reg_1303_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register p_read_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_1309_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register p_read1_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register mul_ln1118_1_reg_1309_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U7/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: Generating DSP add_ln1192_fu_222_p2, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register p_read_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator add_ln1192_fu_222_p2 is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: Generating DSP add_ln1192_1_fu_309_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator add_ln1192_1_fu_309_p2 is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: Generating DSP mul_ln1118_2_reg_1315_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_1343_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: Generating DSP add_ln1192_2_fu_403_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator add_ln1192_2_fu_403_p2 is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: Generating DSP mul_ln1118_4_reg_1349_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: Generating DSP add_ln1192_3_fu_491_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator add_ln1192_3_fu_491_p2 is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_1375_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_4_reg_1258_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: Generating DSP add_ln1192_4_fu_577_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator add_ln1192_4_fu_577_p2 is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_6_reg_1387_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_3_reg_1253_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: Generating DSP add_ln1192_5_fu_676_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator add_ln1192_5_fu_676_p2 is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_1393_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_2_reg_1248_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: Generating DSP add_ln1192_6_fu_763_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator add_ln1192_6_fu_763_p2 is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: Generating DSP mul_ln1118_8_reg_1419_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_1_reg_1243_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: Generating DSP add_ln1192_7_fu_849_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator add_ln1192_7_fu_849_p2 is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Debug: swapped A/B pins for adder 0x23e69cf0
DSP Debug: swapped A/B pins for adder 0x23e691b0
DSP Debug: swapped A/B pins for adder 0x23e69cf0
DSP Debug: swapped A/B pins for adder 0x23e68440
DSP Debug: swapped A/B pins for adder 0x2362b250
DSP Debug: swapped A/B pins for adder 0x23628820
DSP Debug: swapped A/B pins for adder 0x20d2d890
DSP Debug: swapped A/B pins for adder 0x23e9a440
DSP Debug: swapped A/B pins for adder 0x23e99a40
DSP Debug: swapped A/B pins for adder 0x2953c1c0
DSP Report: Generating DSP mul_ln1118_reg_1303_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register p_read_int_reg_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_reg_1303_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_1309_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register p_read1_int_reg_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: register mul_ln1118_1_reg_1309_reg is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U7/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_1_reg_1309_reg.
DSP Report: Generating DSP add_ln1192_fu_222_p2, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register p_read_int_reg_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: register mul_ln1118_reg_1303_reg is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator add_ln1192_fu_222_p2 is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U6/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_fu_222_p2.
DSP Report: Generating DSP add_ln1192_1_fu_309_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator add_ln1192_1_fu_309_p2 is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_1_fu_309_p2.
DSP Report: Generating DSP mul_ln1118_2_reg_1315_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: register mul_ln1118_2_reg_1315_reg is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U8/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_2_reg_1315_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_1343_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_3_reg_1343_reg.
DSP Report: Generating DSP add_ln1192_2_fu_403_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_6_reg_1268_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register p_read_15_reg_1298_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: register mul_ln1118_3_reg_1343_reg is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator add_ln1192_2_fu_403_p2 is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U9/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_2_fu_403_p2.
DSP Report: Generating DSP mul_ln1118_4_reg_1349_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_4_reg_1349_reg.
DSP Report: Generating DSP add_ln1192_3_fu_491_p2, operation Mode is: C+(A''*B'')'.
DSP Report: register p_read13_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read4_int_reg_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_5_reg_1263_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register p_read_14_reg_1293_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: register mul_ln1118_4_reg_1349_reg is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: operator add_ln1192_3_fu_491_p2 is absorbed into DSP add_ln1192_3_fu_491_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_1375_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_4_reg_1258_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_5_reg_1375_reg.
DSP Report: Generating DSP add_ln1192_4_fu_577_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_4_reg_1258_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register p_read_13_reg_1288_pp0_iter1_reg_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: register mul_ln1118_5_reg_1375_reg is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator add_ln1192_4_fu_577_p2 is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_4_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_6_reg_1387_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_3_reg_1253_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_6_reg_1387_reg.
DSP Report: Generating DSP add_ln1192_5_fu_676_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_3_reg_1253_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register p_read_12_reg_1283_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: register mul_ln1118_6_reg_1387_reg is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator add_ln1192_5_fu_676_p2 is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_5_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_1393_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_2_reg_1248_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_7_reg_1393_reg.
DSP Report: Generating DSP add_ln1192_6_fu_763_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_2_reg_1248_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register p_read_11_reg_1278_pp0_iter2_reg_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: register mul_ln1118_7_reg_1393_reg is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: operator add_ln1192_6_fu_763_p2 is absorbed into DSP add_ln1192_6_fu_763_p2.
DSP Report: Generating DSP mul_ln1118_8_reg_1419_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read_1_reg_1243_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP mul_ln1118_8_reg_1419_reg.
DSP Report: Generating DSP add_ln1192_7_fu_849_p2, operation Mode is: C+(ACIN2*BCIN2)'.
DSP Report: register p_read_1_reg_1243_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register p_read_10_reg_1273_pp0_iter3_reg_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: register mul_ln1118_8_reg_1419_reg is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator add_ln1192_7_fu_849_p2 is absorbed into DSP add_ln1192_7_fu_849_p2.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP add_ln1192_7_fu_849_p2.
WARNING: [Synth 8-3331] design window_macc has unconnected port ap_rst
WARNING: [Synth 8-3331] design window_macc__7 has unconnected port ap_rst
WARNING: [Synth 8-3331] design post_process has unconnected port ap_rst
WARNING: [Synth 8-3331] design post_process__1 has unconnected port ap_rst
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11866/add_ln703_1_reg_1327_reg[31]' (FDE) to 'grp_window_macc_fu_11866/tmp_57_reg_1332_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11822/add_ln703_1_reg_1327_reg[31]' (FDE) to 'grp_window_macc_fu_11822/tmp_57_reg_1332_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11866/add_ln703_3_reg_1362_reg[31]' (FDE) to 'grp_window_macc_fu_11866/tmp_61_reg_1368_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11822/add_ln703_3_reg_1362_reg[31]' (FDE) to 'grp_window_macc_fu_11822/tmp_61_reg_1368_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11866/add_ln703_6_reg_1406_reg[31]' (FDE) to 'grp_window_macc_fu_11866/tmp_67_reg_1412_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11822/add_ln703_6_reg_1406_reg[31]' (FDE) to 'grp_window_macc_fu_11822/tmp_67_reg_1412_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11866/select_ln340_16_reg_1425_reg[31]' (FDE) to 'grp_window_macc_fu_11866/p_Result_s_reg_1434_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_window_macc_fu_11822/select_ln340_16_reg_1425_reg[31]' (FDE) to 'grp_window_macc_fu_11822/p_Result_s_reg_1434_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/p_Val2_6_reg_798_reg[15]' (FDE) to 'grp_post_process_fu_11976/p_Result_6_reg_804_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/p_Val2_6_reg_798_reg[15]' (FDE) to 'grp_post_process_fu_11990/p_Result_6_reg_804_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/p_Val2_12_reg_818_reg[15]' (FDE) to 'grp_post_process_fu_11976/p_Result_10_reg_824_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/p_Val2_12_reg_818_reg[15]' (FDE) to 'grp_post_process_fu_11990/p_Result_10_reg_824_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/Range2_all_ones_reg_862_reg[0]' (FDE) to 'grp_post_process_fu_11976/r_V_reg_843_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/r_V_reg_843_reg[5]' (FDE) to 'grp_post_process_fu_11976/trunc_ln718_reg_851_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/r_V_reg_843_reg[6]' (FDE) to 'grp_post_process_fu_11976/trunc_ln718_reg_851_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/r_V_reg_843_reg[4]' (FDE) to 'grp_post_process_fu_11976/trunc_ln718_reg_851_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/r_V_reg_843_reg[3]' (FDE) to 'grp_post_process_fu_11976/trunc_ln718_reg_851_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/r_V_reg_843_reg[2]' (FDE) to 'grp_post_process_fu_11976/trunc_ln718_reg_851_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/r_V_reg_843_reg[1]' (FDE) to 'grp_post_process_fu_11976/trunc_ln718_reg_851_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11976/r_V_reg_843_reg[0]' (FDE) to 'grp_post_process_fu_11976/trunc_ln718_reg_851_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/Range2_all_ones_reg_862_reg[0]' (FDE) to 'grp_post_process_fu_11990/r_V_reg_843_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/r_V_reg_843_reg[5]' (FDE) to 'grp_post_process_fu_11990/trunc_ln718_reg_851_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/r_V_reg_843_reg[6]' (FDE) to 'grp_post_process_fu_11990/trunc_ln718_reg_851_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/r_V_reg_843_reg[4]' (FDE) to 'grp_post_process_fu_11990/trunc_ln718_reg_851_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/r_V_reg_843_reg[3]' (FDE) to 'grp_post_process_fu_11990/trunc_ln718_reg_851_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/r_V_reg_843_reg[2]' (FDE) to 'grp_post_process_fu_11990/trunc_ln718_reg_851_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/r_V_reg_843_reg[1]' (FDE) to 'grp_post_process_fu_11990/trunc_ln718_reg_851_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_post_process_fu_11990/r_V_reg_843_reg[0]' (FDE) to 'grp_post_process_fu_11990/trunc_ln718_reg_851_reg[0]'
INFO: [Synth 8-3971] The signal "yolo_conv_top__GB4/kernel_bias_fp_0_V_U/yolo_conv_top_kernel_bias_fp_0_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "yolo_conv_top__GB4/kernel_bias_fp_1_V_U/yolo_conv_top_kernel_bias_fp_0_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "yolo_conv_top__GB4/kernel_bias_fp_2_V_U/yolo_conv_top_kernel_bias_fp_0_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "yolo_conv_top__GB4/kernel_bias_fp_3_V_U/yolo_conv_top_kernel_bias_fp_0_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln203_1_reg_15756_reg[0] )
INFO: [Synth 8-4471] merging register 'tmp_84_reg_1557_reg[0:0]' into 'tmp_reg_1532_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/out_stream_merge.v:861]
INFO: [Synth 8-4471] merging register 'or_ln214_reg_1552_reg[3:1]' into 'sub_ln214_reg_1512_reg[3:1]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/out_stream_merge.v:858]
INFO: [Synth 8-4471] merging register 'fold_input_ch_V_read_reg_15303_reg[3:0]' into 'fold_input_ch_V_read_reg_15303_reg[3:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6919]
INFO: [Synth 8-4471] merging register 'output_ch_V_read_reg_15323_reg[5:0]' into 'output_ch_V_read_reg_15323_reg[5:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6926]
INFO: [Synth 8-4471] merging register 'fold_win_area_V_read_reg_15272_reg[2:0]' into 'fold_win_area_V_read_reg_15272_reg[2:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6921]
INFO: [Synth 8-4471] merging register 'input_w_V_read_reg_15290_reg[8:0]' into 'input_w_V_read_reg_15290_reg[8:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6924]
INFO: [Synth 8-4471] merging register 'input_ch_V_read_reg_15317_reg[5:0]' into 'input_ch_V_read_reg_15317_reg[5:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/bb7f/hdl/verilog/yolo_conv_top.v:6922]
INFO: [Synth 8-5544] ROM "data171" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP mul_ln56_1_reg_15642_reg, operation Mode is: (A*B2)'.
DSP Report: register output_ch_V_read_reg_15323_reg is absorbed into DSP mul_ln56_1_reg_15642_reg.
DSP Report: register mul_ln56_1_reg_15642_reg is absorbed into DSP mul_ln56_1_reg_15642_reg.
DSP Report: operator mul_ln56_1_fu_12351_p2 is absorbed into DSP mul_ln56_1_reg_15642_reg.
DSP Report: Generating DSP mul_ln98_reg_16465_reg, operation Mode is: ((D+(A:0x1))*B2)'.
DSP Report: register mul_ln98_reg_16465_reg is absorbed into DSP mul_ln98_reg_16465_reg.
DSP Report: register mul_ln98_reg_16465_reg is absorbed into DSP mul_ln98_reg_16465_reg.
DSP Report: operator yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1_U92/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1_DSP48_2_U/m is absorbed into DSP mul_ln98_reg_16465_reg.
DSP Report: operator yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1_U92/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1_DSP48_2_U/ad is absorbed into DSP mul_ln98_reg_16465_reg.
WARNING: [Synth 8-3331] design out_stream_merge has unconnected port input_ch_idx_V[3]
INFO: [Synth 8-3886] merging instance 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_11_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_19_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_11_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_19_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_0_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_24_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_4_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_20_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_28_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_8_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_12_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_16_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_0_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_24_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_4_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_20_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_28_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_8_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_12_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_16_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_1_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_25_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_21_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_5_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_29_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_9_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_13_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_17_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_1_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_25_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_21_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_5_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_29_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_9_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_13_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_17_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_2_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_26_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_22_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_6_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_30_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_10_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_14_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_18_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_2_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_26_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_22_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_6_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_30_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_10_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_14_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_18_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_3_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_27_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_23_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_7_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_31_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_15_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_3_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_27_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_23_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_7_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_31_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_15_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_out_stream_merge_fu_12034/\trunc_ln114_1_reg_1561_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_out_stream_merge_fu_12034/\trunc_ln114_1_reg_1561_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln165_1_reg_25465_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln165_1_reg_25465_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln166_3_reg_27105_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln165_1_reg_25465_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_11_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_19_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_11_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_19_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_0_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_24_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_4_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_20_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_28_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_8_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_12_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_16_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_0_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_24_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_4_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_20_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_28_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_8_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_12_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_stream_group_16_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_1_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_25_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_21_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_5_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_29_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_9_s_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (out_stream_group_13_fifo_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 2094.719 ; gain = 548.559 ; free physical = 568 ; free virtual = 9798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_kernel_bias_fp_0_V_ram:   | ram_reg    | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_kernel_bias_fp_0_V_ram:   | ram_reg    | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_kernel_bias_fp_0_V_ram:   | ram_reg    | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_kernel_bias_fp_0_V_ram:   | ram_reg    | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | PCIN+(A2*B2)'     | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A2*B2)'        | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | PCIN+(A2*B2)'     | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A2*B2)'        | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | PCIN+(A2*B2)'     | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A2*B2)'        | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | PCIN+(A2*B2)'     | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A2*B2)'        | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | PCIN+(A2*B2)'     | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A2*B2)'        | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | PCIN+(A2*B2)'     | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A2*B2)'        | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3 | C+(A:0x1a2)*B     | 5      | 10     | 10     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1         | A*(B:0x1a)        | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1         | A*(B:0x1a)        | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | PCIN+(A2*B2)'     | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A2*B2)'        | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | PCIN+(A2*B2)'     | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A2*B2)'        | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A2*B2)'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(A''*B'')'      | 16     | 16     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|window_macc                                          | (A''*B'')'        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|window_macc                                          | C+(ACIN2*BCIN2)'  | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|yolo_conv_top__GB5                                   | (A*B2)'           | 9      | 6      | -      | -      | 15     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|yolo_conv_top__GB5                                   | ((D+(A:0x1))*B2)' | 2      | 14     | -      | 10     | 26     | 0    | 1    | -    | 0    | 0     | 1    | 0    | 
+-----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_0/local_mem_group_0_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_0/local_mem_group_0_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_1/local_mem_group_0_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_1/local_mem_group_0_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_2/local_mem_group_0_d_6_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_2/local_mem_group_0_d_6_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_3/local_mem_group_0_d_8_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_3/local_mem_group_0_d_8_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_4/local_mem_group_1_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_4/local_mem_group_1_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_5/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_5/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_6/local_mem_group_1_d_6_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_6/local_mem_group_1_d_6_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_7/local_mem_group_1_d_8_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_7/local_mem_group_1_d_8_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_8/local_mem_group_2_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_8/local_mem_group_2_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_9/local_mem_group_2_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_9/local_mem_group_2_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_10/local_mem_group_2_d_6_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_10/local_mem_group_2_d_6_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_11/local_mem_group_2_d_8_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_11/local_mem_group_2_d_8_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_12/local_mem_group_3_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_12/local_mem_group_3_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_13/local_mem_group_3_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_13/local_mem_group_3_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_14/local_mem_group_3_d_6_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_14/local_mem_group_3_d_6_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_15/local_mem_group_3_d_8_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_15/local_mem_group_3_d_8_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/local_mem_group_2_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_2_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/local_mem_group_2_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_2_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/local_mem_group_1_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_1_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/local_mem_group_1_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_1_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/local_mem_group_3_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_3_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/local_mem_group_3_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_3_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/local_mem_group_2_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_2_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/local_mem_group_2_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_2_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/local_mem_group_1_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_1_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/local_mem_group_1_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_1_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/local_mem_group_0_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_0_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/local_mem_group_0_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/i_/local_mem_group_0_d_3_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_0/line_buff_group_3_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_0/line_buff_group_3_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_0/line_buff_group_3_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_0/line_buff_group_3_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_1/line_buff_group_3_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_1/line_buff_group_3_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_1/line_buff_group_3_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_1/line_buff_group_3_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_2/line_buff_group_3_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_2/line_buff_group_3_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_2/line_buff_group_3_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_2/line_buff_group_3_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_3/line_buff_group_2_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_3/line_buff_group_2_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_3/line_buff_group_2_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_3/line_buff_group_2_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_4/line_buff_group_2_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_4/line_buff_group_2_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_4/line_buff_group_2_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_4/line_buff_group_2_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_5/line_buff_group_2_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_5/line_buff_group_2_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_5/line_buff_group_2_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_5/line_buff_group_2_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_6/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_6/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_6/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_6/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_7/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_7/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_7/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_7/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_8/line_buff_group_1_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_8/line_buff_group_1_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_8/line_buff_group_1_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_8/line_buff_group_1_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_9/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_9/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_9/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_9/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_10/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_10/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_10/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_10/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_11/line_buff_group_0_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_11/line_buff_group_0_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_11/line_buff_group_0_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/i_11/line_buff_group_0_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4/i_0/local_mem_group_0_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4/i_0/local_mem_group_0_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4/i_1/local_mem_group_0_d_2_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4/i_1/local_mem_group_0_d_2_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |yolo_conv_top__GB0 |           1|     49178|
|2     |yolo_conv_top__GB1 |           1|     14501|
|3     |yolo_conv_top__GB2 |           1|     16902|
|4     |yolo_conv_top__GB3 |           1|     13029|
|5     |yolo_conv_top__GB4 |           1|     40145|
|6     |yolo_conv_top__GB5 |           1|      4698|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:02:24 . Memory (MB): peak = 2094.719 ; gain = 548.559 ; free physical = 130 ; free virtual = 9435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:44 . Memory (MB): peak = 2185.852 ; gain = 639.691 ; free physical = 198 ; free virtual = 9479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_local_mem_group_0_d_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_kernel_bias_fp_0_V_ram:   | ram_reg    | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_kernel_bias_fp_0_V_ram:   | ram_reg    | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_kernel_bias_fp_0_V_ram:   | ram_reg    | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_kernel_bias_fp_0_V_ram:   | ram_reg    | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |yolo_conv_top__GB0 |           1|     49178|
|2     |yolo_conv_top__GB1 |           1|     14497|
|3     |yolo_conv_top__GB2 |           1|     16894|
|4     |yolo_conv_top__GB3 |           1|     12981|
|5     |yolo_conv_top__GB4 |           1|     40145|
|6     |yolo_conv_top__GB5 |           1|      4698|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:03:24 . Memory (MB): peak = 2213.793 ; gain = 667.633 ; free physical = 213 ; free virtual = 9461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |yolo_conv_top__GB0 |           1|     12308|
|2     |yolo_conv_top__GB1 |           1|      6934|
|3     |yolo_conv_top__GB2 |           1|     10615|
|4     |yolo_conv_top__GB3 |           1|      7719|
|5     |yolo_conv_top__GB4 |           1|     10057|
|6     |yolo_conv_top__GB5 |           1|      2503|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:03:32 . Memory (MB): peak = 2213.793 ; gain = 667.633 ; free physical = 210 ; free virtual = 9487
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:03:32 . Memory (MB): peak = 2213.793 ; gain = 667.633 ; free physical = 210 ; free virtual = 9487
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:03:32 . Memory (MB): peak = 2213.793 ; gain = 667.633 ; free physical = 210 ; free virtual = 9487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:03:32 . Memory (MB): peak = 2213.793 ; gain = 667.633 ; free physical = 210 ; free virtual = 9487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:03:32 . Memory (MB): peak = 2213.793 ; gain = 667.633 ; free physical = 210 ; free virtual = 9487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:03:32 . Memory (MB): peak = 2213.793 ; gain = 667.633 ; free physical = 210 ; free virtual = 9487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    32|
|2     |DSP48E1_13 |     1|
|3     |DSP48E1_18 |     1|
|4     |LUT1       |    15|
|5     |LUT2       |    87|
|6     |LUT3       |   263|
|7     |LUT4       |   108|
|8     |LUT5       |   285|
|9     |LUT6       |   516|
|10    |MUXF7      |     3|
|11    |FDRE       |   947|
|12    |FDSE       |    67|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |  2325|
|2     |  inst                             |yolo_conv_top                |  2325|
|3     |    grp_out_stream_merge_fu_12034  |out_stream_merge             |   346|
|4     |    out_stream_group_0_s_fifo_U    |fifo_w16_d2_A                |    27|
|5     |    out_stream_group_10_fifo_U     |fifo_w16_d2_A_0              |    19|
|6     |    out_stream_group_11_fifo_U     |fifo_w16_d2_A_1              |    10|
|7     |    out_stream_group_12_fifo_U     |fifo_w16_d2_A_2              |    14|
|8     |    out_stream_group_13_fifo_U     |fifo_w16_d2_A_3              |    12|
|9     |    out_stream_group_14_fifo_U     |fifo_w16_d2_A_4              |    16|
|10    |    out_stream_group_15_fifo_U     |fifo_w16_d2_A_5              |    12|
|11    |    out_stream_group_16_fifo_U     |fifo_w16_d2_A_6              |    10|
|12    |    out_stream_group_17_fifo_U     |fifo_w16_d2_A_7              |    10|
|13    |    out_stream_group_18_fifo_U     |fifo_w16_d2_A_8              |    10|
|14    |    out_stream_group_19_fifo_U     |fifo_w16_d2_A_9              |    10|
|15    |    out_stream_group_1_s_fifo_U    |fifo_w16_d2_A_10             |    10|
|16    |    out_stream_group_20_fifo_U     |fifo_w16_d2_A_11             |    45|
|17    |    out_stream_group_21_fifo_U     |fifo_w16_d2_A_12             |    12|
|18    |    out_stream_group_22_fifo_U     |fifo_w16_d2_A_13             |    11|
|19    |    out_stream_group_23_fifo_U     |fifo_w16_d2_A_14             |    16|
|20    |    out_stream_group_24_fifo_U     |fifo_w16_d2_A_15             |    14|
|21    |    out_stream_group_25_fifo_U     |fifo_w16_d2_A_16             |    11|
|22    |    out_stream_group_26_fifo_U     |fifo_w16_d2_A_17             |    10|
|23    |    out_stream_group_27_fifo_U     |fifo_w16_d2_A_18             |    11|
|24    |    out_stream_group_28_fifo_U     |fifo_w16_d2_A_19             |    10|
|25    |    out_stream_group_29_fifo_U     |fifo_w16_d2_A_20             |    11|
|26    |    out_stream_group_2_s_fifo_U    |fifo_w16_d2_A_21             |    12|
|27    |    out_stream_group_30_fifo_U     |fifo_w16_d2_A_22             |    11|
|28    |    out_stream_group_31_fifo_U     |fifo_w16_d2_A_23             |    12|
|29    |    out_stream_group_3_s_fifo_U    |fifo_w16_d2_A_24             |    15|
|30    |    out_stream_group_4_s_fifo_U    |fifo_w16_d2_A_25             |    13|
|31    |    out_stream_group_5_s_fifo_U    |fifo_w16_d2_A_26             |    10|
|32    |    out_stream_group_6_s_fifo_U    |fifo_w16_d2_A_27             |    13|
|33    |    out_stream_group_7_s_fifo_U    |fifo_w16_d2_A_28             |    12|
|34    |    out_stream_group_8_s_fifo_U    |fifo_w16_d2_A_29             |    13|
|35    |    out_stream_group_9_s_fifo_U    |fifo_w16_d2_A_30             |    12|
|36    |    yolo_conv_top_CTRL_BUS_s_axi_U |yolo_conv_top_CTRL_BUS_s_axi |   221|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:03:32 . Memory (MB): peak = 2213.793 ; gain = 667.633 ; free physical = 210 ; free virtual = 9487
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:03:30 . Memory (MB): peak = 2213.793 ; gain = 474.117 ; free physical = 3576 ; free virtual = 12854
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:03:37 . Memory (MB): peak = 2213.793 ; gain = 667.633 ; free physical = 3582 ; free virtual = 12854
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.879 ; gain = 0.000 ; free physical = 3533 ; free virtual = 12805
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
414 Infos, 158 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:03:42 . Memory (MB): peak = 2225.879 ; gain = 835.262 ; free physical = 3724 ; free virtual = 12996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.879 ; gain = 0.000 ; free physical = 3724 ; free virtual = 12996
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.runs/design_1_yolo_conv_top_0_8_synth_1/design_1_yolo_conv_top_0_8.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_conv_top_0_8, cache-ID = 344aab212c4bc3b1
INFO: [Coretcl 2-1174] Renamed 35 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.891 ; gain = 0.000 ; free physical = 3725 ; free virtual = 13000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019_64/yolo_conv_fp_prj_2019_64.runs/design_1_yolo_conv_top_0_8_synth_1/design_1_yolo_conv_top_0_8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_conv_top_0_8_utilization_synth.rpt -pb design_1_yolo_conv_top_0_8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 22:21:50 2019...
