// Seed: 3247567654
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wand id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output tri0 id_1;
  assign id_12 = -1'b0;
  wire id_20;
  assign id_1 = 'b0;
endmodule
module module_1 #(
    parameter id_18 = 32'd56,
    parameter id_2  = 32'd89
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20
);
  output logic [7:0] id_20;
  input wire id_19;
  inout wire _id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout logic [7:0] id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  localparam id_21 = 1;
  assign id_11[id_2] = id_12;
  wire [id_18  ==  -1 : id_2  <=  -1 'h0] id_22;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_22,
      id_4,
      id_4,
      id_6,
      id_6,
      id_9,
      id_22,
      id_17,
      id_5,
      id_12,
      id_3,
      id_12,
      id_17,
      id_3,
      id_22,
      id_5,
      id_10
  );
  assign id_20[-1] = -1;
  assign id_7 = id_18;
endmodule
