$date
	Sat Aug 08 22:22:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! led9 $end
$var wire 1 " led8 $end
$var wire 1 # led7 $end
$var wire 1 $ led6 $end
$var wire 1 % led5 $end
$var wire 1 & led4 $end
$var wire 1 ' led3 $end
$var wire 1 ( led2 $end
$var wire 1 ) led11 $end
$var wire 1 * led10 $end
$var wire 1 + led1 $end
$var reg 1 , p1 $end
$var reg 1 - p10 $end
$var reg 1 . p11 $end
$var reg 1 / p12 $end
$var reg 1 0 p13 $end
$var reg 1 1 p14 $end
$var reg 1 2 p15 $end
$var reg 1 3 p16 $end
$var reg 1 4 p17 $end
$var reg 1 5 p2 $end
$var reg 1 6 p3 $end
$var reg 1 7 p4 $end
$var reg 1 8 p5 $end
$var reg 1 9 p6 $end
$var reg 1 : p7 $end
$var reg 1 ; p8 $end
$var reg 1 < p9 $end
$scope module E1 $end
$var wire 1 , A $end
$var wire 1 5 B $end
$var wire 1 6 C $end
$var wire 1 + OUT $end
$var wire 1 = w1 $end
$var wire 1 > w2 $end
$var wire 1 ? w3 $end
$var wire 1 @ w4 $end
$var wire 1 A w5 $end
$var wire 1 B w6 $end
$upscope $end
$scope module E10 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 4 C $end
$var wire 1 * OUT $end
$upscope $end
$scope module E11 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 4 C $end
$var wire 1 ) OUT $end
$var wire 1 C w1 $end
$var wire 1 D w2 $end
$upscope $end
$scope module E2 $end
$var wire 1 5 B $end
$var wire 1 ( OUT $end
$upscope $end
$scope module E3 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 : D $end
$var wire 1 ' OUT $end
$var wire 1 E w1 $end
$var wire 1 F w10 $end
$var wire 1 G w11 $end
$var wire 1 H w12 $end
$var wire 1 I w2 $end
$var wire 1 J w3 $end
$var wire 1 K w4 $end
$var wire 1 L w5 $end
$var wire 1 M w6 $end
$var wire 1 N w7 $end
$var wire 1 O w8 $end
$var wire 1 P w9 $end
$upscope $end
$scope module E4 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 : D $end
$var wire 1 & OUT $end
$var wire 1 Q w1 $end
$var wire 1 R w2 $end
$var wire 1 S w3 $end
$upscope $end
$scope module E5 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 - C $end
$var wire 1 . D $end
$var wire 1 % OUT $end
$upscope $end
$scope module E6 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 - C $end
$var wire 1 . D $end
$var wire 1 $ OUT $end
$upscope $end
$scope module E7 $end
$var wire 1 0 B $end
$var wire 1 1 C $end
$var wire 1 # OUT $end
$upscope $end
$scope module E8 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 1 C $end
$var wire 1 " OUT $end
$upscope $end
$scope module E9 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 4 C $end
$var wire 1 ! OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1+
1@
1?
1>
1(
1=
0A
0B
06
05
0,
#2
0+
0@
0?
16
#3
1+
1@
1?
0>
0(
06
15
#4
0+
0@
0?
16
#5
1+
1B
1?
1>
1(
0=
06
05
1,
#6
0?
1A
16
#7
0+
0B
1?
0A
0>
0(
06
15
#8
1+
0?
1A
16
#10
1'
1L
1K
1R
1J
0M
1I
0N
0H
1S
1E
0O
0P
0F
0G
1Q
0&
0:
09
08
07
#11
0'
0L
0K
0R
1:
#12
1K
1R
0J
0:
19
#13
1'
0K
1M
0R
1:
#14
0'
1K
1R
1J
0M
0I
0:
09
18
#15
1'
0K
1H
0R
1:
#16
1'
1N
1K
0H
1R
0J
0:
19
#17
0'
0N
0K
0R
1:
#18
1K
1R
1J
1I
1S
0E
0Q
1&
0:
09
08
17
#19
1'
0&
0S
0K
1F
0R
1:
#20
1'
1G
1&
1K
0F
1R
0J
1S
0:
19
#21
0'
0G
0K
0R
1:
#22
1'
1O
1K
1R
1J
0I
0:
09
18
#23
0'
0O
0K
0R
1:
#24
1K
1R
0J
0:
19
#25
1'
0K
1P
0R
1:
#26
1%
0$
0.
0-
0<
0;
#27
0%
1$
1.
#28
0$
0.
1-
#29
1.
#30
1$
0.
0-
1<
#31
1.
#32
0.
1-
#33
1.
#34
1%
0$
0.
0-
0<
1;
#35
1$
1.
#36
0$
0.
1-
#37
1$
1.
#38
0.
0-
1<
#39
1.
#40
1%
0.
1-
#41
0%
1.
#42
1"
1#
01
00
0/
#43
0"
11
#44
1"
0#
01
10
#45
1#
11
#46
0"
01
00
1/
#47
11
#48
1"
0#
01
10
#49
1#
11
#50
0!
0*
1D
1C
0)
04
03
02
#51
14
#52
0D
0C
04
13
#53
1D
14
#54
1*
1!
1C
1)
04
03
12
#55
14
#56
0!
0*
0)
0D
0C
04
13
#57
1*
1)
1!
1D
14
#58
