<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MSE Controller: f2833x/v140/DSP2833x_headers/include/DSP2833x_EPwm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSE Controller
   &#160;<span id="projectnumber">V7.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7025d2b2446856d70902cec2b7152006.html">f2833x</a></li><li class="navelem"><a class="el" href="dir_04528772291e8d2837135c466a1b299b.html">v140</a></li><li class="navelem"><a class="el" href="dir_b50d3d096ab707223c705c852576767d.html">DSP2833x_headers</a></li><li class="navelem"><a class="el" href="dir_b4ee6adf04ab806cb4acfcd7c81c1ce9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DSP2833x_EPwm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_p2833x___e_pwm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:   DSP2833x_EPwm.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:  DSP2833x Enhanced PWM Module Register Bit Definitions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release: F2833x/F2823x Header Files and Peripheral Examples V140 $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date: March  4, 2015 $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright: Copyright (C) 2007-2015 Texas Instruments Incorporated -</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//             http://www.ti.com/ ALL RIGHTS RESERVED $</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef DSP2833x_EPWM_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define DSP2833x_EPWM_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// Time base control register bit definitions */                                    </span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html">   24</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_b_c_t_l___b_i_t_s.html">TBCTL_BITS</a> {          <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html#a725224096dc89831541ef37ad28dd446">   25</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_c_t_l___b_i_t_s.html#a725224096dc89831541ef37ad28dd446">CTRMODE</a>:2;         <span class="comment">// 1:0    Counter Mode</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html#a96a4da5ef136835e2b22b72ac69f7a8c">   26</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_c_t_l___b_i_t_s.html#a96a4da5ef136835e2b22b72ac69f7a8c">PHSEN</a>:1;           <span class="comment">// 2      Phase load enable</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html#a065fbfe287f5b67070779d6168315b98">   27</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_c_t_l___b_i_t_s.html#a065fbfe287f5b67070779d6168315b98">PRDLD</a>:1;           <span class="comment">// 3      Active period load</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html#afa440d6bae07f57ad2f2661d47a1d7ab">   28</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_c_t_l___b_i_t_s.html#afa440d6bae07f57ad2f2661d47a1d7ab">SYNCOSEL</a>:2;        <span class="comment">// 5:4    Sync output select</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html#a1d2212fc310d325ea8640851029b87f3">   29</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_c_t_l___b_i_t_s.html#a1d2212fc310d325ea8640851029b87f3">SWFSYNC</a>:1;         <span class="comment">// 6      Software force sync pulse</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html#aa49e849f8079ae14e86faa869201df7c">   30</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_c_t_l___b_i_t_s.html#aa49e849f8079ae14e86faa869201df7c">HSPCLKDIV</a>:3;       <span class="comment">// 9:7    High speed time pre-scale</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html#aed02f6a3e79286a331f1720cd7317e4b">   31</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_c_t_l___b_i_t_s.html#aed02f6a3e79286a331f1720cd7317e4b">CLKDIV</a>:3;          <span class="comment">// 12:10  Timebase clock pre-scale</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html#abb613a08912cbf93f40d8db007f62ba3">   32</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_c_t_l___b_i_t_s.html#abb613a08912cbf93f40d8db007f62ba3">PHSDIR</a>:1;          <span class="comment">// 13     Phase Direction</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="struct_t_b_c_t_l___b_i_t_s.html#af954874375a6c568736221d424bba615">   33</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_c_t_l___b_i_t_s.html#af954874375a6c568736221d424bba615">FREE_SOFT</a>:2;       <span class="comment">// 15:14  Emulation mode </span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;};</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="union_t_b_c_t_l___r_e_g.html">   36</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_b_c_t_l___r_e_g.html">TBCTL_REG</a> {</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="union_t_b_c_t_l___r_e_g.html#a795f0d7112e6255bc16b60a475da48c6">   37</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_t_b_c_t_l___r_e_g.html#a795f0d7112e6255bc16b60a475da48c6">all</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="union_t_b_c_t_l___r_e_g.html#a3711d8f5d94af524e24c1a428d7cbd57">   38</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_b_c_t_l___b_i_t_s.html">TBCTL_BITS</a>   <a class="code" href="union_t_b_c_t_l___r_e_g.html#a3711d8f5d94af524e24c1a428d7cbd57">bit</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;};</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// Time base status register bit definitions */                                    </span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_t_b_s_t_s___b_i_t_s.html">   43</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_b_s_t_s___b_i_t_s.html">TBSTS_BITS</a> {          <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_t_b_s_t_s___b_i_t_s.html#ae1ed80e30fcbe5d6a8e3d9d0cf29b5ae">   44</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_s_t_s___b_i_t_s.html#ae1ed80e30fcbe5d6a8e3d9d0cf29b5ae">CTRDIR</a>:1;          <span class="comment">// 0      Counter direction status</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_t_b_s_t_s___b_i_t_s.html#ac7a61291a04c2082310d8e75cd7beeef">   45</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_s_t_s___b_i_t_s.html#ac7a61291a04c2082310d8e75cd7beeef">SYNCI</a>:1;           <span class="comment">// 1      External input sync status</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_t_b_s_t_s___b_i_t_s.html#acc2c468bdd1013da5c8a8ec143a95656">   46</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_s_t_s___b_i_t_s.html#acc2c468bdd1013da5c8a8ec143a95656">CTRMAX</a>:1;          <span class="comment">// 2      Counter max latched status</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_t_b_s_t_s___b_i_t_s.html#a2da0d8461457e5ab1b477bac21961dcc">   47</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_b_s_t_s___b_i_t_s.html#a2da0d8461457e5ab1b477bac21961dcc">rsvd1</a>:13;          <span class="comment">// 15:3   reserved</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;};</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="union_t_b_s_t_s___r_e_g.html">   50</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_b_s_t_s___r_e_g.html">TBSTS_REG</a> {</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="union_t_b_s_t_s___r_e_g.html#aaf971464c815c857aaca768ee7564388">   51</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_t_b_s_t_s___r_e_g.html#aaf971464c815c857aaca768ee7564388">all</a>;</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="union_t_b_s_t_s___r_e_g.html#ab0c63b7a9adfd63ae0df0fee80174a66">   52</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_b_s_t_s___b_i_t_s.html">TBSTS_BITS</a>   <a class="code" href="union_t_b_s_t_s___r_e_g.html#ab0c63b7a9adfd63ae0df0fee80174a66">bit</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;};</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// Compare control register bit definitions */                                    </span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html">   57</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html">CMPCTL_BITS</a> {          <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html#a851c50402575772ec638c931e265be55">   58</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html#a851c50402575772ec638c931e265be55">LOADAMODE</a>:2;        <span class="comment">// 0:1    Active compare A</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html#ae4e8680b95e911401e2318268c792fff">   59</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html#ae4e8680b95e911401e2318268c792fff">LOADBMODE</a>:2;        <span class="comment">// 3:2    Active compare B</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html#afe97f77846f4a57d50e7b77170dd12f8">   60</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html#afe97f77846f4a57d50e7b77170dd12f8">SHDWAMODE</a>:1;        <span class="comment">// 4      Compare A block operating mode</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html#ae0addbec61528418f88a12c699167f2f">   61</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html#ae0addbec61528418f88a12c699167f2f">rsvd1</a>:1;            <span class="comment">// 5      reserved</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html#ab25286ed3730d338163a66f5c5199204">   62</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html#ab25286ed3730d338163a66f5c5199204">SHDWBMODE</a>:1;        <span class="comment">// 6      Compare B block operating mode</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html#a66895cb0ae9534fd392151cfdc2913a7">   63</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html#a66895cb0ae9534fd392151cfdc2913a7">rsvd2</a>:1;            <span class="comment">// 7      reserved</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html#a007be44f7c8438452d0ae4fc5e424930">   64</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html#a007be44f7c8438452d0ae4fc5e424930">SHDWAFULL</a>:1;        <span class="comment">// 8      Compare A Shadow registers full Status</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html#a2a46088e417d228ceded88babad9186d">   65</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html#a2a46088e417d228ceded88babad9186d">SHDWBFULL</a>:1;        <span class="comment">// 9      Compare B Shadow registers full Status</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_c_m_p_c_t_l___b_i_t_s.html#aecb25dc041fd5044acda993764831924">   66</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html#aecb25dc041fd5044acda993764831924">rsvd3</a>:6;            <span class="comment">// 15:10  reserved</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;};</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="union_c_m_p_c_t_l___r_e_g.html">   70</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_c_m_p_c_t_l___r_e_g.html">CMPCTL_REG</a> {</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="union_c_m_p_c_t_l___r_e_g.html#a107c22728b55409f4b388976db7e1544">   71</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code" href="union_c_m_p_c_t_l___r_e_g.html#a107c22728b55409f4b388976db7e1544">all</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="union_c_m_p_c_t_l___r_e_g.html#a2708576433d3f57ab5038868cb5168ba">   72</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_m_p_c_t_l___b_i_t_s.html">CMPCTL_BITS</a>    <a class="code" href="union_c_m_p_c_t_l___r_e_g.html#a2708576433d3f57ab5038868cb5168ba">bit</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// Action qualifier register bit definitions */                                    </span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_a_q_c_t_l___b_i_t_s.html">   77</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_a_q_c_t_l___b_i_t_s.html">AQCTL_BITS</a> {           <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_a_q_c_t_l___b_i_t_s.html#a364e3885e2683e062df9092186017c2f">   78</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_t_l___b_i_t_s.html#a364e3885e2683e062df9092186017c2f">ZRO</a>:2;              <span class="comment">// 1:0    Action Counter = Zero</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_a_q_c_t_l___b_i_t_s.html#a5196957c15b6868af4e0415c001ca76f">   79</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_t_l___b_i_t_s.html#a5196957c15b6868af4e0415c001ca76f">PRD</a>:2;              <span class="comment">// 3:2    Action Counter = Period</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_a_q_c_t_l___b_i_t_s.html#a5037c104c7bdf74df20fafdeab3e2583">   80</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_t_l___b_i_t_s.html#a5037c104c7bdf74df20fafdeab3e2583">CAU</a>:2;              <span class="comment">// 5:4    Action Counter = Compare A up</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_a_q_c_t_l___b_i_t_s.html#af6baa44c4ecdae2507a11ded51734390">   81</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_t_l___b_i_t_s.html#af6baa44c4ecdae2507a11ded51734390">CAD</a>:2;              <span class="comment">// 7:6    Action Counter = Compare A down</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_a_q_c_t_l___b_i_t_s.html#a9b4625cfb7b62fa9d1227773bfa188ea">   82</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_t_l___b_i_t_s.html#a9b4625cfb7b62fa9d1227773bfa188ea">CBU</a>:2;              <span class="comment">// 9:8    Action Counter = Compare B up</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_a_q_c_t_l___b_i_t_s.html#add9d636c9f98e2a27b1fe4084d7f79df">   83</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_t_l___b_i_t_s.html#add9d636c9f98e2a27b1fe4084d7f79df">CBD</a>:2;              <span class="comment">// 11:10  Action Counter = Compare B down</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_a_q_c_t_l___b_i_t_s.html#a8ac84438d588671b2e7d9f6a48eb4092">   84</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_t_l___b_i_t_s.html#a8ac84438d588671b2e7d9f6a48eb4092">rsvd</a>:4;             <span class="comment">// 15:12  reserved</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;};</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="union_a_q_c_t_l___r_e_g.html">   87</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_a_q_c_t_l___r_e_g.html">AQCTL_REG</a> {</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="union_a_q_c_t_l___r_e_g.html#ada5eb92628cb6a3eb32b0918fc7053c0">   88</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code" href="union_a_q_c_t_l___r_e_g.html#ada5eb92628cb6a3eb32b0918fc7053c0">all</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="union_a_q_c_t_l___r_e_g.html#af034f5bceb4148b2aa0933540354c689">   89</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_a_q_c_t_l___b_i_t_s.html">AQCTL_BITS</a>     <a class="code" href="union_a_q_c_t_l___r_e_g.html#af034f5bceb4148b2aa0933540354c689">bit</a>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;};</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Action qualifier SW force register bit definitions */                                    </span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_a_q_s_f_r_c___b_i_t_s.html">   94</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_a_q_s_f_r_c___b_i_t_s.html">AQSFRC_BITS</a> {           <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_a_q_s_f_r_c___b_i_t_s.html#a94304a5650936384e1c6d9ef1d502696">   95</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_s_f_r_c___b_i_t_s.html#a94304a5650936384e1c6d9ef1d502696">ACTSFA</a>:2;            <span class="comment">// 1:0    Action when One-time SW Force A invoked</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_a_q_s_f_r_c___b_i_t_s.html#a12d5c4663ef97ea99a719b5c287f8996">   96</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_s_f_r_c___b_i_t_s.html#a12d5c4663ef97ea99a719b5c287f8996">OTSFA</a>:1;             <span class="comment">// 2      One-time SW Force A output</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_a_q_s_f_r_c___b_i_t_s.html#a2325e022063bd6236599bc11b0d54d84">   97</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_s_f_r_c___b_i_t_s.html#a2325e022063bd6236599bc11b0d54d84">ACTSFB</a>:2;            <span class="comment">// 4:3    Action when One-time SW Force B invoked</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_a_q_s_f_r_c___b_i_t_s.html#addae1cf0fc0a6654ff49cc4311bc74f4">   98</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_s_f_r_c___b_i_t_s.html#addae1cf0fc0a6654ff49cc4311bc74f4">OTSFB</a>:1;             <span class="comment">// 5      One-time SW Force A output</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_a_q_s_f_r_c___b_i_t_s.html#a02d6835af69c7330aa1d694c88005806">   99</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_s_f_r_c___b_i_t_s.html#a02d6835af69c7330aa1d694c88005806">RLDCSF</a>:2;            <span class="comment">// 7:6    Reload from Shadow options</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_a_q_s_f_r_c___b_i_t_s.html#a9ebf0b80bd7387ea41f97cf94c3e7d49">  100</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_s_f_r_c___b_i_t_s.html#a9ebf0b80bd7387ea41f97cf94c3e7d49">rsvd1</a>:8;             <span class="comment">// 15:8   reserved</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;};</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="union_a_q_s_f_r_c___r_e_g.html">  103</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_a_q_s_f_r_c___r_e_g.html">AQSFRC_REG</a> {</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="union_a_q_s_f_r_c___r_e_g.html#a3115406804540f75d6fac45aa5e0f304">  104</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                 <a class="code" href="union_a_q_s_f_r_c___r_e_g.html#a3115406804540f75d6fac45aa5e0f304">all</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="union_a_q_s_f_r_c___r_e_g.html#a215496b926dba83fd37860bb58ede498">  105</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_a_q_s_f_r_c___b_i_t_s.html">AQSFRC_BITS</a>     <a class="code" href="union_a_q_s_f_r_c___r_e_g.html#a215496b926dba83fd37860bb58ede498">bit</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;};</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Action qualifier continuous SW force register bit definitions */                                    </span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="struct_a_q_c_s_f_r_c___b_i_t_s.html">  110</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_a_q_c_s_f_r_c___b_i_t_s.html">AQCSFRC_BITS</a> {          <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct_a_q_c_s_f_r_c___b_i_t_s.html#a8b6ffc79b09d27c6e83c6b832151bcc4">  111</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_s_f_r_c___b_i_t_s.html#a8b6ffc79b09d27c6e83c6b832151bcc4">CSFA</a>:2;              <span class="comment">// 1:0    Continuous Software Force on output A</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_a_q_c_s_f_r_c___b_i_t_s.html#aa24b9e006ae4e4ce2a7167e470cb9e15">  112</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_s_f_r_c___b_i_t_s.html#aa24b9e006ae4e4ce2a7167e470cb9e15">CSFB</a>:2;              <span class="comment">// 3:2    Continuous Software Force on output B</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="struct_a_q_c_s_f_r_c___b_i_t_s.html#aa9fe8f62c165ed323c1b94b6836a6689">  113</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_a_q_c_s_f_r_c___b_i_t_s.html#aa9fe8f62c165ed323c1b94b6836a6689">rsvd1</a>:12;            <span class="comment">// 15:4   reserved</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;};</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="union_a_q_c_s_f_r_c___r_e_g.html">  116</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_a_q_c_s_f_r_c___r_e_g.html">AQCSFRC_REG</a> {</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="union_a_q_c_s_f_r_c___r_e_g.html#a67723d7469342c87613d15fa81f06249">  117</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_a_q_c_s_f_r_c___r_e_g.html#a67723d7469342c87613d15fa81f06249">all</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="union_a_q_c_s_f_r_c___r_e_g.html#a6dbdc1ad495403284ffd3bf01fc0f270">  118</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_a_q_c_s_f_r_c___b_i_t_s.html">AQCSFRC_BITS</a>     <a class="code" href="union_a_q_c_s_f_r_c___r_e_g.html#a6dbdc1ad495403284ffd3bf01fc0f270">bit</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;};</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// As of version 1.1</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// Changed the MODE bit-field to OUT_MODE</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// Added the bit-field IN_MODE</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// This corresponds to changes in silicon as of F2833x devices</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// Rev A silicon.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">// Dead-band generator control register bit definitions                                    </span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct_d_b_c_t_l___b_i_t_s.html">  129</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_d_b_c_t_l___b_i_t_s.html">DBCTL_BITS</a> {          <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct_d_b_c_t_l___b_i_t_s.html#ad7f97d155341f0d6795182f34dd12640">  130</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_d_b_c_t_l___b_i_t_s.html#ad7f97d155341f0d6795182f34dd12640">OUT_MODE</a>:2;        <span class="comment">// 1:0    Dead Band Output Mode Control </span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct_d_b_c_t_l___b_i_t_s.html#ae2a2680efb137de1b03367e1ce428977">  131</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_d_b_c_t_l___b_i_t_s.html#ae2a2680efb137de1b03367e1ce428977">POLSEL</a>:2;          <span class="comment">// 3:2    Polarity Select Control </span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct_d_b_c_t_l___b_i_t_s.html#a04f7b00aa3605dbe9a2821ffa0e3d783">  132</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_d_b_c_t_l___b_i_t_s.html#a04f7b00aa3605dbe9a2821ffa0e3d783">IN_MODE</a>:2;         <span class="comment">// 5:4    Dead Band Input Select Mode Control</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct_d_b_c_t_l___b_i_t_s.html#a1e8e61d0701b48cf115ecf346c366635">  133</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_d_b_c_t_l___b_i_t_s.html#a1e8e61d0701b48cf115ecf346c366635">rsvd1</a>:10;          <span class="comment">// 15:4   reserved</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;};</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="union_d_b_c_t_l___r_e_g.html">  136</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_d_b_c_t_l___r_e_g.html">DBCTL_REG</a> {</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="union_d_b_c_t_l___r_e_g.html#ac738982a5f65e93795c02c02456dd32e">  137</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_d_b_c_t_l___r_e_g.html#ac738982a5f65e93795c02c02456dd32e">all</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="union_d_b_c_t_l___r_e_g.html#a24003f017dfbe56d95aabe91886a7cca">  138</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_d_b_c_t_l___b_i_t_s.html">DBCTL_BITS</a>       <a class="code" href="union_d_b_c_t_l___r_e_g.html#a24003f017dfbe56d95aabe91886a7cca">bit</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;};</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// Trip zone select register bit definitions                                   </span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html">  144</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_z_s_e_l___b_i_t_s.html">TZSEL_BITS</a> {           <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#a15cc1188e9b27d116d93dc713d6a6f83">  145</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#a15cc1188e9b27d116d93dc713d6a6f83">CBC1</a>:1;            <span class="comment">// 0      TZ1 CBC select</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#ae891eff0d90dce2041ea2c516cccf710">  146</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#ae891eff0d90dce2041ea2c516cccf710">CBC2</a>:1;            <span class="comment">// 1      TZ2 CBC select</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#a40f244deef0c4f5e38f8f2395526b254">  147</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#a40f244deef0c4f5e38f8f2395526b254">CBC3</a>:1;            <span class="comment">// 2      TZ3 CBC select</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#a0da88d58314647f2c183713baaed1397">  148</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#a0da88d58314647f2c183713baaed1397">CBC4</a>:1;            <span class="comment">// 3      TZ4 CBC select</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#a8c78381a9d915c79586fcd900ef3bbc3">  149</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#a8c78381a9d915c79586fcd900ef3bbc3">CBC5</a>:1;            <span class="comment">// 4      TZ5 CBC select</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#aa9f3ba2f2016ec3472e6455d0de844cb">  150</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#aa9f3ba2f2016ec3472e6455d0de844cb">CBC6</a>:1;            <span class="comment">// 5      TZ6 CBC select</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#a304f548f3ec68f52f7bdd63fdc85fed2">  151</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#a304f548f3ec68f52f7bdd63fdc85fed2">rsvd1</a>:2;           <span class="comment">// 7:6    reserved</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#adc7cc5cfa48cebe7eef8771e81f3c80c">  152</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#adc7cc5cfa48cebe7eef8771e81f3c80c">OSHT1</a>:1;           <span class="comment">// 8      One-shot TZ1 select             </span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#ac4ccbe50e855606f4da80e249a98af2c">  153</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#ac4ccbe50e855606f4da80e249a98af2c">OSHT2</a>:1;           <span class="comment">// 9      One-shot TZ2 select             </span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#ac15249434559c42d7c9708945a6088ad">  154</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#ac15249434559c42d7c9708945a6088ad">OSHT3</a>:1;           <span class="comment">// 10     One-shot TZ3 select             </span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#a1b236c6f20bcd2f01bd59c8de68bda3d">  155</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#a1b236c6f20bcd2f01bd59c8de68bda3d">OSHT4</a>:1;           <span class="comment">// 11     One-shot TZ4 select             </span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#afb253f52d56aa31800530797efa6a242">  156</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#afb253f52d56aa31800530797efa6a242">OSHT5</a>:1;           <span class="comment">// 12     One-shot TZ5 select             </span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#a686769f5303fb01691a197884620c93c">  157</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#a686769f5303fb01691a197884620c93c">OSHT6</a>:1;           <span class="comment">// 13     One-shot TZ6 select             </span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct_t_z_s_e_l___b_i_t_s.html#ab31d39271cc393d2e6f5e8ca6fdec555">  158</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_s_e_l___b_i_t_s.html#ab31d39271cc393d2e6f5e8ca6fdec555">rsvd2</a>:2;           <span class="comment">// 15:14  reserved</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;};</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="union_t_z_s_e_l___r_e_g.html">  161</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_z_s_e_l___r_e_g.html">TZSEL_REG</a> {</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="union_t_z_s_e_l___r_e_g.html#a19d6114c4d665b48a08af1341787d6d8">  162</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_t_z_s_e_l___r_e_g.html#a19d6114c4d665b48a08af1341787d6d8">all</a>;</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="union_t_z_s_e_l___r_e_g.html#aac30c3b8dffbd33b50718880c7d53d68">  163</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_z_s_e_l___b_i_t_s.html">TZSEL_BITS</a>       <a class="code" href="union_t_z_s_e_l___r_e_g.html#aac30c3b8dffbd33b50718880c7d53d68">bit</a>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;};</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// Trip zone control register bit definitions */                                    </span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="struct_t_z_c_t_l___b_i_t_s.html">  169</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_z_c_t_l___b_i_t_s.html">TZCTL_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="struct_t_z_c_t_l___b_i_t_s.html#a7557ecc52712f5bf212cbb1f56132af4">  170</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_z_c_t_l___b_i_t_s.html#a7557ecc52712f5bf212cbb1f56132af4">TZA</a>:2;            <span class="comment">// 1:0    TZ1 to TZ6 Trip Action On EPWMxA</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="struct_t_z_c_t_l___b_i_t_s.html#a04447a5e9e039ca172fe8e6168243cf2">  171</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_z_c_t_l___b_i_t_s.html#a04447a5e9e039ca172fe8e6168243cf2">TZB</a>:2;            <span class="comment">// 3:2    TZ1 to TZ6 Trip Action On EPWMxB</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct_t_z_c_t_l___b_i_t_s.html#a92b96b19d8e95c951715f6ddfb5780ba">  172</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_t_z_c_t_l___b_i_t_s.html#a92b96b19d8e95c951715f6ddfb5780ba">rsvd</a>:12;          <span class="comment">// 15:4   reserved</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;};</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="union_t_z_c_t_l___r_e_g.html">  175</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_z_c_t_l___r_e_g.html">TZCTL_REG</a> {</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="union_t_z_c_t_l___r_e_g.html#ad7607a709a969964468ac0c0cbe37c00">  176</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_t_z_c_t_l___r_e_g.html#ad7607a709a969964468ac0c0cbe37c00">all</a>;</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="union_t_z_c_t_l___r_e_g.html#a092a579dd9c8c7a8093db8f52d9f4c56">  177</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_z_c_t_l___b_i_t_s.html">TZCTL_BITS</a>       <a class="code" href="union_t_z_c_t_l___r_e_g.html#a092a579dd9c8c7a8093db8f52d9f4c56">bit</a>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;};</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// Trip zone control register bit definitions */                                    </span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="struct_t_z_e_i_n_t___b_i_t_s.html">  183</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_z_e_i_n_t___b_i_t_s.html">TZEINT_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="struct_t_z_e_i_n_t___b_i_t_s.html#a8b7d089e227e96416125b290bf8c577e">  184</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_e_i_n_t___b_i_t_s.html#a8b7d089e227e96416125b290bf8c577e">rsvd1</a>:1;          <span class="comment">// 0      reserved</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct_t_z_e_i_n_t___b_i_t_s.html#af6d87ad425a263f5e238e04f40c9cc0b">  185</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_e_i_n_t___b_i_t_s.html#af6d87ad425a263f5e238e04f40c9cc0b">CBC</a>:1;            <span class="comment">// 1      Trip Zones Cycle By Cycle Int Enable</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="struct_t_z_e_i_n_t___b_i_t_s.html#a4926cd6f43fbb51292731e428cd5aedd">  186</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_e_i_n_t___b_i_t_s.html#a4926cd6f43fbb51292731e428cd5aedd">OST</a>:1;            <span class="comment">// 2      Trip Zones One Shot Int Enable</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct_t_z_e_i_n_t___b_i_t_s.html#aedb9d3ba82619c40020d9972536fbb2d">  187</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_e_i_n_t___b_i_t_s.html#aedb9d3ba82619c40020d9972536fbb2d">rsvd2</a>:13;         <span class="comment">// 15:3   reserved</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;};   </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="union_t_z_e_i_n_t___r_e_g.html">  191</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_z_e_i_n_t___r_e_g.html">TZEINT_REG</a> {</div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="union_t_z_e_i_n_t___r_e_g.html#a7a312a5bc10a31c9f9e536bd32afd09c">  192</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_t_z_e_i_n_t___r_e_g.html#a7a312a5bc10a31c9f9e536bd32afd09c">all</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="union_t_z_e_i_n_t___r_e_g.html#a012d55fc7f01f604d38099c5f40ffd9d">  193</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_z_e_i_n_t___b_i_t_s.html">TZEINT_BITS</a>      <a class="code" href="union_t_z_e_i_n_t___r_e_g.html#a012d55fc7f01f604d38099c5f40ffd9d">bit</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;};</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// Trip zone flag register bit definitions */                                    </span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="struct_t_z_f_l_g___b_i_t_s.html">  199</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_z_f_l_g___b_i_t_s.html">TZFLG_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_t_z_f_l_g___b_i_t_s.html#a30a47948c9f09737b1738836c0675cb8">  200</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_f_l_g___b_i_t_s.html#a30a47948c9f09737b1738836c0675cb8">INT</a>:1;           <span class="comment">// 0      Global status</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="struct_t_z_f_l_g___b_i_t_s.html#ad6b725c9618183cdf803205bebdc4c2b">  201</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_f_l_g___b_i_t_s.html#ad6b725c9618183cdf803205bebdc4c2b">CBC</a>:1;           <span class="comment">// 1      Trip Zones Cycle By Cycle Int</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_t_z_f_l_g___b_i_t_s.html#a1470de850b06afeaad899784e95a75c9">  202</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_f_l_g___b_i_t_s.html#a1470de850b06afeaad899784e95a75c9">OST</a>:1;           <span class="comment">// 2      Trip Zones One Shot Int</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_t_z_f_l_g___b_i_t_s.html#ab551b38c80c2eb56f237ecc27053b090">  203</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_f_l_g___b_i_t_s.html#ab551b38c80c2eb56f237ecc27053b090">rsvd2</a>:13;        <span class="comment">// 15:3   reserved</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;};</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="union_t_z_f_l_g___r_e_g.html">  206</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_z_f_l_g___r_e_g.html">TZFLG_REG</a> {</div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="union_t_z_f_l_g___r_e_g.html#a9dff2c4e35377deddb81f631a03e26ac">  207</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_t_z_f_l_g___r_e_g.html#a9dff2c4e35377deddb81f631a03e26ac">all</a>;</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="union_t_z_f_l_g___r_e_g.html#a29e81c4bfff5247ef4abe545db4897c8">  208</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_z_f_l_g___b_i_t_s.html">TZFLG_BITS</a>       <a class="code" href="union_t_z_f_l_g___r_e_g.html#a29e81c4bfff5247ef4abe545db4897c8">bit</a>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;};</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// Trip zone flag clear register bit definitions */                                    </span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_t_z_c_l_r___b_i_t_s.html">  213</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_z_c_l_r___b_i_t_s.html">TZCLR_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_t_z_c_l_r___b_i_t_s.html#a66629d4927224c2e5ba60a8bb8c6398b">  214</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_c_l_r___b_i_t_s.html#a66629d4927224c2e5ba60a8bb8c6398b">INT</a>:1;           <span class="comment">// 0      Global status</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct_t_z_c_l_r___b_i_t_s.html#a7e94424e5e2620115e7ed0bf0b15189b">  215</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_c_l_r___b_i_t_s.html#a7e94424e5e2620115e7ed0bf0b15189b">CBC</a>:1;           <span class="comment">// 1      Trip Zones Cycle By Cycle Int</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct_t_z_c_l_r___b_i_t_s.html#ac62fe9e0268c55533748b592b1895aa1">  216</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_c_l_r___b_i_t_s.html#ac62fe9e0268c55533748b592b1895aa1">OST</a>:1;           <span class="comment">// 2      Trip Zones One Shot Int</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_t_z_c_l_r___b_i_t_s.html#a5d5275ffe47f3553720648c9dce9dacf">  217</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_c_l_r___b_i_t_s.html#a5d5275ffe47f3553720648c9dce9dacf">rsvd2</a>:13;        <span class="comment">// 15:3   reserved</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;};</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="union_t_z_c_l_r___r_e_g.html">  220</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_z_c_l_r___r_e_g.html">TZCLR_REG</a> {</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="union_t_z_c_l_r___r_e_g.html#afc7496aa5792f961d0ea287749583d30">  221</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_t_z_c_l_r___r_e_g.html#afc7496aa5792f961d0ea287749583d30">all</a>;</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="union_t_z_c_l_r___r_e_g.html#aebe7ea2b8dc74bcf62d441559a970029">  222</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_z_c_l_r___b_i_t_s.html">TZCLR_BITS</a>       <a class="code" href="union_t_z_c_l_r___r_e_g.html#aebe7ea2b8dc74bcf62d441559a970029">bit</a>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;};</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">// Trip zone flag force register bit definitions */                                    </span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_t_z_f_r_c___b_i_t_s.html">  227</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_z_f_r_c___b_i_t_s.html">TZFRC_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_t_z_f_r_c___b_i_t_s.html#aef9312e1fcf1d83836cb3c081477eadc">  228</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_f_r_c___b_i_t_s.html#aef9312e1fcf1d83836cb3c081477eadc">rsvd1</a>:1;         <span class="comment">// 0      reserved</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_t_z_f_r_c___b_i_t_s.html#a98e55a1cc97e3fc2f0447b924f1e905a">  229</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_f_r_c___b_i_t_s.html#a98e55a1cc97e3fc2f0447b924f1e905a">CBC</a>:1;           <span class="comment">// 1      Trip Zones Cycle By Cycle Int</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct_t_z_f_r_c___b_i_t_s.html#a2826e90b0c2cc347930bf3805519bd10">  230</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_f_r_c___b_i_t_s.html#a2826e90b0c2cc347930bf3805519bd10">OST</a>:1;           <span class="comment">// 2      Trip Zones One Shot Int</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_t_z_f_r_c___b_i_t_s.html#ac63811b78881cd2ef7ad907d51f15a74">  231</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_z_f_r_c___b_i_t_s.html#ac63811b78881cd2ef7ad907d51f15a74">rsvd2</a>:13;        <span class="comment">// 15:3   reserved</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;};</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="union_t_z_f_r_c___r_e_g.html">  234</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_z_f_r_c___r_e_g.html">TZFRC_REG</a> {</div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="union_t_z_f_r_c___r_e_g.html#ab2e66514a19e53fa53312c1140e1bad5">  235</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_t_z_f_r_c___r_e_g.html#ab2e66514a19e53fa53312c1140e1bad5">all</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="union_t_z_f_r_c___r_e_g.html#aca2bd644b07f92ceb7ab8b4a21b7ed2e">  236</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_z_f_r_c___b_i_t_s.html">TZFRC_BITS</a>       <a class="code" href="union_t_z_f_r_c___r_e_g.html#aca2bd644b07f92ceb7ab8b4a21b7ed2e">bit</a>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;};</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// Event trigger select register bit definitions */                                    </span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_e_t_s_e_l___b_i_t_s.html">  241</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_e_t_s_e_l___b_i_t_s.html">ETSEL_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_e_t_s_e_l___b_i_t_s.html#a68173ce0fb311ca5926051c447b00fac">  242</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_s_e_l___b_i_t_s.html#a68173ce0fb311ca5926051c447b00fac">INTSEL</a>:3;        <span class="comment">// 2:0    EPWMxINTn Select</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_e_t_s_e_l___b_i_t_s.html#a69d1edf956ca42ad4cc04f3f84c93459">  243</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_s_e_l___b_i_t_s.html#a69d1edf956ca42ad4cc04f3f84c93459">INTEN</a>:1;         <span class="comment">// 3      EPWMxINTn Enable</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_e_t_s_e_l___b_i_t_s.html#a6fa2b8302862329ee6d6f07dae0afcdd">  244</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_s_e_l___b_i_t_s.html#a6fa2b8302862329ee6d6f07dae0afcdd">rsvd1</a>:4;         <span class="comment">// 7:4    reserved</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_e_t_s_e_l___b_i_t_s.html#a1ece835f2fe541c1281d5ee029478ff3">  245</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_s_e_l___b_i_t_s.html#a1ece835f2fe541c1281d5ee029478ff3">SOCASEL</a>:3;       <span class="comment">// 10:8   Start of conversion A Select</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="struct_e_t_s_e_l___b_i_t_s.html#a7ae7a05e912a4ac2c47789711c705fe8">  246</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_s_e_l___b_i_t_s.html#a7ae7a05e912a4ac2c47789711c705fe8">SOCAEN</a>:1;        <span class="comment">// 11     Start of conversion A Enable</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_e_t_s_e_l___b_i_t_s.html#a6616efc33d6cefacf585954ecdf35202">  247</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_s_e_l___b_i_t_s.html#a6616efc33d6cefacf585954ecdf35202">SOCBSEL</a>:3;       <span class="comment">// 14:12  Start of conversion B Select</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_e_t_s_e_l___b_i_t_s.html#ad5afc2b9ad38f8b1f95c67f9597406c1">  248</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_s_e_l___b_i_t_s.html#ad5afc2b9ad38f8b1f95c67f9597406c1">SOCBEN</a>:1;        <span class="comment">// 15     Start of conversion B Enable</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;};</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="union_e_t_s_e_l___r_e_g.html">  251</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_e_t_s_e_l___r_e_g.html">ETSEL_REG</a> {</div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="union_e_t_s_e_l___r_e_g.html#a82af3b7514fcf2b77fc70580e5c59b3d">  252</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_e_t_s_e_l___r_e_g.html#a82af3b7514fcf2b77fc70580e5c59b3d">all</a>;</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="union_e_t_s_e_l___r_e_g.html#a60cd535719d537bb4eecd39561b0b90f">  253</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_e_t_s_e_l___b_i_t_s.html">ETSEL_BITS</a>       <a class="code" href="union_e_t_s_e_l___r_e_g.html#a60cd535719d537bb4eecd39561b0b90f">bit</a>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;};</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">// Event trigger pre-scale register bit definitions */                                    </span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_e_t_p_s___b_i_t_s.html">  259</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_e_t_p_s___b_i_t_s.html">ETPS_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="struct_e_t_p_s___b_i_t_s.html#a99fda2d93192fcf2336c9a672c41af92">  260</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_p_s___b_i_t_s.html#a99fda2d93192fcf2336c9a672c41af92">INTPRD</a>:2;       <span class="comment">// 1:0    EPWMxINTn Period Select</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_e_t_p_s___b_i_t_s.html#af1069f0eb329f7019a1ed5cb6e94f019">  261</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_p_s___b_i_t_s.html#af1069f0eb329f7019a1ed5cb6e94f019">INTCNT</a>:2;       <span class="comment">// 3:2    EPWMxINTn Counter Register</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="struct_e_t_p_s___b_i_t_s.html#ac4375d150d419bf2235a9e6616f605ee">  262</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_p_s___b_i_t_s.html#ac4375d150d419bf2235a9e6616f605ee">rsvd1</a>:4;        <span class="comment">// 7:4    reserved</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="struct_e_t_p_s___b_i_t_s.html#af674d62b3748023e0d40afdfb03e9542">  263</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_p_s___b_i_t_s.html#af674d62b3748023e0d40afdfb03e9542">SOCAPRD</a>:2;      <span class="comment">// 9:8    EPWMxSOCA Period Select</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="struct_e_t_p_s___b_i_t_s.html#a98b843a9627afc41c5aeea8887cab3e7">  264</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_p_s___b_i_t_s.html#a98b843a9627afc41c5aeea8887cab3e7">SOCACNT</a>:2;      <span class="comment">// 11:10  EPWMxSOCA Counter Register</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_e_t_p_s___b_i_t_s.html#aae6da719ccf98a207a587d44a0ec19a5">  265</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_p_s___b_i_t_s.html#aae6da719ccf98a207a587d44a0ec19a5">SOCBPRD</a>:2;      <span class="comment">// 13:12  EPWMxSOCB Period Select</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="struct_e_t_p_s___b_i_t_s.html#a58e50ab18d578b332587f16acf765d81">  266</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_p_s___b_i_t_s.html#a58e50ab18d578b332587f16acf765d81">SOCBCNT</a>:2;      <span class="comment">// 15:14  EPWMxSOCB Counter Register</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;};</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="union_e_t_p_s___r_e_g.html">  269</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_e_t_p_s___r_e_g.html">ETPS_REG</a> {</div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="union_e_t_p_s___r_e_g.html#a22bf245310e24111e1e71439de6951aa">  270</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_e_t_p_s___r_e_g.html#a22bf245310e24111e1e71439de6951aa">all</a>;</div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="union_e_t_p_s___r_e_g.html#ab7c8fb7b79918c074465d9a24d49e24d">  271</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_e_t_p_s___b_i_t_s.html">ETPS_BITS</a>        <a class="code" href="union_e_t_p_s___r_e_g.html#ab7c8fb7b79918c074465d9a24d49e24d">bit</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;};</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// Event trigger Flag register bit definitions */                                    </span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_e_t_f_l_g___b_i_t_s.html">  276</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_e_t_f_l_g___b_i_t_s.html">ETFLG_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_e_t_f_l_g___b_i_t_s.html#aa752c6c8e6ec7d6bc03b7911dc5378c1">  277</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_l_g___b_i_t_s.html#aa752c6c8e6ec7d6bc03b7911dc5378c1">INT</a>:1;           <span class="comment">// 0    EPWMxINTn Flag</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_e_t_f_l_g___b_i_t_s.html#aebc56841c14c0d1f7fac4f397c930da9">  278</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_l_g___b_i_t_s.html#aebc56841c14c0d1f7fac4f397c930da9">rsvd1</a>:1;         <span class="comment">// 1    reserved</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="struct_e_t_f_l_g___b_i_t_s.html#a45fdebff1773a7f73574963b8da39dc1">  279</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_l_g___b_i_t_s.html#a45fdebff1773a7f73574963b8da39dc1">SOCA</a>:1;          <span class="comment">// 2    EPWMxSOCA Flag</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct_e_t_f_l_g___b_i_t_s.html#a6df3e745fc78633079eb9529c2f00b6d">  280</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_l_g___b_i_t_s.html#a6df3e745fc78633079eb9529c2f00b6d">SOCB</a>:1;          <span class="comment">// 3    EPWMxSOCB Flag</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="struct_e_t_f_l_g___b_i_t_s.html#a621c11cb01aaa555f250930a51e7cf14">  281</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_l_g___b_i_t_s.html#a621c11cb01aaa555f250930a51e7cf14">rsvd2</a>:12;        <span class="comment">// 15:4 reserved</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;};</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="union_e_t_f_l_g___r_e_g.html">  284</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_e_t_f_l_g___r_e_g.html">ETFLG_REG</a> {</div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="union_e_t_f_l_g___r_e_g.html#af6a261522cbb623e97bf54196459d28d">  285</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                   <a class="code" href="union_e_t_f_l_g___r_e_g.html#af6a261522cbb623e97bf54196459d28d">all</a>;</div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="union_e_t_f_l_g___r_e_g.html#a96c6de06986a851a04ea3d3356bde4f6">  286</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_e_t_f_l_g___b_i_t_s.html">ETFLG_BITS</a>        <a class="code" href="union_e_t_f_l_g___r_e_g.html#a96c6de06986a851a04ea3d3356bde4f6">bit</a>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;};</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// Event trigger Clear register bit definitions */                                    </span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="struct_e_t_c_l_r___b_i_t_s.html">  292</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_e_t_c_l_r___b_i_t_s.html">ETCLR_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="struct_e_t_c_l_r___b_i_t_s.html#a436e99aac7a04b606cf7e1c90e298a6c">  293</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_c_l_r___b_i_t_s.html#a436e99aac7a04b606cf7e1c90e298a6c">INT</a>:1;           <span class="comment">// 0    EPWMxINTn Clear</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct_e_t_c_l_r___b_i_t_s.html#a582c71a711e4b704d259ab256b9677d0">  294</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_c_l_r___b_i_t_s.html#a582c71a711e4b704d259ab256b9677d0">rsvd1</a>:1;         <span class="comment">// 1    reserved</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="struct_e_t_c_l_r___b_i_t_s.html#a3922cb8e413915cb0eff6138c5fdfe80">  295</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_c_l_r___b_i_t_s.html#a3922cb8e413915cb0eff6138c5fdfe80">SOCA</a>:1;          <span class="comment">// 2    EPWMxSOCA Clear</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="struct_e_t_c_l_r___b_i_t_s.html#a025a3c7cd5ed79701addf5fb90990176">  296</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_c_l_r___b_i_t_s.html#a025a3c7cd5ed79701addf5fb90990176">SOCB</a>:1;          <span class="comment">// 3    EPWMxSOCB Clear</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="struct_e_t_c_l_r___b_i_t_s.html#a262c31e7a22f46dab5bfb74f104c9aec">  297</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_c_l_r___b_i_t_s.html#a262c31e7a22f46dab5bfb74f104c9aec">rsvd2</a>:12;        <span class="comment">// 15:4 reserved</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;};</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="union_e_t_c_l_r___r_e_g.html">  300</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_e_t_c_l_r___r_e_g.html">ETCLR_REG</a> {</div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="union_e_t_c_l_r___r_e_g.html#a9d3d4240a799621100cba7c10f69a8d7">  301</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                   <a class="code" href="union_e_t_c_l_r___r_e_g.html#a9d3d4240a799621100cba7c10f69a8d7">all</a>;</div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="union_e_t_c_l_r___r_e_g.html#a0c883684f9a77e7df903c4cba451b61f">  302</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_e_t_c_l_r___b_i_t_s.html">ETCLR_BITS</a>        <a class="code" href="union_e_t_c_l_r___r_e_g.html#a0c883684f9a77e7df903c4cba451b61f">bit</a>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;};</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// Event trigger Force register bit definitions */                                    </span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="struct_e_t_f_r_c___b_i_t_s.html">  307</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_e_t_f_r_c___b_i_t_s.html">ETFRC_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="struct_e_t_f_r_c___b_i_t_s.html#ae1f135106db9a6fdf35739788345d304">  308</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_r_c___b_i_t_s.html#ae1f135106db9a6fdf35739788345d304">INT</a>:1;           <span class="comment">// 0    EPWMxINTn Force</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct_e_t_f_r_c___b_i_t_s.html#a4e9f74b4a588cc1d6304c53c53a36fe7">  309</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_r_c___b_i_t_s.html#a4e9f74b4a588cc1d6304c53c53a36fe7">rsvd1</a>:1;         <span class="comment">// 1    reserved</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct_e_t_f_r_c___b_i_t_s.html#a1a07c6ec06e2172948ef67d07b854b09">  310</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_r_c___b_i_t_s.html#a1a07c6ec06e2172948ef67d07b854b09">SOCA</a>:1;          <span class="comment">// 2    EPWMxSOCA Force</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="struct_e_t_f_r_c___b_i_t_s.html#ad6c61eba7afe447dee0f2d50cde20205">  311</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_r_c___b_i_t_s.html#ad6c61eba7afe447dee0f2d50cde20205">SOCB</a>:1;          <span class="comment">// 3    EPWMxSOCB Force</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct_e_t_f_r_c___b_i_t_s.html#a06beb0b06a675ceac3abd84354508697">  312</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_e_t_f_r_c___b_i_t_s.html#a06beb0b06a675ceac3abd84354508697">rsvd2</a>:12;        <span class="comment">// 15:4 reserved</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;};</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="union_e_t_f_r_c___r_e_g.html">  315</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_e_t_f_r_c___r_e_g.html">ETFRC_REG</a> {</div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="union_e_t_f_r_c___r_e_g.html#aa71d9444f9be6372e734c9308e98c51f">  316</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_e_t_f_r_c___r_e_g.html#aa71d9444f9be6372e734c9308e98c51f">all</a>;</div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="union_e_t_f_r_c___r_e_g.html#aee9b186b3c90ad2a6d414e4cc6daedbd">  317</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_e_t_f_r_c___b_i_t_s.html">ETFRC_BITS</a>        <a class="code" href="union_e_t_f_r_c___r_e_g.html#aee9b186b3c90ad2a6d414e4cc6daedbd">bit</a>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;};</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// PWM chopper control register bit definitions */                                    </span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="struct_p_c_c_t_l___b_i_t_s.html">  321</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_p_c_c_t_l___b_i_t_s.html">PCCTL_BITS</a> {         <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="struct_p_c_c_t_l___b_i_t_s.html#a0b4bc7768b79be8f8af5bd9af3bf050a">  322</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_p_c_c_t_l___b_i_t_s.html#a0b4bc7768b79be8f8af5bd9af3bf050a">CHPEN</a>:1;         <span class="comment">// 0      PWM chopping enable</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="struct_p_c_c_t_l___b_i_t_s.html#ae278a0bc2c79ef54ecbc29fca4518851">  323</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_p_c_c_t_l___b_i_t_s.html#ae278a0bc2c79ef54ecbc29fca4518851">OSHTWTH</a>:4;       <span class="comment">// 4:1    One-shot pulse width</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="struct_p_c_c_t_l___b_i_t_s.html#a8bdfb308ef78915633cfb18cd76ed153">  324</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_p_c_c_t_l___b_i_t_s.html#a8bdfb308ef78915633cfb18cd76ed153">CHPFREQ</a>:3;       <span class="comment">// 7:5    Chopping clock frequency</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct_p_c_c_t_l___b_i_t_s.html#afe02901833db45444ce3c97305248e8c">  325</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_p_c_c_t_l___b_i_t_s.html#afe02901833db45444ce3c97305248e8c">CHPDUTY</a>:3;       <span class="comment">// 10:8   Chopping clock Duty cycle</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_p_c_c_t_l___b_i_t_s.html#a7ea0e817ae5dd68a7d1f1ce0085618d3">  326</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_p_c_c_t_l___b_i_t_s.html#a7ea0e817ae5dd68a7d1f1ce0085618d3">rsvd1</a>:5;         <span class="comment">// 15:11  reserved</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;};</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="union_p_c_c_t_l___r_e_g.html">  330</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_c_c_t_l___r_e_g.html">PCCTL_REG</a> {</div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="union_p_c_c_t_l___r_e_g.html#a49e651573f3b8bfbff1d46d9262f2186">  331</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_p_c_c_t_l___r_e_g.html#a49e651573f3b8bfbff1d46d9262f2186">all</a>;</div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="union_p_c_c_t_l___r_e_g.html#ac8dfca4b64bc9e5f4d8cb8bc621efd33">  332</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_p_c_c_t_l___b_i_t_s.html">PCCTL_BITS</a>       <a class="code" href="union_p_c_c_t_l___r_e_g.html#ac8dfca4b64bc9e5f4d8cb8bc621efd33">bit</a>;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;};</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="struct_h_r_c_n_f_g___b_i_t_s.html">  335</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_h_r_c_n_f_g___b_i_t_s.html">HRCNFG_BITS</a> {        <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_h_r_c_n_f_g___b_i_t_s.html#aafcb04b041a163e53a3f69cc7cfe9985">  336</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_h_r_c_n_f_g___b_i_t_s.html#aafcb04b041a163e53a3f69cc7cfe9985">EDGMODE</a>:2;       <span class="comment">// 1:0    Edge Mode select Bits</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="struct_h_r_c_n_f_g___b_i_t_s.html#a5ecce07d6bb9f16bfa5b7be85f3582d1">  337</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_h_r_c_n_f_g___b_i_t_s.html#a5ecce07d6bb9f16bfa5b7be85f3582d1">CTLMODE</a>:1;       <span class="comment">// 2      Control mode Select Bit</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_h_r_c_n_f_g___b_i_t_s.html#a0d3a586f81f42dbc6e0058e589df79d8">  338</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_h_r_c_n_f_g___b_i_t_s.html#a0d3a586f81f42dbc6e0058e589df79d8">HRLOAD</a>:1;        <span class="comment">// 3      Shadow mode Select Bit</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="struct_h_r_c_n_f_g___b_i_t_s.html#ae9171039aace5808faba581f1dcd8a8e">  339</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_h_r_c_n_f_g___b_i_t_s.html#ae9171039aace5808faba581f1dcd8a8e">rsvd1</a>:12;        <span class="comment">// 15:4   reserved</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;};</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="union_h_r_c_n_f_g___r_e_g.html">  342</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_h_r_c_n_f_g___r_e_g.html">HRCNFG_REG</a> {</div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="union_h_r_c_n_f_g___r_e_g.html#a7794277ca46525639c0401b1b6668a97">  343</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                   <a class="code" href="union_h_r_c_n_f_g___r_e_g.html#a7794277ca46525639c0401b1b6668a97">all</a>;</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="union_h_r_c_n_f_g___r_e_g.html#a74e926c24616efbdec32b12038e81212">  344</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_h_r_c_n_f_g___b_i_t_s.html">HRCNFG_BITS</a>       <a class="code" href="union_h_r_c_n_f_g___r_e_g.html#a74e926c24616efbdec32b12038e81212">bit</a>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;};</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html">  348</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html">TBPHS_HRPWM_REG</a> {    <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html#af476ff5e3f9fbffaad0fecfab7f28488">  349</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html#af476ff5e3f9fbffaad0fecfab7f28488">TBPHSHR</a>;         <span class="comment">// 15:0   Extension register for HRPWM Phase (8 bits)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html#a28482d2987c5726d3001fb5a863de78a">  350</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html#a28482d2987c5726d3001fb5a863de78a">TBPHS</a>;           <span class="comment">// 31:16  Phase offset register</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;};</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html">  353</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html">TBPHS_HRPWM_GROUP</a> {</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html#a5e2d0438445f3ba4d7eed093f7394181">  354</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                  <a class="code" href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html#a5e2d0438445f3ba4d7eed093f7394181">all</a>;</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html#a4695304afa6ccac89d6c62f41d6a359b">  355</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html">TBPHS_HRPWM_REG</a>  <a class="code" href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html#a4695304afa6ccac89d6c62f41d6a359b">half</a>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;};</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html">  358</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html">CMPA_HRPWM_REG</a> {     <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html#ab0aabc0d6e9e25a559871667882df392">  359</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html#ab0aabc0d6e9e25a559871667882df392">CMPAHR</a>;          <span class="comment">// 15:0   Extension register for HRPWM compare (8 bits)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html#addf36405fb05f157b30dabf3e7a88c51">  360</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html#addf36405fb05f157b30dabf3e7a88c51">CMPA</a>;            <span class="comment">// 31:16  Compare A reg</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;};</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html">  363</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html">CMPA_HRPWM_GROUP</a> {</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html#a8ed704e5ae82c953760009c57c9d4942">  364</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                 <a class="code" href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html#a8ed704e5ae82c953760009c57c9d4942">all</a>;</div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html#a345359ce425c4ea7cb7b5b3b13dfb906">  365</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html">CMPA_HRPWM_REG</a>  <a class="code" href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html#a345359ce425c4ea7cb7b5b3b13dfb906">half</a>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;};</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html">  369</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_e_p_w_m___r_e_g_s.html">EPWM_REGS</a> {</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#ae1617d7e6a6b13c684b36758bc4d60c0">  370</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_t_b_c_t_l___r_e_g.html">TBCTL_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#ae1617d7e6a6b13c684b36758bc4d60c0">TBCTL</a>;   <span class="comment">// </span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#ae8e31651fc7f00f129c5c53a6579b7a5">  371</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_t_b_s_t_s___r_e_g.html">TBSTS_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#ae8e31651fc7f00f129c5c53a6579b7a5">TBSTS</a>;   <span class="comment">// </span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a7aac82cf7a9320e1e1ee626a16d9f5b3">  372</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html">TBPHS_HRPWM_GROUP</a>   <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a7aac82cf7a9320e1e1ee626a16d9f5b3">TBPHS</a>;   <span class="comment">// Union of TBPHS:TBPHSHR</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a0f0867569ad15a9158e341ab918fa6cf">  373</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a0f0867569ad15a9158e341ab918fa6cf">TBCTR</a>;   <span class="comment">// Counter</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a6bfe710b9824c6ccf9925344a1db2709">  374</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a6bfe710b9824c6ccf9925344a1db2709">TBPRD</a>;   <span class="comment">// Period register set </span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#afe8dbd49d283c65b9c85e3ed091b85b8">  375</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_e_p_w_m___r_e_g_s.html#afe8dbd49d283c65b9c85e3ed091b85b8">rsvd1</a>;   <span class="comment">// </span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a87596e57661f549e579285df591cc2fa">  376</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_c_m_p_c_t_l___r_e_g.html">CMPCTL_REG</a>          <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a87596e57661f549e579285df591cc2fa">CMPCTL</a>;  <span class="comment">// Compare control</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#adc0debd7084d4bf8955c18c0453a589e">  377</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html">CMPA_HRPWM_GROUP</a>    <a class="code" href="struct_e_p_w_m___r_e_g_s.html#adc0debd7084d4bf8955c18c0453a589e">CMPA</a>;    <span class="comment">// Union of CMPA:CMPAHR</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a38259b83d1f022159dfc124d1c037073">  378</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a38259b83d1f022159dfc124d1c037073">CMPB</a>;    <span class="comment">// Compare B reg</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#ad62b625c7b2752962f3a2e2ab0f65976">  379</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_a_q_c_t_l___r_e_g.html">AQCTL_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#ad62b625c7b2752962f3a2e2ab0f65976">AQCTLA</a>;  <span class="comment">// Action qual output A</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#ac38b43b3052965958878810a3b82b192">  380</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_a_q_c_t_l___r_e_g.html">AQCTL_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#ac38b43b3052965958878810a3b82b192">AQCTLB</a>;  <span class="comment">// Action qual output B</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#aaed317734280c0c7655016d6f4e0ec75">  381</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_a_q_s_f_r_c___r_e_g.html">AQSFRC_REG</a>          <a class="code" href="struct_e_p_w_m___r_e_g_s.html#aaed317734280c0c7655016d6f4e0ec75">AQSFRC</a>;  <span class="comment">// Action qual SW force</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a72396e1c5f1dec68cda2da214766b8af">  382</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_a_q_c_s_f_r_c___r_e_g.html">AQCSFRC_REG</a>         <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a72396e1c5f1dec68cda2da214766b8af">AQCSFRC</a>; <span class="comment">// Action qualifier continuous SW force </span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a9e10c95155ba8de962224b39f4bf93b6">  383</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_d_b_c_t_l___r_e_g.html">DBCTL_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a9e10c95155ba8de962224b39f4bf93b6">DBCTL</a>;   <span class="comment">// Dead-band control</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#ae3625c046423d70b9e00ea782b2d4daf">  384</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_e_p_w_m___r_e_g_s.html#ae3625c046423d70b9e00ea782b2d4daf">DBRED</a>;   <span class="comment">// Dead-band rising edge delay</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a0b5c959707b9eb0c393dd1cb5b5ec59a">  385</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a0b5c959707b9eb0c393dd1cb5b5ec59a">DBFED</a>;   <span class="comment">// Dead-band falling edge delay</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a8cef159efb9754bf2471b656af814161">  386</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_t_z_s_e_l___r_e_g.html">TZSEL_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a8cef159efb9754bf2471b656af814161">TZSEL</a>;   <span class="comment">// Trip zone select</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#af1f378518c71cbdee929a64e5677a016">  387</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_e_p_w_m___r_e_g_s.html#af1f378518c71cbdee929a64e5677a016">rsvd2</a>;   </div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a65fc11f25f4a8e966702dcacb6e81a13">  388</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_t_z_c_t_l___r_e_g.html">TZCTL_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a65fc11f25f4a8e966702dcacb6e81a13">TZCTL</a>;   <span class="comment">// Trip zone control</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a39cd5641cbb06b92e9647dadfdc60024">  389</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_t_z_e_i_n_t___r_e_g.html">TZEINT_REG</a>          <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a39cd5641cbb06b92e9647dadfdc60024">TZEINT</a>;  <span class="comment">// Trip zone interrupt enable</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#af209cbb6b99dbb580cf0fc8787bd18b9">  390</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_t_z_f_l_g___r_e_g.html">TZFLG_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#af209cbb6b99dbb580cf0fc8787bd18b9">TZFLG</a>;   <span class="comment">// Trip zone interrupt flags</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a67e8b75caad0631d3c263a3cfd884a3c">  391</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_t_z_c_l_r___r_e_g.html">TZCLR_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a67e8b75caad0631d3c263a3cfd884a3c">TZCLR</a>;   <span class="comment">// Trip zone clear   </span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#accc1f186ccb71886f5d84c69c7421b35">  392</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_t_z_f_r_c___r_e_g.html">TZFRC_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#accc1f186ccb71886f5d84c69c7421b35">TZFRC</a>;   <span class="comment">// Trip zone force interrupt</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a343a26c30e6b348bc564337d2c0c0167">  393</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_e_t_s_e_l___r_e_g.html">ETSEL_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a343a26c30e6b348bc564337d2c0c0167">ETSEL</a>;   <span class="comment">// Event trigger selection</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a843058ba801bd7e4e70c3d108188f38d">  394</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_e_t_p_s___r_e_g.html">ETPS_REG</a>            <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a843058ba801bd7e4e70c3d108188f38d">ETPS</a>;    <span class="comment">// Event trigger pre-scaler</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a3dcc373cd436c6be832e6d5a39a4e692">  395</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_e_t_f_l_g___r_e_g.html">ETFLG_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a3dcc373cd436c6be832e6d5a39a4e692">ETFLG</a>;   <span class="comment">// Event trigger flags</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a7022fbbb508946105ef03222f8f68702">  396</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_e_t_c_l_r___r_e_g.html">ETCLR_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a7022fbbb508946105ef03222f8f68702">ETCLR</a>;   <span class="comment">// Event trigger clear   </span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a2bade1e7c724464647f1fff9367da510">  397</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_e_t_f_r_c___r_e_g.html">ETFRC_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a2bade1e7c724464647f1fff9367da510">ETFRC</a>;   <span class="comment">// Event trigger force</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a8a4aa48748d9cb44eb93ee9490314f81">  398</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_p_c_c_t_l___r_e_g.html">PCCTL_REG</a>           <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a8a4aa48748d9cb44eb93ee9490314f81">PCCTL</a>;   <span class="comment">// PWM chopper control</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a28a3dc27810a8a494796fb0c0f9f0383">  399</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a28a3dc27810a8a494796fb0c0f9f0383">rsvd3</a>;   <span class="comment">// </span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="struct_e_p_w_m___r_e_g_s.html#a47b54ccbf421930459b459554ea7a8bc">  400</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_h_r_c_n_f_g___r_e_g.html">HRCNFG_REG</a>          <a class="code" href="struct_e_p_w_m___r_e_g_s.html#a47b54ccbf421930459b459554ea7a8bc">HRCNFG</a>;  <span class="comment">// HRPWM Config Reg</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;};</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160; </div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">// External References &amp; Function Declarations:</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_e_p_w_m___r_e_g_s.html">EPWM_REGS</a> <a class="code" href="_d_s_p2833x___e_pwm_8h.html#a4af71b355693f67e54e3348628029d31">EPwm1Regs</a>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_e_p_w_m___r_e_g_s.html">EPWM_REGS</a> <a class="code" href="_d_s_p2833x___e_pwm_8h.html#a776b046d1df9aa348c1b6028bb3a33e3">EPwm2Regs</a>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_e_p_w_m___r_e_g_s.html">EPWM_REGS</a> <a class="code" href="_d_s_p2833x___e_pwm_8h.html#ab0e24e3fe3a6d191ad5d888707c15770">EPwm3Regs</a>;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_e_p_w_m___r_e_g_s.html">EPWM_REGS</a> <a class="code" href="_d_s_p2833x___e_pwm_8h.html#a883b334589d10bd9d55b1f5b7085e114">EPwm4Regs</a>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_e_p_w_m___r_e_g_s.html">EPWM_REGS</a> <a class="code" href="_d_s_p2833x___e_pwm_8h.html#ad6e4c7193ecf5f9e04c95cd72d8727bf">EPwm5Regs</a>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_e_p_w_m___r_e_g_s.html">EPWM_REGS</a> <a class="code" href="_d_s_p2833x___e_pwm_8h.html#a147492bc70923e1b01ab002463842416">EPwm6Regs</a>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#endif  // end of DSP2833x_EPWM_H definition</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">// End of file.</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="ttc" id="struct_e_t_f_l_g___b_i_t_s_html_aebc56841c14c0d1f7fac4f397c930da9"><div class="ttname"><a href="struct_e_t_f_l_g___b_i_t_s.html#aebc56841c14c0d1f7fac4f397c930da9">ETFLG_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:278</div></div>
<div class="ttc" id="struct_a_q_c_t_l___b_i_t_s_html_a8ac84438d588671b2e7d9f6a48eb4092"><div class="ttname"><a href="struct_a_q_c_t_l___b_i_t_s.html#a8ac84438d588671b2e7d9f6a48eb4092">AQCTL_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:84</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a67e8b75caad0631d3c263a3cfd884a3c"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a67e8b75caad0631d3c263a3cfd884a3c">EPWM_REGS::TZCLR</a></div><div class="ttdeci">union TZCLR_REG TZCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:391</div></div>
<div class="ttc" id="union_d_b_c_t_l___r_e_g_html"><div class="ttname"><a href="union_d_b_c_t_l___r_e_g.html">DBCTL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:136</div></div>
<div class="ttc" id="union_e_t_c_l_r___r_e_g_html_a0c883684f9a77e7df903c4cba451b61f"><div class="ttname"><a href="union_e_t_c_l_r___r_e_g.html#a0c883684f9a77e7df903c4cba451b61f">ETCLR_REG::bit</a></div><div class="ttdeci">struct ETCLR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:302</div></div>
<div class="ttc" id="struct_p_c_c_t_l___b_i_t_s_html_a8bdfb308ef78915633cfb18cd76ed153"><div class="ttname"><a href="struct_p_c_c_t_l___b_i_t_s.html#a8bdfb308ef78915633cfb18cd76ed153">PCCTL_BITS::CHPFREQ</a></div><div class="ttdeci">Uint16 CHPFREQ</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:324</div></div>
<div class="ttc" id="union_a_q_s_f_r_c___r_e_g_html"><div class="ttname"><a href="union_a_q_s_f_r_c___r_e_g.html">AQSFRC_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:103</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html_af954874375a6c568736221d424bba615"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html#af954874375a6c568736221d424bba615">TBCTL_BITS::FREE_SOFT</a></div><div class="ttdeci">Uint16 FREE_SOFT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:33</div></div>
<div class="ttc" id="struct_e_t_f_r_c___b_i_t_s_html_ad6c61eba7afe447dee0f2d50cde20205"><div class="ttname"><a href="struct_e_t_f_r_c___b_i_t_s.html#ad6c61eba7afe447dee0f2d50cde20205">ETFRC_BITS::SOCB</a></div><div class="ttdeci">Uint16 SOCB</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:311</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html_abb613a08912cbf93f40d8db007f62ba3"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html#abb613a08912cbf93f40d8db007f62ba3">TBCTL_BITS::PHSDIR</a></div><div class="ttdeci">Uint16 PHSDIR</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:32</div></div>
<div class="ttc" id="union_t_z_c_l_r___r_e_g_html_aebe7ea2b8dc74bcf62d441559a970029"><div class="ttname"><a href="union_t_z_c_l_r___r_e_g.html#aebe7ea2b8dc74bcf62d441559a970029">TZCLR_REG::bit</a></div><div class="ttdeci">struct TZCLR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:222</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a65fc11f25f4a8e966702dcacb6e81a13"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a65fc11f25f4a8e966702dcacb6e81a13">EPWM_REGS::TZCTL</a></div><div class="ttdeci">union TZCTL_REG TZCTL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:388</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_adc7cc5cfa48cebe7eef8771e81f3c80c"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#adc7cc5cfa48cebe7eef8771e81f3c80c">TZSEL_BITS::OSHT1</a></div><div class="ttdeci">Uint16 OSHT1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:152</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_a15cc1188e9b27d116d93dc713d6a6f83"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#a15cc1188e9b27d116d93dc713d6a6f83">TZSEL_BITS::CBC1</a></div><div class="ttdeci">Uint16 CBC1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:145</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html_a2a46088e417d228ceded88babad9186d"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html#a2a46088e417d228ceded88babad9186d">CMPCTL_BITS::SHDWBFULL</a></div><div class="ttdeci">Uint16 SHDWBFULL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:65</div></div>
<div class="ttc" id="struct_h_r_c_n_f_g___b_i_t_s_html"><div class="ttname"><a href="struct_h_r_c_n_f_g___b_i_t_s.html">HRCNFG_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:335</div></div>
<div class="ttc" id="union_e_t_f_l_g___r_e_g_html"><div class="ttname"><a href="union_e_t_f_l_g___r_e_g.html">ETFLG_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:284</div></div>
<div class="ttc" id="struct_a_q_s_f_r_c___b_i_t_s_html_a2325e022063bd6236599bc11b0d54d84"><div class="ttname"><a href="struct_a_q_s_f_r_c___b_i_t_s.html#a2325e022063bd6236599bc11b0d54d84">AQSFRC_BITS::ACTSFB</a></div><div class="ttdeci">Uint16 ACTSFB</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:97</div></div>
<div class="ttc" id="union_t_z_s_e_l___r_e_g_html_aac30c3b8dffbd33b50718880c7d53d68"><div class="ttname"><a href="union_t_z_s_e_l___r_e_g.html#aac30c3b8dffbd33b50718880c7d53d68">TZSEL_REG::bit</a></div><div class="ttdeci">struct TZSEL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:163</div></div>
<div class="ttc" id="union_a_q_s_f_r_c___r_e_g_html_a3115406804540f75d6fac45aa5e0f304"><div class="ttname"><a href="union_a_q_s_f_r_c___r_e_g.html#a3115406804540f75d6fac45aa5e0f304">AQSFRC_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:104</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a0b5c959707b9eb0c393dd1cb5b5ec59a"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a0b5c959707b9eb0c393dd1cb5b5ec59a">EPWM_REGS::DBFED</a></div><div class="ttdeci">Uint16 DBFED</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:385</div></div>
<div class="ttc" id="union_e_t_p_s___r_e_g_html_a22bf245310e24111e1e71439de6951aa"><div class="ttname"><a href="union_e_t_p_s___r_e_g.html#a22bf245310e24111e1e71439de6951aa">ETPS_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:270</div></div>
<div class="ttc" id="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p_html_a5e2d0438445f3ba4d7eed093f7394181"><div class="ttname"><a href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html#a5e2d0438445f3ba4d7eed093f7394181">TBPHS_HRPWM_GROUP::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:354</div></div>
<div class="ttc" id="union_p_c_c_t_l___r_e_g_html_a49e651573f3b8bfbff1d46d9262f2186"><div class="ttname"><a href="union_p_c_c_t_l___r_e_g.html#a49e651573f3b8bfbff1d46d9262f2186">PCCTL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:331</div></div>
<div class="ttc" id="union_t_z_e_i_n_t___r_e_g_html_a7a312a5bc10a31c9f9e536bd32afd09c"><div class="ttname"><a href="union_t_z_e_i_n_t___r_e_g.html#a7a312a5bc10a31c9f9e536bd32afd09c">TZEINT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:192</div></div>
<div class="ttc" id="union_c_m_p_c_t_l___r_e_g_html"><div class="ttname"><a href="union_c_m_p_c_t_l___r_e_g.html">CMPCTL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:70</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html_ab25286ed3730d338163a66f5c5199204"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html#ab25286ed3730d338163a66f5c5199204">CMPCTL_BITS::SHDWBMODE</a></div><div class="ttdeci">Uint16 SHDWBMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:62</div></div>
<div class="ttc" id="struct_t_z_f_r_c___b_i_t_s_html_aef9312e1fcf1d83836cb3c081477eadc"><div class="ttname"><a href="struct_t_z_f_r_c___b_i_t_s.html#aef9312e1fcf1d83836cb3c081477eadc">TZFRC_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:228</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a28a3dc27810a8a494796fb0c0f9f0383"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a28a3dc27810a8a494796fb0c0f9f0383">EPWM_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:399</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a8cef159efb9754bf2471b656af814161"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a8cef159efb9754bf2471b656af814161">EPWM_REGS::TZSEL</a></div><div class="ttdeci">union TZSEL_REG TZSEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:386</div></div>
<div class="ttc" id="union_t_z_f_l_g___r_e_g_html"><div class="ttname"><a href="union_t_z_f_l_g___r_e_g.html">TZFLG_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:206</div></div>
<div class="ttc" id="struct_t_z_f_l_g___b_i_t_s_html_ab551b38c80c2eb56f237ecc27053b090"><div class="ttname"><a href="struct_t_z_f_l_g___b_i_t_s.html#ab551b38c80c2eb56f237ecc27053b090">TZFLG_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:203</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html">EPWM_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:369</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_ac4ccbe50e855606f4da80e249a98af2c"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#ac4ccbe50e855606f4da80e249a98af2c">TZSEL_BITS::OSHT2</a></div><div class="ttdeci">Uint16 OSHT2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:153</div></div>
<div class="ttc" id="struct_t_z_f_l_g___b_i_t_s_html_a1470de850b06afeaad899784e95a75c9"><div class="ttname"><a href="struct_t_z_f_l_g___b_i_t_s.html#a1470de850b06afeaad899784e95a75c9">TZFLG_BITS::OST</a></div><div class="ttdeci">Uint16 OST</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:202</div></div>
<div class="ttc" id="union_e_t_f_l_g___r_e_g_html_af6a261522cbb623e97bf54196459d28d"><div class="ttname"><a href="union_e_t_f_l_g___r_e_g.html#af6a261522cbb623e97bf54196459d28d">ETFLG_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:285</div></div>
<div class="ttc" id="struct_e_t_c_l_r___b_i_t_s_html_a025a3c7cd5ed79701addf5fb90990176"><div class="ttname"><a href="struct_e_t_c_l_r___b_i_t_s.html#a025a3c7cd5ed79701addf5fb90990176">ETCLR_BITS::SOCB</a></div><div class="ttdeci">Uint16 SOCB</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:296</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html_a851c50402575772ec638c931e265be55"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html#a851c50402575772ec638c931e265be55">CMPCTL_BITS::LOADAMODE</a></div><div class="ttdeci">Uint16 LOADAMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:58</div></div>
<div class="ttc" id="struct_d_b_c_t_l___b_i_t_s_html_a1e8e61d0701b48cf115ecf346c366635"><div class="ttname"><a href="struct_d_b_c_t_l___b_i_t_s.html#a1e8e61d0701b48cf115ecf346c366635">DBCTL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:133</div></div>
<div class="ttc" id="struct_p_c_c_t_l___b_i_t_s_html_a0b4bc7768b79be8f8af5bd9af3bf050a"><div class="ttname"><a href="struct_p_c_c_t_l___b_i_t_s.html#a0b4bc7768b79be8f8af5bd9af3bf050a">PCCTL_BITS::CHPEN</a></div><div class="ttdeci">Uint16 CHPEN</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:322</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_a1b236c6f20bcd2f01bd59c8de68bda3d"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#a1b236c6f20bcd2f01bd59c8de68bda3d">TZSEL_BITS::OSHT4</a></div><div class="ttdeci">Uint16 OSHT4</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:155</div></div>
<div class="ttc" id="struct_d_b_c_t_l___b_i_t_s_html_a04f7b00aa3605dbe9a2821ffa0e3d783"><div class="ttname"><a href="struct_d_b_c_t_l___b_i_t_s.html#a04f7b00aa3605dbe9a2821ffa0e3d783">DBCTL_BITS::IN_MODE</a></div><div class="ttdeci">Uint16 IN_MODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:132</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a8a4aa48748d9cb44eb93ee9490314f81"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a8a4aa48748d9cb44eb93ee9490314f81">EPWM_REGS::PCCTL</a></div><div class="ttdeci">union PCCTL_REG PCCTL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:398</div></div>
<div class="ttc" id="struct_p_c_c_t_l___b_i_t_s_html_ae278a0bc2c79ef54ecbc29fca4518851"><div class="ttname"><a href="struct_p_c_c_t_l___b_i_t_s.html#ae278a0bc2c79ef54ecbc29fca4518851">PCCTL_BITS::OSHTWTH</a></div><div class="ttdeci">Uint16 OSHTWTH</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:323</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_ab31d39271cc393d2e6f5e8ca6fdec555"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#ab31d39271cc393d2e6f5e8ca6fdec555">TZSEL_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:158</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a6bfe710b9824c6ccf9925344a1db2709"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a6bfe710b9824c6ccf9925344a1db2709">EPWM_REGS::TBPRD</a></div><div class="ttdeci">Uint16 TBPRD</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:374</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html_ae0addbec61528418f88a12c699167f2f"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html#ae0addbec61528418f88a12c699167f2f">CMPCTL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:61</div></div>
<div class="ttc" id="struct_d_b_c_t_l___b_i_t_s_html"><div class="ttname"><a href="struct_d_b_c_t_l___b_i_t_s.html">DBCTL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:129</div></div>
<div class="ttc" id="struct_e_t_s_e_l___b_i_t_s_html_ad5afc2b9ad38f8b1f95c67f9597406c1"><div class="ttname"><a href="struct_e_t_s_e_l___b_i_t_s.html#ad5afc2b9ad38f8b1f95c67f9597406c1">ETSEL_BITS::SOCBEN</a></div><div class="ttdeci">Uint16 SOCBEN</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:248</div></div>
<div class="ttc" id="_d_s_p2833x___e_pwm_8h_html_a776b046d1df9aa348c1b6028bb3a33e3"><div class="ttname"><a href="_d_s_p2833x___e_pwm_8h.html#a776b046d1df9aa348c1b6028bb3a33e3">EPwm2Regs</a></div><div class="ttdeci">volatile struct EPWM_REGS EPwm2Regs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:194</div></div>
<div class="ttc" id="union_c_m_p_c_t_l___r_e_g_html_a107c22728b55409f4b388976db7e1544"><div class="ttname"><a href="union_c_m_p_c_t_l___r_e_g.html#a107c22728b55409f4b388976db7e1544">CMPCTL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:71</div></div>
<div class="ttc" id="struct_t_z_f_r_c___b_i_t_s_html_a2826e90b0c2cc347930bf3805519bd10"><div class="ttname"><a href="struct_t_z_f_r_c___b_i_t_s.html#a2826e90b0c2cc347930bf3805519bd10">TZFRC_BITS::OST</a></div><div class="ttdeci">Uint16 OST</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:230</div></div>
<div class="ttc" id="struct_e_t_f_l_g___b_i_t_s_html_a45fdebff1773a7f73574963b8da39dc1"><div class="ttname"><a href="struct_e_t_f_l_g___b_i_t_s.html#a45fdebff1773a7f73574963b8da39dc1">ETFLG_BITS::SOCA</a></div><div class="ttdeci">Uint16 SOCA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:279</div></div>
<div class="ttc" id="struct_a_q_c_s_f_r_c___b_i_t_s_html_aa24b9e006ae4e4ce2a7167e470cb9e15"><div class="ttname"><a href="struct_a_q_c_s_f_r_c___b_i_t_s.html#aa24b9e006ae4e4ce2a7167e470cb9e15">AQCSFRC_BITS::CSFB</a></div><div class="ttdeci">Uint16 CSFB</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:112</div></div>
<div class="ttc" id="struct_t_z_c_t_l___b_i_t_s_html_a7557ecc52712f5bf212cbb1f56132af4"><div class="ttname"><a href="struct_t_z_c_t_l___b_i_t_s.html#a7557ecc52712f5bf212cbb1f56132af4">TZCTL_BITS::TZA</a></div><div class="ttdeci">Uint16 TZA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:170</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html_ae4e8680b95e911401e2318268c792fff"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html#ae4e8680b95e911401e2318268c792fff">CMPCTL_BITS::LOADBMODE</a></div><div class="ttdeci">Uint16 LOADBMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:59</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_afb253f52d56aa31800530797efa6a242"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#afb253f52d56aa31800530797efa6a242">TZSEL_BITS::OSHT5</a></div><div class="ttdeci">Uint16 OSHT5</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:156</div></div>
<div class="ttc" id="struct_a_q_c_s_f_r_c___b_i_t_s_html_aa9fe8f62c165ed323c1b94b6836a6689"><div class="ttname"><a href="struct_a_q_c_s_f_r_c___b_i_t_s.html#aa9fe8f62c165ed323c1b94b6836a6689">AQCSFRC_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:113</div></div>
<div class="ttc" id="struct_a_q_s_f_r_c___b_i_t_s_html_a02d6835af69c7330aa1d694c88005806"><div class="ttname"><a href="struct_a_q_s_f_r_c___b_i_t_s.html#a02d6835af69c7330aa1d694c88005806">AQSFRC_BITS::RLDCSF</a></div><div class="ttdeci">Uint16 RLDCSF</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:99</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a2bade1e7c724464647f1fff9367da510"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a2bade1e7c724464647f1fff9367da510">EPWM_REGS::ETFRC</a></div><div class="ttdeci">union ETFRC_REG ETFRC</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:397</div></div>
<div class="ttc" id="union_a_q_c_s_f_r_c___r_e_g_html"><div class="ttname"><a href="union_a_q_c_s_f_r_c___r_e_g.html">AQCSFRC_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:116</div></div>
<div class="ttc" id="struct_e_t_p_s___b_i_t_s_html_aae6da719ccf98a207a587d44a0ec19a5"><div class="ttname"><a href="struct_e_t_p_s___b_i_t_s.html#aae6da719ccf98a207a587d44a0ec19a5">ETPS_BITS::SOCBPRD</a></div><div class="ttdeci">Uint16 SOCBPRD</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:265</div></div>
<div class="ttc" id="struct_t_z_c_l_r___b_i_t_s_html"><div class="ttname"><a href="struct_t_z_c_l_r___b_i_t_s.html">TZCLR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:213</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a38259b83d1f022159dfc124d1c037073"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a38259b83d1f022159dfc124d1c037073">EPWM_REGS::CMPB</a></div><div class="ttdeci">Uint16 CMPB</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:378</div></div>
<div class="ttc" id="struct_e_t_f_l_g___b_i_t_s_html_aa752c6c8e6ec7d6bc03b7911dc5378c1"><div class="ttname"><a href="struct_e_t_f_l_g___b_i_t_s.html#aa752c6c8e6ec7d6bc03b7911dc5378c1">ETFLG_BITS::INT</a></div><div class="ttdeci">Uint16 INT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:277</div></div>
<div class="ttc" id="_d_s_p2833x___e_pwm_8h_html_a147492bc70923e1b01ab002463842416"><div class="ttname"><a href="_d_s_p2833x___e_pwm_8h.html#a147492bc70923e1b01ab002463842416">EPwm6Regs</a></div><div class="ttdeci">volatile struct EPWM_REGS EPwm6Regs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:226</div></div>
<div class="ttc" id="union_t_z_f_l_g___r_e_g_html_a29e81c4bfff5247ef4abe545db4897c8"><div class="ttname"><a href="union_t_z_f_l_g___r_e_g.html#a29e81c4bfff5247ef4abe545db4897c8">TZFLG_REG::bit</a></div><div class="ttdeci">struct TZFLG_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:208</div></div>
<div class="ttc" id="union_t_z_f_r_c___r_e_g_html"><div class="ttname"><a href="union_t_z_f_r_c___r_e_g.html">TZFRC_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:234</div></div>
<div class="ttc" id="struct_e_t_f_r_c___b_i_t_s_html_a4e9f74b4a588cc1d6304c53c53a36fe7"><div class="ttname"><a href="struct_e_t_f_r_c___b_i_t_s.html#a4e9f74b4a588cc1d6304c53c53a36fe7">ETFRC_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:309</div></div>
<div class="ttc" id="union_h_r_c_n_f_g___r_e_g_html"><div class="ttname"><a href="union_h_r_c_n_f_g___r_e_g.html">HRCNFG_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:342</div></div>
<div class="ttc" id="union_a_q_c_t_l___r_e_g_html_ada5eb92628cb6a3eb32b0918fc7053c0"><div class="ttname"><a href="union_a_q_c_t_l___r_e_g.html#ada5eb92628cb6a3eb32b0918fc7053c0">AQCTL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:88</div></div>
<div class="ttc" id="struct_e_t_c_l_r___b_i_t_s_html_a582c71a711e4b704d259ab256b9677d0"><div class="ttname"><a href="struct_e_t_c_l_r___b_i_t_s.html#a582c71a711e4b704d259ab256b9677d0">ETCLR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:294</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a3dcc373cd436c6be832e6d5a39a4e692"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a3dcc373cd436c6be832e6d5a39a4e692">EPWM_REGS::ETFLG</a></div><div class="ttdeci">union ETFLG_REG ETFLG</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:395</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html_a725224096dc89831541ef37ad28dd446"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html#a725224096dc89831541ef37ad28dd446">TBCTL_BITS::CTRMODE</a></div><div class="ttdeci">Uint16 CTRMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:25</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_afe8dbd49d283c65b9c85e3ed091b85b8"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#afe8dbd49d283c65b9c85e3ed091b85b8">EPWM_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:375</div></div>
<div class="ttc" id="union_t_z_s_e_l___r_e_g_html"><div class="ttname"><a href="union_t_z_s_e_l___r_e_g.html">TZSEL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:161</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a72396e1c5f1dec68cda2da214766b8af"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a72396e1c5f1dec68cda2da214766b8af">EPWM_REGS::AQCSFRC</a></div><div class="ttdeci">union AQCSFRC_REG AQCSFRC</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:382</div></div>
<div class="ttc" id="union_h_r_c_n_f_g___r_e_g_html_a74e926c24616efbdec32b12038e81212"><div class="ttname"><a href="union_h_r_c_n_f_g___r_e_g.html#a74e926c24616efbdec32b12038e81212">HRCNFG_REG::bit</a></div><div class="ttdeci">struct HRCNFG_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:344</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_aaed317734280c0c7655016d6f4e0ec75"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#aaed317734280c0c7655016d6f4e0ec75">EPWM_REGS::AQSFRC</a></div><div class="ttdeci">union AQSFRC_REG AQSFRC</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:381</div></div>
<div class="ttc" id="_d_s_p2833x___e_pwm_8h_html_a4af71b355693f67e54e3348628029d31"><div class="ttname"><a href="_d_s_p2833x___e_pwm_8h.html#a4af71b355693f67e54e3348628029d31">EPwm1Regs</a></div><div class="ttdeci">volatile struct EPWM_REGS EPwm1Regs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:185</div></div>
<div class="ttc" id="_d_s_p2833x___e_pwm_8h_html_a883b334589d10bd9d55b1f5b7085e114"><div class="ttname"><a href="_d_s_p2833x___e_pwm_8h.html#a883b334589d10bd9d55b1f5b7085e114">EPwm4Regs</a></div><div class="ttdeci">volatile struct EPWM_REGS EPwm4Regs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:210</div></div>
<div class="ttc" id="struct_e_t_p_s___b_i_t_s_html_a99fda2d93192fcf2336c9a672c41af92"><div class="ttname"><a href="struct_e_t_p_s___b_i_t_s.html#a99fda2d93192fcf2336c9a672c41af92">ETPS_BITS::INTPRD</a></div><div class="ttdeci">Uint16 INTPRD</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:260</div></div>
<div class="ttc" id="union_d_b_c_t_l___r_e_g_html_ac738982a5f65e93795c02c02456dd32e"><div class="ttname"><a href="union_d_b_c_t_l___r_e_g.html#ac738982a5f65e93795c02c02456dd32e">DBCTL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:137</div></div>
<div class="ttc" id="struct_t_b_p_h_s___h_r_p_w_m___r_e_g_html_af476ff5e3f9fbffaad0fecfab7f28488"><div class="ttname"><a href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html#af476ff5e3f9fbffaad0fecfab7f28488">TBPHS_HRPWM_REG::TBPHSHR</a></div><div class="ttdeci">Uint16 TBPHSHR</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:349</div></div>
<div class="ttc" id="struct_c_m_p_a___h_r_p_w_m___r_e_g_html"><div class="ttname"><a href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html">CMPA_HRPWM_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:358</div></div>
<div class="ttc" id="union_t_z_e_i_n_t___r_e_g_html_a012d55fc7f01f604d38099c5f40ffd9d"><div class="ttname"><a href="union_t_z_e_i_n_t___r_e_g.html#a012d55fc7f01f604d38099c5f40ffd9d">TZEINT_REG::bit</a></div><div class="ttdeci">struct TZEINT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:193</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_ac38b43b3052965958878810a3b82b192"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#ac38b43b3052965958878810a3b82b192">EPWM_REGS::AQCTLB</a></div><div class="ttdeci">union AQCTL_REG AQCTLB</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:380</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a47b54ccbf421930459b459554ea7a8bc"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a47b54ccbf421930459b459554ea7a8bc">EPWM_REGS::HRCNFG</a></div><div class="ttdeci">union HRCNFG_REG HRCNFG</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:400</div></div>
<div class="ttc" id="struct_e_t_p_s___b_i_t_s_html_ac4375d150d419bf2235a9e6616f605ee"><div class="ttname"><a href="struct_e_t_p_s___b_i_t_s.html#ac4375d150d419bf2235a9e6616f605ee">ETPS_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:262</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_af1f378518c71cbdee929a64e5677a016"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#af1f378518c71cbdee929a64e5677a016">EPWM_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:387</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html_aecb25dc041fd5044acda993764831924"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html#aecb25dc041fd5044acda993764831924">CMPCTL_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:66</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html">TZSEL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:144</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html_afa440d6bae07f57ad2f2661d47a1d7ab"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html#afa440d6bae07f57ad2f2661d47a1d7ab">TBCTL_BITS::SYNCOSEL</a></div><div class="ttdeci">Uint16 SYNCOSEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:28</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_a304f548f3ec68f52f7bdd63fdc85fed2"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#a304f548f3ec68f52f7bdd63fdc85fed2">TZSEL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:151</div></div>
<div class="ttc" id="struct_t_z_c_t_l___b_i_t_s_html_a04447a5e9e039ca172fe8e6168243cf2"><div class="ttname"><a href="struct_t_z_c_t_l___b_i_t_s.html#a04447a5e9e039ca172fe8e6168243cf2">TZCTL_BITS::TZB</a></div><div class="ttdeci">Uint16 TZB</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:171</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_accc1f186ccb71886f5d84c69c7421b35"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#accc1f186ccb71886f5d84c69c7421b35">EPWM_REGS::TZFRC</a></div><div class="ttdeci">union TZFRC_REG TZFRC</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:392</div></div>
<div class="ttc" id="union_t_z_c_l_r___r_e_g_html_afc7496aa5792f961d0ea287749583d30"><div class="ttname"><a href="union_t_z_c_l_r___r_e_g.html#afc7496aa5792f961d0ea287749583d30">TZCLR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:221</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_aba99025e657f892beb7ff31cecf64653"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a></div><div class="ttdeci">unsigned long Uint32</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:96</div></div>
<div class="ttc" id="struct_c_m_p_a___h_r_p_w_m___r_e_g_html_addf36405fb05f157b30dabf3e7a88c51"><div class="ttname"><a href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html#addf36405fb05f157b30dabf3e7a88c51">CMPA_HRPWM_REG::CMPA</a></div><div class="ttdeci">Uint16 CMPA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:360</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html_aed02f6a3e79286a331f1720cd7317e4b"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html#aed02f6a3e79286a331f1720cd7317e4b">TBCTL_BITS::CLKDIV</a></div><div class="ttdeci">Uint16 CLKDIV</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:31</div></div>
<div class="ttc" id="struct_a_q_c_t_l___b_i_t_s_html_add9d636c9f98e2a27b1fe4084d7f79df"><div class="ttname"><a href="struct_a_q_c_t_l___b_i_t_s.html#add9d636c9f98e2a27b1fe4084d7f79df">AQCTL_BITS::CBD</a></div><div class="ttdeci">Uint16 CBD</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:83</div></div>
<div class="ttc" id="union_e_t_f_r_c___r_e_g_html"><div class="ttname"><a href="union_e_t_f_r_c___r_e_g.html">ETFRC_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:315</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html_afe97f77846f4a57d50e7b77170dd12f8"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html#afe97f77846f4a57d50e7b77170dd12f8">CMPCTL_BITS::SHDWAMODE</a></div><div class="ttdeci">Uint16 SHDWAMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:60</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_ad62b625c7b2752962f3a2e2ab0f65976"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#ad62b625c7b2752962f3a2e2ab0f65976">EPWM_REGS::AQCTLA</a></div><div class="ttdeci">union AQCTL_REG AQCTLA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:379</div></div>
<div class="ttc" id="struct_t_z_f_r_c___b_i_t_s_html_a98e55a1cc97e3fc2f0447b924f1e905a"><div class="ttname"><a href="struct_t_z_f_r_c___b_i_t_s.html#a98e55a1cc97e3fc2f0447b924f1e905a">TZFRC_BITS::CBC</a></div><div class="ttdeci">Uint16 CBC</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:229</div></div>
<div class="ttc" id="struct_e_t_f_r_c___b_i_t_s_html_a1a07c6ec06e2172948ef67d07b854b09"><div class="ttname"><a href="struct_e_t_f_r_c___b_i_t_s.html#a1a07c6ec06e2172948ef67d07b854b09">ETFRC_BITS::SOCA</a></div><div class="ttdeci">Uint16 SOCA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:310</div></div>
<div class="ttc" id="struct_e_t_p_s___b_i_t_s_html_af674d62b3748023e0d40afdfb03e9542"><div class="ttname"><a href="struct_e_t_p_s___b_i_t_s.html#af674d62b3748023e0d40afdfb03e9542">ETPS_BITS::SOCAPRD</a></div><div class="ttdeci">Uint16 SOCAPRD</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:263</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html_a66895cb0ae9534fd392151cfdc2913a7"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html#a66895cb0ae9534fd392151cfdc2913a7">CMPCTL_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:63</div></div>
<div class="ttc" id="struct_a_q_c_t_l___b_i_t_s_html_a364e3885e2683e062df9092186017c2f"><div class="ttname"><a href="struct_a_q_c_t_l___b_i_t_s.html#a364e3885e2683e062df9092186017c2f">AQCTL_BITS::ZRO</a></div><div class="ttdeci">Uint16 ZRO</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:78</div></div>
<div class="ttc" id="struct_t_z_f_l_g___b_i_t_s_html_ad6b725c9618183cdf803205bebdc4c2b"><div class="ttname"><a href="struct_t_z_f_l_g___b_i_t_s.html#ad6b725c9618183cdf803205bebdc4c2b">TZFLG_BITS::CBC</a></div><div class="ttdeci">Uint16 CBC</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:201</div></div>
<div class="ttc" id="union_c_m_p_c_t_l___r_e_g_html_a2708576433d3f57ab5038868cb5168ba"><div class="ttname"><a href="union_c_m_p_c_t_l___r_e_g.html#a2708576433d3f57ab5038868cb5168ba">CMPCTL_REG::bit</a></div><div class="ttdeci">struct CMPCTL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:72</div></div>
<div class="ttc" id="struct_e_t_s_e_l___b_i_t_s_html_a6fa2b8302862329ee6d6f07dae0afcdd"><div class="ttname"><a href="struct_e_t_s_e_l___b_i_t_s.html#a6fa2b8302862329ee6d6f07dae0afcdd">ETSEL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:244</div></div>
<div class="ttc" id="struct_a_q_c_t_l___b_i_t_s_html_af6baa44c4ecdae2507a11ded51734390"><div class="ttname"><a href="struct_a_q_c_t_l___b_i_t_s.html#af6baa44c4ecdae2507a11ded51734390">AQCTL_BITS::CAD</a></div><div class="ttdeci">Uint16 CAD</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:81</div></div>
<div class="ttc" id="struct_e_t_f_l_g___b_i_t_s_html_a621c11cb01aaa555f250930a51e7cf14"><div class="ttname"><a href="struct_e_t_f_l_g___b_i_t_s.html#a621c11cb01aaa555f250930a51e7cf14">ETFLG_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:281</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_af209cbb6b99dbb580cf0fc8787bd18b9"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#af209cbb6b99dbb580cf0fc8787bd18b9">EPWM_REGS::TZFLG</a></div><div class="ttdeci">union TZFLG_REG TZFLG</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:390</div></div>
<div class="ttc" id="struct_d_b_c_t_l___b_i_t_s_html_ae2a2680efb137de1b03367e1ce428977"><div class="ttname"><a href="struct_d_b_c_t_l___b_i_t_s.html#ae2a2680efb137de1b03367e1ce428977">DBCTL_BITS::POLSEL</a></div><div class="ttdeci">Uint16 POLSEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:131</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html_a007be44f7c8438452d0ae4fc5e424930"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html#a007be44f7c8438452d0ae4fc5e424930">CMPCTL_BITS::SHDWAFULL</a></div><div class="ttdeci">Uint16 SHDWAFULL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:64</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_a686769f5303fb01691a197884620c93c"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#a686769f5303fb01691a197884620c93c">TZSEL_BITS::OSHT6</a></div><div class="ttdeci">Uint16 OSHT6</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:157</div></div>
<div class="ttc" id="union_a_q_c_s_f_r_c___r_e_g_html_a67723d7469342c87613d15fa81f06249"><div class="ttname"><a href="union_a_q_c_s_f_r_c___r_e_g.html#a67723d7469342c87613d15fa81f06249">AQCSFRC_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:117</div></div>
<div class="ttc" id="struct_t_z_c_t_l___b_i_t_s_html_a92b96b19d8e95c951715f6ddfb5780ba"><div class="ttname"><a href="struct_t_z_c_t_l___b_i_t_s.html#a92b96b19d8e95c951715f6ddfb5780ba">TZCTL_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:172</div></div>
<div class="ttc" id="struct_e_t_f_r_c___b_i_t_s_html_ae1f135106db9a6fdf35739788345d304"><div class="ttname"><a href="struct_e_t_f_r_c___b_i_t_s.html#ae1f135106db9a6fdf35739788345d304">ETFRC_BITS::INT</a></div><div class="ttdeci">Uint16 INT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:308</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_adc0debd7084d4bf8955c18c0453a589e"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#adc0debd7084d4bf8955c18c0453a589e">EPWM_REGS::CMPA</a></div><div class="ttdeci">union CMPA_HRPWM_GROUP CMPA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:377</div></div>
<div class="ttc" id="union_t_z_c_t_l___r_e_g_html_ad7607a709a969964468ac0c0cbe37c00"><div class="ttname"><a href="union_t_z_c_t_l___r_e_g.html#ad7607a709a969964468ac0c0cbe37c00">TZCTL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:176</div></div>
<div class="ttc" id="struct_h_r_c_n_f_g___b_i_t_s_html_a5ecce07d6bb9f16bfa5b7be85f3582d1"><div class="ttname"><a href="struct_h_r_c_n_f_g___b_i_t_s.html#a5ecce07d6bb9f16bfa5b7be85f3582d1">HRCNFG_BITS::CTLMODE</a></div><div class="ttdeci">Uint16 CTLMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:337</div></div>
<div class="ttc" id="union_d_b_c_t_l___r_e_g_html_a24003f017dfbe56d95aabe91886a7cca"><div class="ttname"><a href="union_d_b_c_t_l___r_e_g.html#a24003f017dfbe56d95aabe91886a7cca">DBCTL_REG::bit</a></div><div class="ttdeci">struct DBCTL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:138</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_ac15249434559c42d7c9708945a6088ad"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#ac15249434559c42d7c9708945a6088ad">TZSEL_BITS::OSHT3</a></div><div class="ttdeci">Uint16 OSHT3</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:154</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a39cd5641cbb06b92e9647dadfdc60024"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a39cd5641cbb06b92e9647dadfdc60024">EPWM_REGS::TZEINT</a></div><div class="ttdeci">union TZEINT_REG TZEINT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:389</div></div>
<div class="ttc" id="struct_e_t_c_l_r___b_i_t_s_html_a3922cb8e413915cb0eff6138c5fdfe80"><div class="ttname"><a href="struct_e_t_c_l_r___b_i_t_s.html#a3922cb8e413915cb0eff6138c5fdfe80">ETCLR_BITS::SOCA</a></div><div class="ttdeci">Uint16 SOCA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:295</div></div>
<div class="ttc" id="union_e_t_f_r_c___r_e_g_html_aee9b186b3c90ad2a6d414e4cc6daedbd"><div class="ttname"><a href="union_e_t_f_r_c___r_e_g.html#aee9b186b3c90ad2a6d414e4cc6daedbd">ETFRC_REG::bit</a></div><div class="ttdeci">struct ETFRC_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:317</div></div>
<div class="ttc" id="union_e_t_p_s___r_e_g_html_ab7c8fb7b79918c074465d9a24d49e24d"><div class="ttname"><a href="union_e_t_p_s___r_e_g.html#ab7c8fb7b79918c074465d9a24d49e24d">ETPS_REG::bit</a></div><div class="ttdeci">struct ETPS_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:271</div></div>
<div class="ttc" id="struct_a_q_c_t_l___b_i_t_s_html_a5196957c15b6868af4e0415c001ca76f"><div class="ttname"><a href="struct_a_q_c_t_l___b_i_t_s.html#a5196957c15b6868af4e0415c001ca76f">AQCTL_BITS::PRD</a></div><div class="ttdeci">Uint16 PRD</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:79</div></div>
<div class="ttc" id="struct_t_z_e_i_n_t___b_i_t_s_html_aedb9d3ba82619c40020d9972536fbb2d"><div class="ttname"><a href="struct_t_z_e_i_n_t___b_i_t_s.html#aedb9d3ba82619c40020d9972536fbb2d">TZEINT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:187</div></div>
<div class="ttc" id="struct_t_z_f_l_g___b_i_t_s_html"><div class="ttname"><a href="struct_t_z_f_l_g___b_i_t_s.html">TZFLG_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:199</div></div>
<div class="ttc" id="struct_e_t_c_l_r___b_i_t_s_html_a436e99aac7a04b606cf7e1c90e298a6c"><div class="ttname"><a href="struct_e_t_c_l_r___b_i_t_s.html#a436e99aac7a04b606cf7e1c90e298a6c">ETCLR_BITS::INT</a></div><div class="ttdeci">Uint16 INT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:293</div></div>
<div class="ttc" id="struct_e_t_f_r_c___b_i_t_s_html"><div class="ttname"><a href="struct_e_t_f_r_c___b_i_t_s.html">ETFRC_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:307</div></div>
<div class="ttc" id="struct_t_b_p_h_s___h_r_p_w_m___r_e_g_html"><div class="ttname"><a href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html">TBPHS_HRPWM_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:348</div></div>
<div class="ttc" id="union_e_t_s_e_l___r_e_g_html_a82af3b7514fcf2b77fc70580e5c59b3d"><div class="ttname"><a href="union_e_t_s_e_l___r_e_g.html#a82af3b7514fcf2b77fc70580e5c59b3d">ETSEL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:252</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a0f0867569ad15a9158e341ab918fa6cf"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a0f0867569ad15a9158e341ab918fa6cf">EPWM_REGS::TBCTR</a></div><div class="ttdeci">Uint16 TBCTR</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:373</div></div>
<div class="ttc" id="struct_e_t_s_e_l___b_i_t_s_html_a6616efc33d6cefacf585954ecdf35202"><div class="ttname"><a href="struct_e_t_s_e_l___b_i_t_s.html#a6616efc33d6cefacf585954ecdf35202">ETSEL_BITS::SOCBSEL</a></div><div class="ttdeci">Uint16 SOCBSEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:247</div></div>
<div class="ttc" id="struct_e_t_p_s___b_i_t_s_html"><div class="ttname"><a href="struct_e_t_p_s___b_i_t_s.html">ETPS_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:259</div></div>
<div class="ttc" id="union_p_c_c_t_l___r_e_g_html"><div class="ttname"><a href="union_p_c_c_t_l___r_e_g.html">PCCTL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:330</div></div>
<div class="ttc" id="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p_html_a345359ce425c4ea7cb7b5b3b13dfb906"><div class="ttname"><a href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html#a345359ce425c4ea7cb7b5b3b13dfb906">CMPA_HRPWM_GROUP::half</a></div><div class="ttdeci">struct CMPA_HRPWM_REG half</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:365</div></div>
<div class="ttc" id="union_a_q_c_t_l___r_e_g_html_af034f5bceb4148b2aa0933540354c689"><div class="ttname"><a href="union_a_q_c_t_l___r_e_g.html#af034f5bceb4148b2aa0933540354c689">AQCTL_REG::bit</a></div><div class="ttdeci">struct AQCTL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:89</div></div>
<div class="ttc" id="struct_t_z_f_l_g___b_i_t_s_html_a30a47948c9f09737b1738836c0675cb8"><div class="ttname"><a href="struct_t_z_f_l_g___b_i_t_s.html#a30a47948c9f09737b1738836c0675cb8">TZFLG_BITS::INT</a></div><div class="ttdeci">Uint16 INT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:200</div></div>
<div class="ttc" id="struct_p_c_c_t_l___b_i_t_s_html_a7ea0e817ae5dd68a7d1f1ce0085618d3"><div class="ttname"><a href="struct_p_c_c_t_l___b_i_t_s.html#a7ea0e817ae5dd68a7d1f1ce0085618d3">PCCTL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:326</div></div>
<div class="ttc" id="union_e_t_f_r_c___r_e_g_html_aa71d9444f9be6372e734c9308e98c51f"><div class="ttname"><a href="union_e_t_f_r_c___r_e_g.html#aa71d9444f9be6372e734c9308e98c51f">ETFRC_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:316</div></div>
<div class="ttc" id="struct_t_z_f_r_c___b_i_t_s_html"><div class="ttname"><a href="struct_t_z_f_r_c___b_i_t_s.html">TZFRC_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:227</div></div>
<div class="ttc" id="union_t_b_c_t_l___r_e_g_html_a795f0d7112e6255bc16b60a475da48c6"><div class="ttname"><a href="union_t_b_c_t_l___r_e_g.html#a795f0d7112e6255bc16b60a475da48c6">TBCTL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:37</div></div>
<div class="ttc" id="struct_a_q_s_f_r_c___b_i_t_s_html"><div class="ttname"><a href="struct_a_q_s_f_r_c___b_i_t_s.html">AQSFRC_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:94</div></div>
<div class="ttc" id="struct_a_q_s_f_r_c___b_i_t_s_html_a9ebf0b80bd7387ea41f97cf94c3e7d49"><div class="ttname"><a href="struct_a_q_s_f_r_c___b_i_t_s.html#a9ebf0b80bd7387ea41f97cf94c3e7d49">AQSFRC_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:100</div></div>
<div class="ttc" id="struct_h_r_c_n_f_g___b_i_t_s_html_ae9171039aace5808faba581f1dcd8a8e"><div class="ttname"><a href="struct_h_r_c_n_f_g___b_i_t_s.html#ae9171039aace5808faba581f1dcd8a8e">HRCNFG_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:339</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a843058ba801bd7e4e70c3d108188f38d"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a843058ba801bd7e4e70c3d108188f38d">EPWM_REGS::ETPS</a></div><div class="ttdeci">union ETPS_REG ETPS</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:394</div></div>
<div class="ttc" id="struct_e_t_s_e_l___b_i_t_s_html_a1ece835f2fe541c1281d5ee029478ff3"><div class="ttname"><a href="struct_e_t_s_e_l___b_i_t_s.html#a1ece835f2fe541c1281d5ee029478ff3">ETSEL_BITS::SOCASEL</a></div><div class="ttdeci">Uint16 SOCASEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:245</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_ae8e31651fc7f00f129c5c53a6579b7a5"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#ae8e31651fc7f00f129c5c53a6579b7a5">EPWM_REGS::TBSTS</a></div><div class="ttdeci">union TBSTS_REG TBSTS</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:371</div></div>
<div class="ttc" id="struct_t_b_s_t_s___b_i_t_s_html_ac7a61291a04c2082310d8e75cd7beeef"><div class="ttname"><a href="struct_t_b_s_t_s___b_i_t_s.html#ac7a61291a04c2082310d8e75cd7beeef">TBSTS_BITS::SYNCI</a></div><div class="ttdeci">Uint16 SYNCI</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:45</div></div>
<div class="ttc" id="struct_t_z_c_l_r___b_i_t_s_html_a66629d4927224c2e5ba60a8bb8c6398b"><div class="ttname"><a href="struct_t_z_c_l_r___b_i_t_s.html#a66629d4927224c2e5ba60a8bb8c6398b">TZCLR_BITS::INT</a></div><div class="ttdeci">Uint16 INT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:214</div></div>
<div class="ttc" id="struct_e_t_p_s___b_i_t_s_html_a58e50ab18d578b332587f16acf765d81"><div class="ttname"><a href="struct_e_t_p_s___b_i_t_s.html#a58e50ab18d578b332587f16acf765d81">ETPS_BITS::SOCBCNT</a></div><div class="ttdeci">Uint16 SOCBCNT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:266</div></div>
<div class="ttc" id="struct_t_z_e_i_n_t___b_i_t_s_html_af6d87ad425a263f5e238e04f40c9cc0b"><div class="ttname"><a href="struct_t_z_e_i_n_t___b_i_t_s.html#af6d87ad425a263f5e238e04f40c9cc0b">TZEINT_BITS::CBC</a></div><div class="ttdeci">Uint16 CBC</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:185</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html_a065fbfe287f5b67070779d6168315b98"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html#a065fbfe287f5b67070779d6168315b98">TBCTL_BITS::PRDLD</a></div><div class="ttdeci">Uint16 PRDLD</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:27</div></div>
<div class="ttc" id="union_t_z_c_l_r___r_e_g_html"><div class="ttname"><a href="union_t_z_c_l_r___r_e_g.html">TZCLR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:220</div></div>
<div class="ttc" id="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p_html_a4695304afa6ccac89d6c62f41d6a359b"><div class="ttname"><a href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html#a4695304afa6ccac89d6c62f41d6a359b">TBPHS_HRPWM_GROUP::half</a></div><div class="ttdeci">struct TBPHS_HRPWM_REG half</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:355</div></div>
<div class="ttc" id="union_p_c_c_t_l___r_e_g_html_ac8dfca4b64bc9e5f4d8cb8bc621efd33"><div class="ttname"><a href="union_p_c_c_t_l___r_e_g.html#ac8dfca4b64bc9e5f4d8cb8bc621efd33">PCCTL_REG::bit</a></div><div class="ttdeci">struct PCCTL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:332</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html">TBCTL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:24</div></div>
<div class="ttc" id="struct_e_t_f_l_g___b_i_t_s_html"><div class="ttname"><a href="struct_e_t_f_l_g___b_i_t_s.html">ETFLG_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:276</div></div>
<div class="ttc" id="_d_s_p2833x___e_pwm_8h_html_ab0e24e3fe3a6d191ad5d888707c15770"><div class="ttname"><a href="_d_s_p2833x___e_pwm_8h.html#ab0e24e3fe3a6d191ad5d888707c15770">EPwm3Regs</a></div><div class="ttdeci">volatile struct EPWM_REGS EPwm3Regs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:202</div></div>
<div class="ttc" id="union_t_b_s_t_s___r_e_g_html"><div class="ttname"><a href="union_t_b_s_t_s___r_e_g.html">TBSTS_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:50</div></div>
<div class="ttc" id="union_e_t_c_l_r___r_e_g_html"><div class="ttname"><a href="union_e_t_c_l_r___r_e_g.html">ETCLR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:300</div></div>
<div class="ttc" id="struct_t_z_c_l_r___b_i_t_s_html_a7e94424e5e2620115e7ed0bf0b15189b"><div class="ttname"><a href="struct_t_z_c_l_r___b_i_t_s.html#a7e94424e5e2620115e7ed0bf0b15189b">TZCLR_BITS::CBC</a></div><div class="ttdeci">Uint16 CBC</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:215</div></div>
<div class="ttc" id="struct_t_z_e_i_n_t___b_i_t_s_html_a4926cd6f43fbb51292731e428cd5aedd"><div class="ttname"><a href="struct_t_z_e_i_n_t___b_i_t_s.html#a4926cd6f43fbb51292731e428cd5aedd">TZEINT_BITS::OST</a></div><div class="ttdeci">Uint16 OST</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:186</div></div>
<div class="ttc" id="struct_e_t_p_s___b_i_t_s_html_a98b843a9627afc41c5aeea8887cab3e7"><div class="ttname"><a href="struct_e_t_p_s___b_i_t_s.html#a98b843a9627afc41c5aeea8887cab3e7">ETPS_BITS::SOCACNT</a></div><div class="ttdeci">Uint16 SOCACNT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:264</div></div>
<div class="ttc" id="struct_t_b_p_h_s___h_r_p_w_m___r_e_g_html_a28482d2987c5726d3001fb5a863de78a"><div class="ttname"><a href="struct_t_b_p_h_s___h_r_p_w_m___r_e_g.html#a28482d2987c5726d3001fb5a863de78a">TBPHS_HRPWM_REG::TBPHS</a></div><div class="ttdeci">Uint16 TBPHS</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:350</div></div>
<div class="ttc" id="struct_e_t_p_s___b_i_t_s_html_af1069f0eb329f7019a1ed5cb6e94f019"><div class="ttname"><a href="struct_e_t_p_s___b_i_t_s.html#af1069f0eb329f7019a1ed5cb6e94f019">ETPS_BITS::INTCNT</a></div><div class="ttdeci">Uint16 INTCNT</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:261</div></div>
<div class="ttc" id="struct_a_q_c_t_l___b_i_t_s_html"><div class="ttname"><a href="struct_a_q_c_t_l___b_i_t_s.html">AQCTL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:77</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_aa9f3ba2f2016ec3472e6455d0de844cb"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#aa9f3ba2f2016ec3472e6455d0de844cb">TZSEL_BITS::CBC6</a></div><div class="ttdeci">Uint16 CBC6</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:150</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_ae3625c046423d70b9e00ea782b2d4daf"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#ae3625c046423d70b9e00ea782b2d4daf">EPWM_REGS::DBRED</a></div><div class="ttdeci">Uint16 DBRED</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:384</div></div>
<div class="ttc" id="struct_e_t_s_e_l___b_i_t_s_html_a7ae7a05e912a4ac2c47789711c705fe8"><div class="ttname"><a href="struct_e_t_s_e_l___b_i_t_s.html#a7ae7a05e912a4ac2c47789711c705fe8">ETSEL_BITS::SOCAEN</a></div><div class="ttdeci">Uint16 SOCAEN</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:246</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html_a96a4da5ef136835e2b22b72ac69f7a8c"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html#a96a4da5ef136835e2b22b72ac69f7a8c">TBCTL_BITS::PHSEN</a></div><div class="ttdeci">Uint16 PHSEN</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:26</div></div>
<div class="ttc" id="union_t_b_c_t_l___r_e_g_html_a3711d8f5d94af524e24c1a428d7cbd57"><div class="ttname"><a href="union_t_b_c_t_l___r_e_g.html#a3711d8f5d94af524e24c1a428d7cbd57">TBCTL_REG::bit</a></div><div class="ttdeci">struct TBCTL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:38</div></div>
<div class="ttc" id="union_t_z_f_r_c___r_e_g_html_ab2e66514a19e53fa53312c1140e1bad5"><div class="ttname"><a href="union_t_z_f_r_c___r_e_g.html#ab2e66514a19e53fa53312c1140e1bad5">TZFRC_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:235</div></div>
<div class="ttc" id="struct_c_m_p_a___h_r_p_w_m___r_e_g_html_ab0aabc0d6e9e25a559871667882df392"><div class="ttname"><a href="struct_c_m_p_a___h_r_p_w_m___r_e_g.html#ab0aabc0d6e9e25a559871667882df392">CMPA_HRPWM_REG::CMPAHR</a></div><div class="ttdeci">Uint16 CMPAHR</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:359</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a343a26c30e6b348bc564337d2c0c0167"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a343a26c30e6b348bc564337d2c0c0167">EPWM_REGS::ETSEL</a></div><div class="ttdeci">union ETSEL_REG ETSEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:393</div></div>
<div class="ttc" id="struct_e_t_f_l_g___b_i_t_s_html_a6df3e745fc78633079eb9529c2f00b6d"><div class="ttname"><a href="struct_e_t_f_l_g___b_i_t_s.html#a6df3e745fc78633079eb9529c2f00b6d">ETFLG_BITS::SOCB</a></div><div class="ttdeci">Uint16 SOCB</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:280</div></div>
<div class="ttc" id="struct_a_q_c_s_f_r_c___b_i_t_s_html_a8b6ffc79b09d27c6e83c6b832151bcc4"><div class="ttname"><a href="struct_a_q_c_s_f_r_c___b_i_t_s.html#a8b6ffc79b09d27c6e83c6b832151bcc4">AQCSFRC_BITS::CSFA</a></div><div class="ttdeci">Uint16 CSFA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:111</div></div>
<div class="ttc" id="struct_t_b_s_t_s___b_i_t_s_html"><div class="ttname"><a href="struct_t_b_s_t_s___b_i_t_s.html">TBSTS_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:43</div></div>
<div class="ttc" id="struct_a_q_s_f_r_c___b_i_t_s_html_a94304a5650936384e1c6d9ef1d502696"><div class="ttname"><a href="struct_a_q_s_f_r_c___b_i_t_s.html#a94304a5650936384e1c6d9ef1d502696">AQSFRC_BITS::ACTSFA</a></div><div class="ttdeci">Uint16 ACTSFA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:95</div></div>
<div class="ttc" id="struct_p_c_c_t_l___b_i_t_s_html"><div class="ttname"><a href="struct_p_c_c_t_l___b_i_t_s.html">PCCTL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:321</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_ae891eff0d90dce2041ea2c516cccf710"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#ae891eff0d90dce2041ea2c516cccf710">TZSEL_BITS::CBC2</a></div><div class="ttdeci">Uint16 CBC2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:146</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a7aac82cf7a9320e1e1ee626a16d9f5b3"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a7aac82cf7a9320e1e1ee626a16d9f5b3">EPWM_REGS::TBPHS</a></div><div class="ttdeci">union TBPHS_HRPWM_GROUP TBPHS</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:372</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_a8c78381a9d915c79586fcd900ef3bbc3"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#a8c78381a9d915c79586fcd900ef3bbc3">TZSEL_BITS::CBC5</a></div><div class="ttdeci">Uint16 CBC5</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:149</div></div>
<div class="ttc" id="struct_a_q_c_t_l___b_i_t_s_html_a5037c104c7bdf74df20fafdeab3e2583"><div class="ttname"><a href="struct_a_q_c_t_l___b_i_t_s.html#a5037c104c7bdf74df20fafdeab3e2583">AQCTL_BITS::CAU</a></div><div class="ttdeci">Uint16 CAU</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:80</div></div>
<div class="ttc" id="union_t_b_c_t_l___r_e_g_html"><div class="ttname"><a href="union_t_b_c_t_l___r_e_g.html">TBCTL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:36</div></div>
<div class="ttc" id="struct_e_t_c_l_r___b_i_t_s_html"><div class="ttname"><a href="struct_e_t_c_l_r___b_i_t_s.html">ETCLR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:292</div></div>
<div class="ttc" id="struct_t_z_e_i_n_t___b_i_t_s_html"><div class="ttname"><a href="struct_t_z_e_i_n_t___b_i_t_s.html">TZEINT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:183</div></div>
<div class="ttc" id="struct_t_z_f_r_c___b_i_t_s_html_ac63811b78881cd2ef7ad907d51f15a74"><div class="ttname"><a href="struct_t_z_f_r_c___b_i_t_s.html#ac63811b78881cd2ef7ad907d51f15a74">TZFRC_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:231</div></div>
<div class="ttc" id="struct_e_t_s_e_l___b_i_t_s_html_a69d1edf956ca42ad4cc04f3f84c93459"><div class="ttname"><a href="struct_e_t_s_e_l___b_i_t_s.html#a69d1edf956ca42ad4cc04f3f84c93459">ETSEL_BITS::INTEN</a></div><div class="ttdeci">Uint16 INTEN</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:243</div></div>
<div class="ttc" id="union_a_q_c_t_l___r_e_g_html"><div class="ttname"><a href="union_a_q_c_t_l___r_e_g.html">AQCTL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:87</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a87596e57661f549e579285df591cc2fa"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a87596e57661f549e579285df591cc2fa">EPWM_REGS::CMPCTL</a></div><div class="ttdeci">union CMPCTL_REG CMPCTL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:376</div></div>
<div class="ttc" id="struct_e_t_s_e_l___b_i_t_s_html"><div class="ttname"><a href="struct_e_t_s_e_l___b_i_t_s.html">ETSEL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:241</div></div>
<div class="ttc" id="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p_html"><div class="ttname"><a href="union_t_b_p_h_s___h_r_p_w_m___g_r_o_u_p.html">TBPHS_HRPWM_GROUP</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:353</div></div>
<div class="ttc" id="struct_t_z_c_l_r___b_i_t_s_html_a5d5275ffe47f3553720648c9dce9dacf"><div class="ttname"><a href="struct_t_z_c_l_r___b_i_t_s.html#a5d5275ffe47f3553720648c9dce9dacf">TZCLR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:217</div></div>
<div class="ttc" id="struct_e_t_s_e_l___b_i_t_s_html_a68173ce0fb311ca5926051c447b00fac"><div class="ttname"><a href="struct_e_t_s_e_l___b_i_t_s.html#a68173ce0fb311ca5926051c447b00fac">ETSEL_BITS::INTSEL</a></div><div class="ttdeci">Uint16 INTSEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:242</div></div>
<div class="ttc" id="union_t_b_s_t_s___r_e_g_html_ab0c63b7a9adfd63ae0df0fee80174a66"><div class="ttname"><a href="union_t_b_s_t_s___r_e_g.html#ab0c63b7a9adfd63ae0df0fee80174a66">TBSTS_REG::bit</a></div><div class="ttdeci">struct TBSTS_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:52</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a9e10c95155ba8de962224b39f4bf93b6"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a9e10c95155ba8de962224b39f4bf93b6">EPWM_REGS::DBCTL</a></div><div class="ttdeci">union DBCTL_REG DBCTL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:383</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_a7022fbbb508946105ef03222f8f68702"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#a7022fbbb508946105ef03222f8f68702">EPWM_REGS::ETCLR</a></div><div class="ttdeci">union ETCLR_REG ETCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:396</div></div>
<div class="ttc" id="union_e_t_s_e_l___r_e_g_html_a60cd535719d537bb4eecd39561b0b90f"><div class="ttname"><a href="union_e_t_s_e_l___r_e_g.html#a60cd535719d537bb4eecd39561b0b90f">ETSEL_REG::bit</a></div><div class="ttdeci">struct ETSEL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:253</div></div>
<div class="ttc" id="union_e_t_c_l_r___r_e_g_html_a9d3d4240a799621100cba7c10f69a8d7"><div class="ttname"><a href="union_e_t_c_l_r___r_e_g.html#a9d3d4240a799621100cba7c10f69a8d7">ETCLR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:301</div></div>
<div class="ttc" id="union_t_z_c_t_l___r_e_g_html_a092a579dd9c8c7a8093db8f52d9f4c56"><div class="ttname"><a href="union_t_z_c_t_l___r_e_g.html#a092a579dd9c8c7a8093db8f52d9f4c56">TZCTL_REG::bit</a></div><div class="ttdeci">struct TZCTL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:177</div></div>
<div class="ttc" id="struct_p_c_c_t_l___b_i_t_s_html_afe02901833db45444ce3c97305248e8c"><div class="ttname"><a href="struct_p_c_c_t_l___b_i_t_s.html#afe02901833db45444ce3c97305248e8c">PCCTL_BITS::CHPDUTY</a></div><div class="ttdeci">Uint16 CHPDUTY</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:325</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html_a1d2212fc310d325ea8640851029b87f3"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html#a1d2212fc310d325ea8640851029b87f3">TBCTL_BITS::SWFSYNC</a></div><div class="ttdeci">Uint16 SWFSYNC</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:29</div></div>
<div class="ttc" id="union_a_q_s_f_r_c___r_e_g_html_a215496b926dba83fd37860bb58ede498"><div class="ttname"><a href="union_a_q_s_f_r_c___r_e_g.html#a215496b926dba83fd37860bb58ede498">AQSFRC_REG::bit</a></div><div class="ttdeci">struct AQSFRC_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:105</div></div>
<div class="ttc" id="struct_c_m_p_c_t_l___b_i_t_s_html"><div class="ttname"><a href="struct_c_m_p_c_t_l___b_i_t_s.html">CMPCTL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:57</div></div>
<div class="ttc" id="_d_s_p2833x___e_pwm_8h_html_ad6e4c7193ecf5f9e04c95cd72d8727bf"><div class="ttname"><a href="_d_s_p2833x___e_pwm_8h.html#ad6e4c7193ecf5f9e04c95cd72d8727bf">EPwm5Regs</a></div><div class="ttdeci">volatile struct EPWM_REGS EPwm5Regs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:218</div></div>
<div class="ttc" id="union_t_z_s_e_l___r_e_g_html_a19d6114c4d665b48a08af1341787d6d8"><div class="ttname"><a href="union_t_z_s_e_l___r_e_g.html#a19d6114c4d665b48a08af1341787d6d8">TZSEL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:162</div></div>
<div class="ttc" id="union_h_r_c_n_f_g___r_e_g_html_a7794277ca46525639c0401b1b6668a97"><div class="ttname"><a href="union_h_r_c_n_f_g___r_e_g.html#a7794277ca46525639c0401b1b6668a97">HRCNFG_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:343</div></div>
<div class="ttc" id="union_e_t_p_s___r_e_g_html"><div class="ttname"><a href="union_e_t_p_s___r_e_g.html">ETPS_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:269</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_a40f244deef0c4f5e38f8f2395526b254"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#a40f244deef0c4f5e38f8f2395526b254">TZSEL_BITS::CBC3</a></div><div class="ttdeci">Uint16 CBC3</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:147</div></div>
<div class="ttc" id="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p_html_a8ed704e5ae82c953760009c57c9d4942"><div class="ttname"><a href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html#a8ed704e5ae82c953760009c57c9d4942">CMPA_HRPWM_GROUP::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:364</div></div>
<div class="ttc" id="union_t_z_c_t_l___r_e_g_html"><div class="ttname"><a href="union_t_z_c_t_l___r_e_g.html">TZCTL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:175</div></div>
<div class="ttc" id="struct_t_b_s_t_s___b_i_t_s_html_acc2c468bdd1013da5c8a8ec143a95656"><div class="ttname"><a href="struct_t_b_s_t_s___b_i_t_s.html#acc2c468bdd1013da5c8a8ec143a95656">TBSTS_BITS::CTRMAX</a></div><div class="ttdeci">Uint16 CTRMAX</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:46</div></div>
<div class="ttc" id="union_t_z_e_i_n_t___r_e_g_html"><div class="ttname"><a href="union_t_z_e_i_n_t___r_e_g.html">TZEINT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:191</div></div>
<div class="ttc" id="struct_t_b_s_t_s___b_i_t_s_html_ae1ed80e30fcbe5d6a8e3d9d0cf29b5ae"><div class="ttname"><a href="struct_t_b_s_t_s___b_i_t_s.html#ae1ed80e30fcbe5d6a8e3d9d0cf29b5ae">TBSTS_BITS::CTRDIR</a></div><div class="ttdeci">Uint16 CTRDIR</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:44</div></div>
<div class="ttc" id="union_t_z_f_l_g___r_e_g_html_a9dff2c4e35377deddb81f631a03e26ac"><div class="ttname"><a href="union_t_z_f_l_g___r_e_g.html#a9dff2c4e35377deddb81f631a03e26ac">TZFLG_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:207</div></div>
<div class="ttc" id="struct_h_r_c_n_f_g___b_i_t_s_html_aafcb04b041a163e53a3f69cc7cfe9985"><div class="ttname"><a href="struct_h_r_c_n_f_g___b_i_t_s.html#aafcb04b041a163e53a3f69cc7cfe9985">HRCNFG_BITS::EDGMODE</a></div><div class="ttdeci">Uint16 EDGMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:336</div></div>
<div class="ttc" id="struct_a_q_c_t_l___b_i_t_s_html_a9b4625cfb7b62fa9d1227773bfa188ea"><div class="ttname"><a href="struct_a_q_c_t_l___b_i_t_s.html#a9b4625cfb7b62fa9d1227773bfa188ea">AQCTL_BITS::CBU</a></div><div class="ttdeci">Uint16 CBU</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:82</div></div>
<div class="ttc" id="struct_t_z_s_e_l___b_i_t_s_html_a0da88d58314647f2c183713baaed1397"><div class="ttname"><a href="struct_t_z_s_e_l___b_i_t_s.html#a0da88d58314647f2c183713baaed1397">TZSEL_BITS::CBC4</a></div><div class="ttdeci">Uint16 CBC4</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:148</div></div>
<div class="ttc" id="struct_t_b_s_t_s___b_i_t_s_html_a2da0d8461457e5ab1b477bac21961dcc"><div class="ttname"><a href="struct_t_b_s_t_s___b_i_t_s.html#a2da0d8461457e5ab1b477bac21961dcc">TBSTS_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:47</div></div>
<div class="ttc" id="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p_html"><div class="ttname"><a href="union_c_m_p_a___h_r_p_w_m___g_r_o_u_p.html">CMPA_HRPWM_GROUP</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:363</div></div>
<div class="ttc" id="struct_d_b_c_t_l___b_i_t_s_html_ad7f97d155341f0d6795182f34dd12640"><div class="ttname"><a href="struct_d_b_c_t_l___b_i_t_s.html#ad7f97d155341f0d6795182f34dd12640">DBCTL_BITS::OUT_MODE</a></div><div class="ttdeci">Uint16 OUT_MODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:130</div></div>
<div class="ttc" id="struct_e_p_w_m___r_e_g_s_html_ae1617d7e6a6b13c684b36758bc4d60c0"><div class="ttname"><a href="struct_e_p_w_m___r_e_g_s.html#ae1617d7e6a6b13c684b36758bc4d60c0">EPWM_REGS::TBCTL</a></div><div class="ttdeci">union TBCTL_REG TBCTL</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:370</div></div>
<div class="ttc" id="struct_t_b_c_t_l___b_i_t_s_html_aa49e849f8079ae14e86faa869201df7c"><div class="ttname"><a href="struct_t_b_c_t_l___b_i_t_s.html#aa49e849f8079ae14e86faa869201df7c">TBCTL_BITS::HSPCLKDIV</a></div><div class="ttdeci">Uint16 HSPCLKDIV</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:30</div></div>
<div class="ttc" id="struct_t_z_c_t_l___b_i_t_s_html"><div class="ttname"><a href="struct_t_z_c_t_l___b_i_t_s.html">TZCTL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:169</div></div>
<div class="ttc" id="union_e_t_f_l_g___r_e_g_html_a96c6de06986a851a04ea3d3356bde4f6"><div class="ttname"><a href="union_e_t_f_l_g___r_e_g.html#a96c6de06986a851a04ea3d3356bde4f6">ETFLG_REG::bit</a></div><div class="ttdeci">struct ETFLG_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:286</div></div>
<div class="ttc" id="union_t_z_f_r_c___r_e_g_html_aca2bd644b07f92ceb7ab8b4a21b7ed2e"><div class="ttname"><a href="union_t_z_f_r_c___r_e_g.html#aca2bd644b07f92ceb7ab8b4a21b7ed2e">TZFRC_REG::bit</a></div><div class="ttdeci">struct TZFRC_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:236</div></div>
<div class="ttc" id="struct_h_r_c_n_f_g___b_i_t_s_html_a0d3a586f81f42dbc6e0058e589df79d8"><div class="ttname"><a href="struct_h_r_c_n_f_g___b_i_t_s.html#a0d3a586f81f42dbc6e0058e589df79d8">HRCNFG_BITS::HRLOAD</a></div><div class="ttdeci">Uint16 HRLOAD</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:338</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:95</div></div>
<div class="ttc" id="struct_t_z_e_i_n_t___b_i_t_s_html_a8b7d089e227e96416125b290bf8c577e"><div class="ttname"><a href="struct_t_z_e_i_n_t___b_i_t_s.html#a8b7d089e227e96416125b290bf8c577e">TZEINT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:184</div></div>
<div class="ttc" id="struct_a_q_c_s_f_r_c___b_i_t_s_html"><div class="ttname"><a href="struct_a_q_c_s_f_r_c___b_i_t_s.html">AQCSFRC_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:110</div></div>
<div class="ttc" id="union_e_t_s_e_l___r_e_g_html"><div class="ttname"><a href="union_e_t_s_e_l___r_e_g.html">ETSEL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:251</div></div>
<div class="ttc" id="struct_a_q_s_f_r_c___b_i_t_s_html_addae1cf0fc0a6654ff49cc4311bc74f4"><div class="ttname"><a href="struct_a_q_s_f_r_c___b_i_t_s.html#addae1cf0fc0a6654ff49cc4311bc74f4">AQSFRC_BITS::OTSFB</a></div><div class="ttdeci">Uint16 OTSFB</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:98</div></div>
<div class="ttc" id="union_t_b_s_t_s___r_e_g_html_aaf971464c815c857aaca768ee7564388"><div class="ttname"><a href="union_t_b_s_t_s___r_e_g.html#aaf971464c815c857aaca768ee7564388">TBSTS_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:51</div></div>
<div class="ttc" id="struct_a_q_s_f_r_c___b_i_t_s_html_a12d5c4663ef97ea99a719b5c287f8996"><div class="ttname"><a href="struct_a_q_s_f_r_c___b_i_t_s.html#a12d5c4663ef97ea99a719b5c287f8996">AQSFRC_BITS::OTSFA</a></div><div class="ttdeci">Uint16 OTSFA</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:96</div></div>
<div class="ttc" id="struct_t_z_c_l_r___b_i_t_s_html_ac62fe9e0268c55533748b592b1895aa1"><div class="ttname"><a href="struct_t_z_c_l_r___b_i_t_s.html#ac62fe9e0268c55533748b592b1895aa1">TZCLR_BITS::OST</a></div><div class="ttdeci">Uint16 OST</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:216</div></div>
<div class="ttc" id="union_a_q_c_s_f_r_c___r_e_g_html_a6dbdc1ad495403284ffd3bf01fc0f270"><div class="ttname"><a href="union_a_q_c_s_f_r_c___r_e_g.html#a6dbdc1ad495403284ffd3bf01fc0f270">AQCSFRC_REG::bit</a></div><div class="ttdeci">struct AQCSFRC_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:118</div></div>
<div class="ttc" id="struct_e_t_f_r_c___b_i_t_s_html_a06beb0b06a675ceac3abd84354508697"><div class="ttname"><a href="struct_e_t_f_r_c___b_i_t_s.html#a06beb0b06a675ceac3abd84354508697">ETFRC_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:312</div></div>
<div class="ttc" id="struct_e_t_c_l_r___b_i_t_s_html_a262c31e7a22f46dab5bfb74f104c9aec"><div class="ttname"><a href="struct_e_t_c_l_r___b_i_t_s.html#a262c31e7a22f46dab5bfb74f104c9aec">ETCLR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_EPwm.h:297</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 16 2015 06:32:55 for MSE Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
