
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      spm
die area:    ( 0 0 ) ( 128805 139525 )
trackPts:    12
defvias:     4
#components: 1538
#terminals:  38
#snets:      2
#nets:       418

reading guide ...

#guides:     2620
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 37

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 21564
mcon shape region query size = 22778
met1 shape region query size = 4975
via shape region query size = 440
met2 shape region query size = 242
via2 shape region query size = 440
met3 shape region query size = 234
via3 shape region query size = 440
met4 shape region query size = 128
via4 shape region query size = 13
met5 shape region query size = 20


start pin access
Error: no ap for PIN/VGND
Error: no ap for PIN/VPWR
  complete 61 pins
  complete 31 unique inst patterns
  complete 378 groups
Expt1 runtime (pin-level access point gen): 0.441024
Expt2 runtime (design-level access pattern gen): 0.0379852
#scanned instances     = 1538
#unique  instances     = 37
#stdCellGenAp          = 715
#stdCellValidPlanarAp  = 34
#stdCellValidViaAp     = 347
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1146
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 13.74 (MB), peak = 13.89 (MB)

post process guides ...
GCELLGRID X -1 DO 20 STEP 6900 ;
GCELLGRID Y -1 DO 18 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 931
mcon guide region query size = 0
met1 guide region query size = 853
via guide region query size = 0
met2 guide region query size = 466
via2 guide region query size = 0
met3 guide region query size = 14
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1397 vertical wires in 1 frboxes and 867 horizontal wires in 1 frboxes.
Done with 137 vertical wires in 1 frboxes and 231 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 20.77 (MB), peak = 26.52 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 20.83 (MB), peak = 26.52 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 50.26 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 47.78 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 48.55 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 44.79 (MB)
    completing 50% with 125 violations
    elapsed time = 00:00:00, memory = 55.65 (MB)
    completing 60% with 125 violations
    elapsed time = 00:00:01, memory = 52.57 (MB)
    completing 70% with 162 violations
    elapsed time = 00:00:01, memory = 59.66 (MB)
    completing 80% with 162 violations
    elapsed time = 00:00:01, memory = 55.32 (MB)
    completing 90% with 171 violations
    elapsed time = 00:00:02, memory = 45.74 (MB)
    completing 100% with 106 violations
    elapsed time = 00:00:02, memory = 25.88 (MB)
  number of violations = 143
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 369.82 (MB), peak = 381.83 (MB)
total wire length = 10561 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5311 um
total wire length on LAYER met2 = 5025 um
total wire length on LAYER met3 = 222 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2368
up-via summary (total 2368):

-----------------------
 FR_MASTERSLICE       0
            li1    1064
           met1    1290
           met2      14
           met3       0
           met4       0
-----------------------
                   2368


start 1st optimization iteration ...
    completing 10% with 143 violations
    elapsed time = 00:00:00, memory = 398.70 (MB)
    completing 20% with 143 violations
    elapsed time = 00:00:00, memory = 402.05 (MB)
    completing 30% with 143 violations
    elapsed time = 00:00:00, memory = 403.57 (MB)
    completing 40% with 110 violations
    elapsed time = 00:00:00, memory = 370.34 (MB)
    completing 50% with 110 violations
    elapsed time = 00:00:00, memory = 371.97 (MB)
    completing 60% with 110 violations
    elapsed time = 00:00:00, memory = 382.93 (MB)
    completing 70% with 71 violations
    elapsed time = 00:00:01, memory = 403.09 (MB)
    completing 80% with 71 violations
    elapsed time = 00:00:01, memory = 404.09 (MB)
    completing 90% with 48 violations
    elapsed time = 00:00:01, memory = 370.37 (MB)
    completing 100% with 36 violations
    elapsed time = 00:00:02, memory = 369.83 (MB)
  number of violations = 36
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 369.95 (MB), peak = 404.38 (MB)
total wire length = 10470 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 5266 um
total wire length on LAYER met2 = 4968 um
total wire length on LAYER met3 = 231 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2345
up-via summary (total 2345):

-----------------------
 FR_MASTERSLICE       0
            li1    1067
           met1    1264
           met2      14
           met3       0
           met4       0
-----------------------
                   2345


start 2nd optimization iteration ...
    completing 10% with 36 violations
    elapsed time = 00:00:00, memory = 377.68 (MB)
    completing 20% with 36 violations
    elapsed time = 00:00:00, memory = 395.38 (MB)
    completing 30% with 36 violations
    elapsed time = 00:00:00, memory = 371.13 (MB)
    completing 40% with 36 violations
    elapsed time = 00:00:00, memory = 389.53 (MB)
    completing 50% with 36 violations
    elapsed time = 00:00:01, memory = 395.46 (MB)
    completing 60% with 26 violations
    elapsed time = 00:00:01, memory = 378.46 (MB)
    completing 70% with 26 violations
    elapsed time = 00:00:01, memory = 393.04 (MB)
    completing 80% with 20 violations
    elapsed time = 00:00:01, memory = 374.70 (MB)
    completing 90% with 20 violations
    elapsed time = 00:00:01, memory = 381.16 (MB)
    completing 100% with 13 violations
    elapsed time = 00:00:02, memory = 373.58 (MB)
  number of violations = 13
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 385.17 (MB), peak = 404.38 (MB)
total wire length = 10429 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5250 um
total wire length on LAYER met2 = 4927 um
total wire length on LAYER met3 = 249 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2328
up-via summary (total 2328):

-----------------------
 FR_MASTERSLICE       0
            li1    1063
           met1    1251
           met2      14
           met3       0
           met4       0
-----------------------
                   2328


start 3rd optimization iteration ...
    completing 10% with 13 violations
    elapsed time = 00:00:00, memory = 394.36 (MB)
    completing 20% with 13 violations
    elapsed time = 00:00:00, memory = 396.31 (MB)
    completing 30% with 13 violations
    elapsed time = 00:00:00, memory = 396.31 (MB)
    completing 40% with 13 violations
    elapsed time = 00:00:00, memory = 395.04 (MB)
    completing 50% with 13 violations
    elapsed time = 00:00:00, memory = 400.69 (MB)
    completing 60% with 13 violations
    elapsed time = 00:00:00, memory = 413.07 (MB)
    completing 70% with 10 violations
    elapsed time = 00:00:00, memory = 423.24 (MB)
    completing 80% with 10 violations
    elapsed time = 00:00:00, memory = 422.96 (MB)
    completing 90% with 6 violations
    elapsed time = 00:00:00, memory = 404.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 381.62 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 381.62 (MB), peak = 427.36 (MB)
total wire length = 10428 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5228 um
total wire length on LAYER met2 = 4930 um
total wire length on LAYER met3 = 266 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2336
up-via summary (total 2336):

-----------------------
 FR_MASTERSLICE       0
            li1    1063
           met1    1255
           met2      18
           met3       0
           met4       0
-----------------------
                   2336


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 390.68 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 390.85 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 397.87 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 391.82 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 384.78 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 386.85 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 393.05 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 395.88 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 388.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 397.39 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.39 (MB), peak = 427.36 (MB)
total wire length = 10428 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5228 um
total wire length on LAYER met2 = 4930 um
total wire length on LAYER met3 = 266 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2336
up-via summary (total 2336):

-----------------------
 FR_MASTERSLICE       0
            li1    1063
           met1    1255
           met2      18
           met3       0
           met4       0
-----------------------
                   2336


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 384.16 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 386.48 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 391.64 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 386.21 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 389.77 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 385.05 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 386.67 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 390.09 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 400.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 393.22 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 393.22 (MB), peak = 427.36 (MB)
total wire length = 10428 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5228 um
total wire length on LAYER met2 = 4930 um
total wire length on LAYER met3 = 266 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2336
up-via summary (total 2336):

-----------------------
 FR_MASTERSLICE       0
            li1    1063
           met1    1255
           met2      18
           met3       0
           met4       0
-----------------------
                   2336


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 382.71 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 388.45 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 387.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 389.97 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 384.54 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 383.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 385.93 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 387.70 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 387.96 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 388.33 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 388.33 (MB), peak = 427.36 (MB)
total wire length = 10428 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5228 um
total wire length on LAYER met2 = 4930 um
total wire length on LAYER met3 = 266 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2336
up-via summary (total 2336):

-----------------------
 FR_MASTERSLICE       0
            li1    1063
           met1    1255
           met2      18
           met3       0
           met4       0
-----------------------
                   2336


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 382.75 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 388.04 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 387.24 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 386.89 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 389.32 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 388.32 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 388.07 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 388.40 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 387.50 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 389.38 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 389.38 (MB), peak = 427.36 (MB)
total wire length = 10428 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5228 um
total wire length on LAYER met2 = 4930 um
total wire length on LAYER met3 = 266 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2336
up-via summary (total 2336):

-----------------------
 FR_MASTERSLICE       0
            li1    1063
           met1    1255
           met2      18
           met3       0
           met4       0
-----------------------
                   2336


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 385.03 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 385.07 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 384.93 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 389.50 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 389.01 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 387.05 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 388.06 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 389.03 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 389.61 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 388.62 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 388.62 (MB), peak = 427.36 (MB)
total wire length = 10428 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5228 um
total wire length on LAYER met2 = 4930 um
total wire length on LAYER met3 = 266 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2336
up-via summary (total 2336):

-----------------------
 FR_MASTERSLICE       0
            li1    1063
           met1    1255
           met2      18
           met3       0
           met4       0
-----------------------
                   2336


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 383.18 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 386.58 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 385.79 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 389.92 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 384.21 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 383.85 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 385.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 386.43 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 387.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 388.33 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 388.33 (MB), peak = 427.36 (MB)
total wire length = 10428 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5228 um
total wire length on LAYER met2 = 4930 um
total wire length on LAYER met3 = 266 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2336
up-via summary (total 2336):

-----------------------
 FR_MASTERSLICE       0
            li1    1063
           met1    1255
           met2      18
           met3       0
           met4       0
-----------------------
                   2336


complete detail routing
total wire length = 10428 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5228 um
total wire length on LAYER met2 = 4930 um
total wire length on LAYER met3 = 266 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2336
up-via summary (total 2336):

-----------------------
 FR_MASTERSLICE       0
            li1    1063
           met1    1255
           met2      18
           met3       0
           met4       0
-----------------------
                   2336

cpu time = 00:00:18, elapsed time = 00:00:10, memory = 388.33 (MB), peak = 427.36 (MB)

post processing ...

Runtime taken (hrt): 12.6856
