Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Sun Dec  9 01:35:30 2018
| Host         : SIRAWIT-DELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file world_time_clock_timing_summary_routed.rpt -pb world_time_clock_timing_summary_routed.pb -rpx world_time_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : world_time_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[0] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[10] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[11] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[12] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[13] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[14] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[15] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[1] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[2] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[3] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[4] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[5] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[6] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[7] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[8] (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zoneSw[9] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: min/ctrig_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/count1_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[16]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[17]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[18]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[19]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[20]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[21]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[22]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[23]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[24]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[25]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[26]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[27]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line24/count200_reg[9]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[0]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[10]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[11]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[12]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[13]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[14]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[15]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[16]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[17]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[18]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[19]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[1]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[20]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[21]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[22]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[23]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[24]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[25]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[26]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[27]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[2]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[3]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[4]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[5]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[6]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[7]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[8]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: nolabel_line24/count5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line40/ampm_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line40/hour_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line40/hour_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line40/hour_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line40/hour_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line40/hour_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line40/hour_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line40/hrMode_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: nolabel_line40/load_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line40/min_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line40/min_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line40/min_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line40/min_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line40/min_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line40/min_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sec/ctrig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 567 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.913        0.000                      0                  165        0.101        0.000                      0                  165        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.913        0.000                      0                  165        0.101        0.000                      0                  165        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.400ns (21.561%)  route 5.093ns (78.439%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.754    11.582    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[21]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    nolabel_line24/count1_reg[21]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.400ns (21.561%)  route 5.093ns (78.439%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.754    11.582    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[22]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    nolabel_line24/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.400ns (21.561%)  route 5.093ns (78.439%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.754    11.582    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[23]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    nolabel_line24/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.400ns (21.561%)  route 5.093ns (78.439%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.754    11.582    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[24]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    nolabel_line24/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.400ns (21.561%)  route 5.093ns (78.439%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.754    11.582    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y51         FDRE                                         r  nolabel_line24/count1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  nolabel_line24/count1_reg[25]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    nolabel_line24/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.400ns (21.561%)  route 5.093ns (78.439%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.754    11.582    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y51         FDRE                                         r  nolabel_line24/count1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  nolabel_line24/count1_reg[26]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    nolabel_line24/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.400ns (21.561%)  route 5.093ns (78.439%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.754    11.582    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y51         FDRE                                         r  nolabel_line24/count1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  nolabel_line24/count1_reg[27]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    nolabel_line24/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.400ns (21.520%)  route 5.106ns (78.480%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.766    11.594    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y47         FDRE                                         r  nolabel_line24/count1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.448    14.789    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  nolabel_line24/count1_reg[10]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    nolabel_line24/count1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.400ns (21.520%)  route 5.106ns (78.480%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.766    11.594    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y47         FDRE                                         r  nolabel_line24/count1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.448    14.789    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  nolabel_line24/count1_reg[11]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    nolabel_line24/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 nolabel_line24/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.400ns (21.520%)  route 5.106ns (78.480%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567     5.088    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line24/count1_reg[18]/Q
                         net (fo=2, routed)           0.695     6.240    nolabel_line24/count1[18]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.364 f  nolabel_line24/count1[0]_i_8/O
                         net (fo=1, routed)           0.546     6.910    nolabel_line24/count1[0]_i_8_n_4
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  nolabel_line24/count1[0]_i_7/O
                         net (fo=1, routed)           0.797     7.831    nolabel_line24/count1[0]_i_7_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.955 f  nolabel_line24/count1[0]_i_3/O
                         net (fo=1, routed)           0.151     8.107    nolabel_line24/count1[0]_i_3_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  nolabel_line24/count1[0]_i_2/O
                         net (fo=2, routed)           0.433     8.664    nolabel_line24/count1[0]_i_2_n_4
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  nolabel_line24/n_3_812_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.716     9.530    n_3_812_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     9.828 r  n_3_812_BUFG_inst/O
                         net (fo=34, routed)          1.766    11.594    nolabel_line24/n_3_812_BUFG
    SLICE_X28Y47         FDRE                                         r  nolabel_line24/count1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.448    14.789    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  nolabel_line24/count1_reg[12]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    nolabel_line24/count1_reg[12]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  3.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line24/count200_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count200_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line24/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  nolabel_line24/count200_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line24/count200_reg[20]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line24/count200[20]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line24/count2000_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line24/count2000_carry__3_n_4
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  nolabel_line24/count2000_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.920    nolabel_line24/count2000_carry__4_n_11
    SLICE_X31Y50         FDRE                                         r  nolabel_line24/count200_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line24/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  nolabel_line24/count200_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line24/count200_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line24/count5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count5_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line24/clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  nolabel_line24/count5_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line24/count5_reg[16]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line24/count5[16]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line24/count50_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line24/count50_carry__2_n_4
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  nolabel_line24/count50_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.920    nolabel_line24/count50_carry__3_n_11
    SLICE_X37Y50         FDRE                                         r  nolabel_line24/count5_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line24/clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  nolabel_line24/count5_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line24/count5_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line24/count5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.288ns (59.864%)  route 0.193ns (40.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    nolabel_line24/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line24/count5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line24/count5_reg[0]/Q
                         net (fo=3, routed)           0.193     1.779    nolabel_line24/count5[0]
    SLICE_X37Y46         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.926 r  nolabel_line24/count50_carry/O[0]
                         net (fo=1, routed)           0.000     1.926    nolabel_line24/count50_carry_n_11
    SLICE_X37Y46         FDRE                                         r  nolabel_line24/count5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    nolabel_line24/clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  nolabel_line24/count5_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line24/count5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line24/count200_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count200_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line24/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  nolabel_line24/count200_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line24/count200_reg[20]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line24/count200[20]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line24/count2000_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line24/count2000_carry__3_n_4
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  nolabel_line24/count2000_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.931    nolabel_line24/count2000_carry__4_n_9
    SLICE_X31Y50         FDRE                                         r  nolabel_line24/count200_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line24/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  nolabel_line24/count200_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line24/count200_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line24/count5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count5_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line24/clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  nolabel_line24/count5_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line24/count5_reg[16]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line24/count5[16]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line24/count50_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line24/count50_carry__2_n_4
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  nolabel_line24/count50_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.931    nolabel_line24/count50_carry__3_n_9
    SLICE_X37Y50         FDRE                                         r  nolabel_line24/count5_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line24/clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  nolabel_line24/count5_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line24/count5_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line24/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line24/count1_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line24/count1[19]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line24/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line24/count10_carry__3_n_4
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  nolabel_line24/count10_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.935    nolabel_line24/data0[21]
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line24/count1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line24/count5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.308ns (61.466%)  route 0.193ns (38.534%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    nolabel_line24/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line24/count5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line24/count5_reg[0]/Q
                         net (fo=3, routed)           0.193     1.779    nolabel_line24/count5[0]
    SLICE_X37Y46         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.946 r  nolabel_line24/count50_carry/O[2]
                         net (fo=1, routed)           0.000     1.946    nolabel_line24/count50_carry_n_9
    SLICE_X37Y46         FDRE                                         r  nolabel_line24/count5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    nolabel_line24/clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  nolabel_line24/count5_reg[3]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line24/count5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line24/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line24/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line24/count1_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line24/count1[19]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line24/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line24/count10_carry__3_n_4
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  nolabel_line24/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.946    nolabel_line24/data0[23]
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    nolabel_line24/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line24/count1_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line24/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line24/count5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.316ns (62.071%)  route 0.193ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    nolabel_line24/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line24/count5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line24/count5_reg[0]/Q
                         net (fo=3, routed)           0.193     1.779    nolabel_line24/count5[0]
    SLICE_X37Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.954 r  nolabel_line24/count50_carry/O[1]
                         net (fo=1, routed)           0.000     1.954    nolabel_line24/count50_carry_n_10
    SLICE_X37Y46         FDRE                                         r  nolabel_line24/count5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    nolabel_line24/clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  nolabel_line24/count5_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line24/count5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line24/count200_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/count200_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line24/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  nolabel_line24/count200_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line24/count200_reg[20]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line24/count200[20]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line24/count2000_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line24/count2000_carry__3_n_4
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  nolabel_line24/count2000_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.956    nolabel_line24/count2000_carry__4_n_10
    SLICE_X31Y50         FDRE                                         r  nolabel_line24/count200_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line24/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  nolabel_line24/count200_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line24/count200_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47   nolabel_line24/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   nolabel_line24/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   nolabel_line24/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   nolabel_line24/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   nolabel_line24/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   nolabel_line24/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   nolabel_line24/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   nolabel_line24/count1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   nolabel_line24/count1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   nolabel_line24/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   nolabel_line24/count200_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   nolabel_line24/count200_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   nolabel_line24/count200_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   nolabel_line24/count200_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   nolabel_line24/count200_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   nolabel_line24/count200_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   nolabel_line24/count200_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   nolabel_line24/count200_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   nolabel_line24/count200_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   nolabel_line24/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   nolabel_line24/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   nolabel_line24/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   nolabel_line24/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   nolabel_line24/count1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   nolabel_line24/count1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   nolabel_line24/count1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   nolabel_line24/count1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   nolabel_line24/count1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   nolabel_line24/count1_reg[18]/C



