git clone --depth 1 --no-tags https://github.com/Suvir-Mehrotra/FPGA-Piano-Tuner.git f:/verilog_sva_gh_scraper/data/full_repos/295580585
git clone --depth 1 --no-tags https://github.com/daniellelshen/cmpe140DaniDonie.git f:/verilog_sva_gh_scraper/data/full_repos/295519593
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/HardwareAssembler.git f:/verilog_sva_gh_scraper/data/full_repos/295885977
git clone --depth 1 --no-tags https://github.com/ucsdarclab/DE0-Nano-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/295879359
git clone --depth 1 --no-tags https://github.com/madorskya/apex.git f:/verilog_sva_gh_scraper/data/full_repos/294701177
git clone --depth 1 --no-tags https://github.com/robertosc/DigitalesII.git f:/verilog_sva_gh_scraper/data/full_repos/293591266
git clone --depth 1 --no-tags https://github.com/ZEIPBR743/cpuverilog.git f:/verilog_sva_gh_scraper/data/full_repos/294852044
git clone --depth 1 --no-tags https://github.com/skcela/CPUProj.git f:/verilog_sva_gh_scraper/data/full_repos/294162915
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-20gatos.git f:/verilog_sva_gh_scraper/data/full_repos/294170365
git clone --depth 1 --no-tags https://github.com/Nanarinar/fictional-sniffle.git f:/verilog_sva_gh_scraper/data/full_repos/298143823
git clone --depth 1 --no-tags https://github.com/felipeorrico/ECE271.git f:/verilog_sva_gh_scraper/data/full_repos/300006751
git clone --depth 1 --no-tags https://github.com/debalgoswami/DCD_HomeAutomation.git f:/verilog_sva_gh_scraper/data/full_repos/300042472
git clone --depth 1 --no-tags https://github.com/heckerfr0d/LD_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/300135669
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/AHB-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/301325099
git clone --depth 1 --no-tags https://github.com/devintivie/waveform_capture.git f:/verilog_sva_gh_scraper/data/full_repos/301564616
git clone --depth 1 --no-tags https://github.com/RonnyZF/Proyectos_Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/301862506
git clone --depth 1 --no-tags https://github.com/0xrutvij/16bit-ALU-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/301867671
git clone --depth 1 --no-tags https://github.com/nthuTitan/SensorHouse.git f:/verilog_sva_gh_scraper/data/full_repos/302084288
git clone --depth 1 --no-tags https://github.com/ruochen627/EE658_DFT.git f:/verilog_sva_gh_scraper/data/full_repos/302169940
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab06.git f:/verilog_sva_gh_scraper/data/full_repos/293021565
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/Fibonacci.git f:/verilog_sva_gh_scraper/data/full_repos/293286770
git clone --depth 1 --no-tags https://github.com/Pratik-Sanghavi/Single-Cycle-Processor-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/293606379
git clone --depth 1 --no-tags https://github.com/MohamedAli25/UART.git f:/verilog_sva_gh_scraper/data/full_repos/293646495
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Finite-Impose-Response-Filter-Layout-Design-with-SOC-Encounter.git f:/verilog_sva_gh_scraper/data/full_repos/296084040
git clone --depth 1 --no-tags https://github.com/kumarkhandagle/UdemyVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/296091964
git clone --depth 1 --no-tags https://github.com/unal-edigital2/Lab01-alu.git f:/verilog_sva_gh_scraper/data/full_repos/294397328
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo00.git f:/verilog_sva_gh_scraper/data/full_repos/294401224
git clone --depth 1 --no-tags https://github.com/isaacfallas/pid-controller.git f:/verilog_sva_gh_scraper/data/full_repos/294522921
git clone --depth 1 --no-tags https://github.com/teexone/ca_20.git f:/verilog_sva_gh_scraper/data/full_repos/296323039
git clone --depth 1 --no-tags https://github.com/WefPok/CompArch-Noskov-Nikita.git f:/verilog_sva_gh_scraper/data/full_repos/296327646
git clone --depth 1 --no-tags https://github.com/Hackinside/3DORGB.git f:/verilog_sva_gh_scraper/data/full_repos/297377041
git clone --depth 1 --no-tags https://github.com/Gotg3/ISA_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/301769395
git clone --depth 1 --no-tags https://github.com/jhih-ching-yeh/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/301623807
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-NisefolesVargas.git f:/verilog_sva_gh_scraper/data/full_repos/294149953
git clone --depth 1 --no-tags https://github.com/arockyu/COMET_II.git f:/verilog_sva_gh_scraper/data/full_repos/293316056
git clone --depth 1 --no-tags https://github.com/guanrenchen/1051-Digital-System-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/293247678
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo03.git f:/verilog_sva_gh_scraper/data/full_repos/294402373
git clone --depth 1 --no-tags https://github.com/foxxy777/SIPO_PISO.git f:/verilog_sva_gh_scraper/data/full_repos/295099374
git clone --depth 1 --no-tags https://github.com/rasanpreetsingh3/Wallace-Tree-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/294912039
git clone --depth 1 --no-tags https://github.com/xutianyish/ECE241-project-game-of-squares.git f:/verilog_sva_gh_scraper/data/full_repos/293388116
git clone --depth 1 --no-tags https://github.com/vvaleria18/lab1-extension.git f:/verilog_sva_gh_scraper/data/full_repos/300097992
git clone --depth 1 --no-tags https://github.com/microuzi9797/DSDL2019.git f:/verilog_sva_gh_scraper/data/full_repos/300010999
git clone --depth 1 --no-tags https://github.com/noobie-byte/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/300161078
git clone --depth 1 --no-tags https://github.com/shapocunxiaolaodi/test.git f:/verilog_sva_gh_scraper/data/full_repos/298756192
git clone --depth 1 --no-tags https://github.com/selvagit/mtech_dessertation.git f:/verilog_sva_gh_scraper/data/full_repos/299084347
git clone --depth 1 --no-tags https://github.com/zwm/intf.git f:/verilog_sva_gh_scraper/data/full_repos/297072674
git clone --depth 1 --no-tags https://github.com/Dan4iGG/CA-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/296342907
git clone --depth 1 --no-tags https://github.com/master2511/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/299950276
git clone --depth 1 --no-tags https://github.com/royanandj/Verilog-Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/300603815
git clone --depth 1 --no-tags https://github.com/Stepheny755/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/300410909
git clone --depth 1 --no-tags https://github.com/hzero404/test.git f:/verilog_sva_gh_scraper/data/full_repos/292803518
git clone --depth 1 --no-tags https://github.com/ye-yanning/pipCPU.git f:/verilog_sva_gh_scraper/data/full_repos/292990667
git clone --depth 1 --no-tags https://github.com/garvitgupta08/5-stage-pipelined-RISCV-processor.git f:/verilog_sva_gh_scraper/data/full_repos/297988727
git clone --depth 1 --no-tags https://github.com/sayooj506/Pipline-Implimentation-Of-MIPS-32-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/297658878
git clone --depth 1 --no-tags https://github.com/regerj/ECE-272-Lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/298417245
git clone --depth 1 --no-tags https://github.com/tnibert/LearnVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/298205642
git clone --depth 1 --no-tags https://github.com/vmazashvili/shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/301403845
git clone --depth 1 --no-tags https://github.com/1997wooji/fpgaproject.git f:/verilog_sva_gh_scraper/data/full_repos/297303802
git clone --depth 1 --no-tags https://github.com/JackManTvO/pipelinecpu.git f:/verilog_sva_gh_scraper/data/full_repos/296833123
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Arithmetic-Circuit-Partial-Scan-Test.git f:/verilog_sva_gh_scraper/data/full_repos/295966251
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Fault-Possibility-Test-Generation-with-SCOPE.git f:/verilog_sva_gh_scraper/data/full_repos/295967119
git clone --depth 1 --no-tags https://github.com/tsm3/elec326code.git f:/verilog_sva_gh_scraper/data/full_repos/296420050
git clone --depth 1 --no-tags https://github.com/Aashish3970/code_detector.git f:/verilog_sva_gh_scraper/data/full_repos/294563278
git clone --depth 1 --no-tags https://github.com/baehunsang/COSE222.git f:/verilog_sva_gh_scraper/data/full_repos/294988493
git clone --depth 1 --no-tags https://github.com/FSXAC/ELEC402TA.git f:/verilog_sva_gh_scraper/data/full_repos/292968190
git clone --depth 1 --no-tags https://github.com/svitvitskiy/display_hp859x.git f:/verilog_sva_gh_scraper/data/full_repos/294312407
git clone --depth 1 --no-tags https://github.com/remberto-uaz/Rob5MicrosAgo2020.git f:/verilog_sva_gh_scraper/data/full_repos/294101733
git clone --depth 1 --no-tags https://github.com/Xiaomeng-Yang/fake_mario.git f:/verilog_sva_gh_scraper/data/full_repos/294607043
git clone --depth 1 --no-tags https://github.com/666WXY666/ComOrgPri-MiniSYS.git f:/verilog_sva_gh_scraper/data/full_repos/295113127
git clone --depth 1 --no-tags https://github.com/GeraCollante/Pipeline_MIPS32bits.git f:/verilog_sva_gh_scraper/data/full_repos/296746018
git clone --depth 1 --no-tags https://github.com/Arkaeriit/brainfuck_processor.git f:/verilog_sva_gh_scraper/data/full_repos/296865827
git clone --depth 1 --no-tags https://github.com/philipp3388/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/298327892
git clone --depth 1 --no-tags https://github.com/hanyax/FPGA_Video_FrameBuffer_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/298381321
git clone --depth 1 --no-tags https://github.com/whilo192/tang_nano_serial_morse.git f:/verilog_sva_gh_scraper/data/full_repos/298493617
git clone --depth 1 --no-tags https://github.com/MingzheSun/ECE241_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/299189510
git clone --depth 1 --no-tags https://github.com/Ab1z3r/Accumulator_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/299446326
git clone --depth 1 --no-tags https://github.com/Calerbucci/LogicDesign-Lab01-ALU-.git f:/verilog_sva_gh_scraper/data/full_repos/299015499
git clone --depth 1 --no-tags https://github.com/yavuz650/Internship_Designs.git f:/verilog_sva_gh_scraper/data/full_repos/299062496
git clone --depth 1 --no-tags https://github.com/yasminaraujo/VerilogRISCV.git f:/verilog_sva_gh_scraper/data/full_repos/299080150
git clone --depth 1 --no-tags https://github.com/shobro/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/300710078
git clone --depth 1 --no-tags https://github.com/EshelG/CatImageDetector.git f:/verilog_sva_gh_scraper/data/full_repos/299708306
git clone --depth 1 --no-tags https://github.com/tickelton/XC9572XL_development_board.git f:/verilog_sva_gh_scraper/data/full_repos/299761686
git clone --depth 1 --no-tags https://github.com/john-1109/BH1750.git f:/verilog_sva_gh_scraper/data/full_repos/299958035
git clone --depth 1 --no-tags https://github.com/alexisrael17/EE-4301---Digital-Design-With-Programmable-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/299742235
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/AES_on_OpenROAD.git f:/verilog_sva_gh_scraper/data/full_repos/293429272
git clone --depth 1 --no-tags https://github.com/daniilvaino/CA_labs.git f:/verilog_sva_gh_scraper/data/full_repos/296320968
git clone --depth 1 --no-tags https://github.com/ErvinXie/PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/296250198
git clone --depth 1 --no-tags https://github.com/zjulijinxin/BLDC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/296354220
git clone --depth 1 --no-tags https://github.com/4spol/verdi_study.git f:/verilog_sva_gh_scraper/data/full_repos/296524801
git clone --depth 1 --no-tags https://github.com/aanchalchobisa/Checkers-Game.git f:/verilog_sva_gh_scraper/data/full_repos/293363580
git clone --depth 1 --no-tags https://github.com/utkarshknp/Branch-Predictor_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/293086183
git clone --depth 1 --no-tags https://github.com/RicciZ/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/297630260
git clone --depth 1 --no-tags https://github.com/WeiYuFei0217/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294145545
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-Armand7486.git f:/verilog_sva_gh_scraper/data/full_repos/294143093
git clone --depth 1 --no-tags https://github.com/unal-edigital1/lab00.git f:/verilog_sva_gh_scraper/data/full_repos/294142676
git clone --depth 1 --no-tags https://github.com/CoraZhang/PianoGameProject.git f:/verilog_sva_gh_scraper/data/full_repos/294227011
git clone --depth 1 --no-tags https://github.com/letitbe0201/EE272-SoC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/294046042
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-msalgadoh.git f:/verilog_sva_gh_scraper/data/full_repos/294167034
git clone --depth 1 --no-tags https://github.com/shuangpan5217/CS147.git f:/verilog_sva_gh_scraper/data/full_repos/294228009
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/INC4.git f:/verilog_sva_gh_scraper/data/full_repos/297282750
