

================================================================
== Vitis HLS Report for 'generic_fmod_double_s'
================================================================
* Date:           Sat Apr  5 23:10:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu3teg-sfvc784-1Q-q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.768 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     2102|  10.000 ns|  21.020 us|    1|  2102|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                          |                                |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                 Instance                 |             Module             |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_generic_fmod_double_Pipeline_1_fu_87  |generic_fmod_double_Pipeline_1  |     2100|     2100|  21.000 us|  21.000 us|  2099|  2099|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    525|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      82|    444|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     91|    -|
|Register         |        -|    -|     317|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     399|   1060|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      288|  576|  144000|  72000|   48|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |ctlz_54_54_1_1_U4                         |ctlz_54_54_1_1                  |        0|   0|   0|   78|    0|
    |grp_generic_fmod_double_Pipeline_1_fu_87  |generic_fmod_double_Pipeline_1  |        0|   0|  82|  366|    0|
    +------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                                     |                                |        0|   0|  82|  444|    0|
    +------------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln325_fu_227_p2     |         +|   0|  0|   14|           7|           2|
    |fz_exp_1_fu_285_p2      |         +|   0|  0|   18|          11|          10|
    |n_fu_178_p2             |         +|   0|  0|   17|          10|           2|
    |sub_ln327_fu_275_p2     |         -|   0|  0|   14|           2|           7|
    |ap_condition_125        |       and|   0|  0|    2|           1|           1|
    |icmp_ln267_1_fu_135_p2  |      icmp|   0|  0|   59|          52|          52|
    |icmp_ln267_fu_129_p2    |      icmp|   0|  0|   18|          11|          11|
    |icmp_ln271_fu_147_p2    |      icmp|   0|  0|   59|          52|          52|
    |icmp_ln319_fu_205_p2    |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln325_fu_233_p2    |      icmp|   0|  0|   13|           6|           1|
    |isF_e_x_fu_117_p2       |      icmp|   0|  0|   18|          11|           2|
    |isyBx_e_fu_123_p2       |      icmp|   0|  0|   18|          11|          11|
    |or_ln267_fu_141_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln271_fu_153_p2      |        or|   0|  0|    2|           1|           1|
    |ap_mx_2_fu_267_p3       |    select|   0|  0|   51|           1|          52|
    |shl_ln325_fu_257_p2     |       shl|   0|  0|  159|          54|          54|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  525|         285|         260|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_phi_mux_retval_1_in_phi_fu_73_p12  |  14|          3|   64|        192|
    |ap_return                             |   9|          2|   64|        128|
    |retval_1_in_reg_70                    |  31|          6|   64|        384|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  91|         18|  193|        711|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   6|   0|    6|          0|
    |ap_mx_reg_356                                          |  52|   0|   53|          1|
    |ap_return_preg                                         |  64|   0|   64|          0|
    |fz_sig_reg_335                                         |  52|   0|   52|          0|
    |grp_generic_fmod_double_Pipeline_1_fu_87_ap_start_reg  |   1|   0|    1|          0|
    |isF_e_x_reg_340                                        |   1|   0|    1|          0|
    |isyBx_e_reg_344                                        |   1|   0|    1|          0|
    |n_reg_361                                              |  10|   0|   10|          0|
    |or_ln267_reg_348                                       |   1|   0|    1|          0|
    |or_ln271_reg_352                                       |   1|   0|    1|          0|
    |ret_5_reg_329                                          |  64|   0|   64|          0|
    |retval_1_in_reg_70                                     |  64|   0|   64|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 317|   0|  318|          1|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_fmod<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_fmod<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_fmod<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_fmod<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_fmod<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_fmod<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  generic_fmod<double>|  return value|
|x          |   in|   64|     ap_none|                     x|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

