TimeQuest Timing Analyzer report for pc
Sun Apr 22 17:51:15 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 12. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Board Trace Model Assignments
 66. Input Transition Times
 67. Slow Corner Signal Integrity Metrics
 68. Fast Corner Signal Integrity Metrics
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pc                                                              ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C16F484C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 155.38 MHz ; 155.38 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.254 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.632 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.057 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.486 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.254 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.952      ;
; 47.257 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.953      ;
; 47.331 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.879      ;
; 47.335 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.873      ;
; 47.476 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.733      ;
; 47.494 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.713      ;
; 47.815 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.401      ;
; 47.864 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.346      ;
; 47.869 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.348      ;
; 48.129 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.087      ;
; 48.179 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 2.034      ;
; 48.236 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 1.977      ;
; 48.239 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 1.967      ;
; 48.308 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.908      ;
; 48.506 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 1.700      ;
; 93.564 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.329     ; 6.122      ;
; 93.695 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 5.994      ;
; 93.777 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.307     ; 5.931      ;
; 93.814 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.321     ; 5.880      ;
; 93.868 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.330     ; 5.817      ;
; 93.893 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 5.783      ;
; 93.918 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 5.757      ;
; 94.019 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 5.658      ;
; 94.034 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.318     ; 5.663      ;
; 94.211 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 5.491      ;
; 94.233 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 6.006      ;
; 94.247 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.318     ; 5.450      ;
; 94.253 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 5.977      ;
; 94.257 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 5.418      ;
; 94.290 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.329     ; 5.396      ;
; 94.315 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 5.396      ;
; 94.320 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 5.382      ;
; 94.331 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 5.908      ;
; 94.339 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 5.891      ;
; 94.353 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 5.348      ;
; 94.356 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 5.878      ;
; 94.389 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.327     ; 5.299      ;
; 94.409 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 5.268      ;
; 94.434 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 5.270      ;
; 94.434 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 5.800      ;
; 94.528 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 5.715      ;
; 94.627 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 5.076      ;
; 94.642 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 5.601      ;
; 94.648 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.333     ; 5.034      ;
; 94.680 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 5.547      ;
; 94.716 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 5.518      ;
; 94.722 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 4.978      ;
; 94.729 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 5.498      ;
; 94.783 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 5.454      ;
; 94.786 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 5.452      ;
; 94.797 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.331     ; 4.887      ;
; 94.806 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.440      ;
; 94.807 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.331     ; 4.877      ;
; 94.813 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 5.432      ;
; 94.826 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.335     ; 4.854      ;
; 94.861 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 5.376      ;
; 94.864 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 5.374      ;
; 94.873 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.309     ; 4.833      ;
; 94.910 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 5.327      ;
; 94.920 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.309     ; 4.786      ;
; 94.920 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.326      ;
; 94.932 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 4.768      ;
; 94.933 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.309     ; 4.773      ;
; 95.020 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 5.207      ;
; 95.021 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 5.211      ;
; 95.034 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.212      ;
; 95.075 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 4.626      ;
; 95.082 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 5.155      ;
; 95.087 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 5.151      ;
; 95.097 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.307     ; 4.611      ;
; 95.104 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 5.144      ;
; 95.108 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 5.119      ;
; 95.132 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 5.090      ;
; 95.143 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 5.094      ;
; 95.146 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 5.092      ;
; 95.201 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.045      ;
; 95.225 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 5.002      ;
; 95.255 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.967      ;
; 95.269 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 4.979      ;
; 95.270 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 4.978      ;
; 95.285 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 4.964      ;
; 95.290 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.412      ;
; 95.294 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 4.947      ;
; 95.304 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 4.932      ;
; 95.317 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 4.922      ;
; 95.320 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 4.916      ;
; 95.334 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 4.907      ;
; 95.337 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 4.893      ;
; 95.370 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 4.867      ;
; 95.412 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 4.838      ;
; 95.448 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 4.790      ;
; 95.453 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 4.786      ;
; 95.489 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 4.757      ;
; 95.499 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 4.728      ;
; 95.505 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.445      ;
; 95.511 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.439      ;
; 95.540 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 4.708      ;
; 95.546 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 4.704      ;
; 95.548 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 4.676      ;
; 95.548 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 4.676      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|tdo                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.577      ;
; 0.362 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.375 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.395 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.612      ;
; 0.395 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.612      ;
; 0.396 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.613      ;
; 0.397 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.614      ;
; 0.397 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.614      ;
; 0.398 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.615      ;
; 0.400 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.617      ;
; 0.409 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.908      ;
; 0.415 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.914      ;
; 0.417 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.922      ;
; 0.421 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.920      ;
; 0.429 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.645      ;
; 0.433 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.649      ;
; 0.433 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.932      ;
; 0.436 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.935      ;
; 0.440 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.939      ;
; 0.449 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.666      ;
; 0.456 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.673      ;
; 0.482 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.699      ;
; 0.483 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.700      ;
; 0.501 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.718      ;
; 0.503 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.720      ;
; 0.503 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.720      ;
; 0.508 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.725      ;
; 0.528 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.744      ;
; 0.529 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.746      ;
; 0.536 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.753      ;
; 0.541 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.759      ;
; 0.543 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.761      ;
; 0.545 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.762      ;
; 0.545 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.762      ;
; 0.546 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.763      ;
; 0.546 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.763      ;
; 0.548 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.765      ;
; 0.552 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.769      ;
; 0.555 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.772      ;
; 0.555 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.772      ;
; 0.557 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.774      ;
; 0.559 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 1.064      ;
; 0.564 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.780      ;
; 0.572 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.789      ;
; 0.572 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.789      ;
; 0.573 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.790      ;
; 0.574 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.791      ;
; 0.575 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.792      ;
; 0.577 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.794      ;
; 0.580 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.797      ;
; 0.580 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.797      ;
; 0.581 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.798      ;
; 0.581 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.798      ;
; 0.582 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.799      ;
; 0.583 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.800      ;
; 0.583 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.800      ;
; 0.584 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.801      ;
; 0.585 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.802      ;
; 0.588 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 1.093      ;
; 0.590 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 1.095      ;
; 0.592 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 1.097      ;
; 0.595 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.812      ;
; 0.596 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.813      ;
; 0.600 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.817      ;
; 0.603 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.820      ;
; 0.604 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.821      ;
; 0.604 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.821      ;
; 0.606 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 1.111      ;
; 0.610 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.827      ;
; 0.613 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.830      ;
; 0.613 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.830      ;
; 0.624 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.841      ;
; 0.625 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.842      ;
; 0.626 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.843      ;
; 0.626 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 1.130      ;
; 0.642 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.859      ;
; 0.642 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.320      ; 1.149      ;
; 0.644 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.315      ; 1.146      ;
; 0.651 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.868      ;
; 0.653 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.870      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.632 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.584      ;
; 97.295 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.640      ;
; 97.295 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.640      ;
; 97.295 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.640      ;
; 97.295 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.640      ;
; 97.598 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.337      ;
; 97.598 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.337      ;
; 97.598 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.337      ;
; 97.598 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.337      ;
; 98.030 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.899      ;
; 98.249 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.714      ;
; 98.249 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.714      ;
; 98.249 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.714      ;
; 98.249 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.714      ;
; 98.291 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.657      ;
; 98.291 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.657      ;
; 98.291 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.657      ;
; 98.291 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.657      ;
; 98.291 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.657      ;
; 98.291 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.657      ;
; 98.291 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.657      ;
; 98.291 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.657      ;
; 98.291 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.657      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.663      ;
; 98.299 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.648      ;
; 98.299 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.648      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.332 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.626      ;
; 98.346 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.609      ;
; 98.346 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.609      ;
; 98.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.598      ;
; 98.535 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.420      ;
; 98.535 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.420      ;
; 98.535 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.420      ;
; 98.535 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.420      ;
; 98.535 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.420      ;
; 98.546 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.409      ;
; 98.546 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.409      ;
; 98.546 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.409      ;
; 98.546 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.409      ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.057  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.273      ;
; 1.057  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.273      ;
; 1.057  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.273      ;
; 1.057  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.273      ;
; 1.058  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.238  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.477      ;
; 1.259  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.476      ;
; 1.259  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.476      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.268  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.488      ;
; 1.273  ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.512      ;
; 1.273  ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.512      ;
; 1.274  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.514      ;
; 1.274  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.514      ;
; 1.274  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.514      ;
; 1.274  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.514      ;
; 1.274  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.514      ;
; 1.274  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.514      ;
; 1.274  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.514      ;
; 1.274  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.514      ;
; 1.274  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.514      ;
; 1.286  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.503      ;
; 1.286  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.503      ;
; 1.286  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.503      ;
; 1.286  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.503      ;
; 1.286  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.503      ;
; 1.286  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.503      ;
; 1.286  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.503      ;
; 1.286  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.503      ;
; 1.290  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.507      ;
; 1.290  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.507      ;
; 1.326  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.551      ;
; 1.326  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.551      ;
; 1.326  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.551      ;
; 1.326  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.551      ;
; 1.527  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.747      ;
; 1.898  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.125      ;
; 1.898  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.125      ;
; 1.898  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.125      ;
; 1.898  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.125      ;
; 2.111  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.338      ;
; 2.111  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.338      ;
; 2.111  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.338      ;
; 2.111  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.338      ;
; 50.972 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.324      ; 1.453      ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                         ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                             ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                 ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.180 ; 3.469 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.757 ; 6.985 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.665  ; 0.436  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.842 ; -2.071 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.773 ; 12.789 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.578 ; 10.593 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 18.453 ; 18.394 ; 19.041 ; 18.991 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 18.096 ; 18.109 ; 18.706 ; 18.719 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 19.059 ; 19.109 ; 19.695 ; 19.746 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 18.841 ; 18.779 ; 19.460 ; 19.406 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 19.257 ; 19.165 ; 19.813 ; 19.850 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 19.157 ; 19.126 ; 19.779 ; 19.757 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 19.243 ; 19.095 ; 19.864 ; 19.727 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 19.722 ; 19.590 ; 20.343 ; 20.216 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 15.393 ; 15.314 ; 15.966 ; 15.893 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 15.345 ; 15.228 ; 15.935 ; 15.809 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 15.295 ; 15.183 ; 15.840 ; 15.750 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 16.027 ; 15.950 ; 16.654 ; 16.586 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 16.331 ; 16.216 ; 16.975 ; 16.865 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 15.680 ; 15.584 ; 16.260 ; 16.164 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 16.075 ; 16.029 ; 16.665 ; 16.619 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 12.921 ; 12.769 ; 13.483 ; 13.331 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 18.047 ; 17.988 ; 18.580 ; 18.530 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 17.690 ; 17.703 ; 18.245 ; 18.258 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 18.653 ; 18.703 ; 19.234 ; 19.285 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 18.435 ; 18.373 ; 18.999 ; 18.945 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 18.851 ; 18.759 ; 19.352 ; 19.389 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 18.751 ; 18.720 ; 19.318 ; 19.296 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 18.837 ; 18.689 ; 19.403 ; 19.266 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 19.316 ; 19.184 ; 19.882 ; 19.755 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 14.987 ; 14.908 ; 15.505 ; 15.432 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 14.939 ; 14.822 ; 15.474 ; 15.348 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 14.889 ; 14.777 ; 15.379 ; 15.289 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 15.621 ; 15.544 ; 16.193 ; 16.125 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 15.925 ; 15.810 ; 16.514 ; 16.404 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 15.274 ; 15.178 ; 15.799 ; 15.703 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 15.669 ; 15.623 ; 16.204 ; 16.158 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 12.515 ; 12.363 ; 13.022 ; 12.870 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 18.374 ; 18.315 ; 18.926 ; 18.876 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 18.017 ; 18.030 ; 18.591 ; 18.604 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 18.980 ; 19.030 ; 19.580 ; 19.631 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 18.762 ; 18.700 ; 19.345 ; 19.291 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 19.178 ; 19.086 ; 19.698 ; 19.735 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 19.078 ; 19.047 ; 19.664 ; 19.642 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 19.164 ; 19.016 ; 19.749 ; 19.612 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 19.643 ; 19.511 ; 20.228 ; 20.101 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 15.314 ; 15.235 ; 15.851 ; 15.778 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 15.266 ; 15.149 ; 15.820 ; 15.694 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 15.216 ; 15.104 ; 15.725 ; 15.635 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 15.948 ; 15.871 ; 16.539 ; 16.471 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 16.252 ; 16.137 ; 16.860 ; 16.750 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 15.601 ; 15.505 ; 16.145 ; 16.049 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 15.996 ; 15.950 ; 16.550 ; 16.504 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 12.842 ; 12.690 ; 13.368 ; 13.216 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 18.090 ; 18.031 ; 18.625 ; 18.575 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 17.733 ; 17.746 ; 18.290 ; 18.303 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 18.696 ; 18.746 ; 19.279 ; 19.330 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 18.478 ; 18.416 ; 19.044 ; 18.990 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 18.894 ; 18.802 ; 19.397 ; 19.434 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 18.794 ; 18.763 ; 19.363 ; 19.341 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 18.880 ; 18.732 ; 19.448 ; 19.311 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 19.359 ; 19.227 ; 19.927 ; 19.800 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 15.030 ; 14.951 ; 15.550 ; 15.477 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 14.982 ; 14.865 ; 15.519 ; 15.393 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 14.932 ; 14.820 ; 15.424 ; 15.334 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 15.664 ; 15.587 ; 16.238 ; 16.170 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 15.968 ; 15.853 ; 16.559 ; 16.449 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 15.317 ; 15.221 ; 15.844 ; 15.748 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 15.712 ; 15.666 ; 16.249 ; 16.203 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 12.558 ; 12.406 ; 13.067 ; 12.915 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 18.476 ; 18.417 ; 19.035 ; 18.985 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 18.119 ; 18.132 ; 18.700 ; 18.713 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 19.082 ; 19.132 ; 19.689 ; 19.740 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 18.864 ; 18.802 ; 19.454 ; 19.400 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 19.280 ; 19.188 ; 19.807 ; 19.844 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 19.180 ; 19.149 ; 19.773 ; 19.751 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 19.266 ; 19.118 ; 19.858 ; 19.721 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 19.745 ; 19.613 ; 20.337 ; 20.210 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 15.416 ; 15.337 ; 15.960 ; 15.887 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 15.368 ; 15.251 ; 15.929 ; 15.803 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 15.318 ; 15.206 ; 15.834 ; 15.744 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 16.050 ; 15.973 ; 16.648 ; 16.580 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 16.354 ; 16.239 ; 16.969 ; 16.859 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 15.703 ; 15.607 ; 16.254 ; 16.158 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 16.098 ; 16.052 ; 16.659 ; 16.613 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 12.944 ; 12.792 ; 13.477 ; 13.325 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 18.218 ; 18.159 ; 18.772 ; 18.722 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 17.861 ; 17.874 ; 18.437 ; 18.450 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 18.824 ; 18.874 ; 19.426 ; 19.477 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 18.606 ; 18.544 ; 19.191 ; 19.137 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 19.022 ; 18.930 ; 19.544 ; 19.581 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 18.922 ; 18.891 ; 19.510 ; 19.488 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 19.008 ; 18.860 ; 19.595 ; 19.458 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 19.487 ; 19.355 ; 20.074 ; 19.947 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 15.158 ; 15.079 ; 15.697 ; 15.624 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 15.110 ; 14.993 ; 15.666 ; 15.540 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 15.060 ; 14.948 ; 15.571 ; 15.481 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 15.792 ; 15.715 ; 16.385 ; 16.317 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 16.096 ; 15.981 ; 16.706 ; 16.596 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 15.445 ; 15.349 ; 15.991 ; 15.895 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 15.840 ; 15.794 ; 16.396 ; 16.350 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 12.686 ; 12.534 ; 13.214 ; 13.062 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 18.469 ; 18.410 ; 19.011 ; 18.961 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 18.112 ; 18.125 ; 18.676 ; 18.689 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 19.075 ; 19.125 ; 19.665 ; 19.716 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 18.857 ; 18.795 ; 19.430 ; 19.376 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 19.273 ; 19.181 ; 19.783 ; 19.820 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 19.173 ; 19.142 ; 19.749 ; 19.727 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 19.259 ; 19.111 ; 19.834 ; 19.697 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 19.738 ; 19.606 ; 20.313 ; 20.186 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 15.409 ; 15.330 ; 15.936 ; 15.863 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 15.361 ; 15.244 ; 15.905 ; 15.779 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 15.311 ; 15.199 ; 15.810 ; 15.720 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 16.043 ; 15.966 ; 16.624 ; 16.556 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 16.347 ; 16.232 ; 16.945 ; 16.835 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 15.696 ; 15.600 ; 16.230 ; 16.134 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 16.091 ; 16.045 ; 16.635 ; 16.589 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 12.937 ; 12.785 ; 13.453 ; 13.301 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 18.436 ; 18.377 ; 19.034 ; 18.984 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 18.079 ; 18.092 ; 18.699 ; 18.712 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 19.042 ; 19.092 ; 19.688 ; 19.739 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 18.824 ; 18.762 ; 19.453 ; 19.399 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 19.240 ; 19.148 ; 19.806 ; 19.843 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 19.140 ; 19.109 ; 19.772 ; 19.750 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 19.226 ; 19.078 ; 19.857 ; 19.720 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 19.705 ; 19.573 ; 20.336 ; 20.209 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 15.376 ; 15.297 ; 15.959 ; 15.886 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 15.328 ; 15.211 ; 15.928 ; 15.802 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 15.278 ; 15.166 ; 15.833 ; 15.743 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 16.010 ; 15.933 ; 16.647 ; 16.579 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 16.314 ; 16.199 ; 16.968 ; 16.858 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 15.663 ; 15.567 ; 16.253 ; 16.157 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 16.058 ; 16.012 ; 16.658 ; 16.612 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 12.904 ; 12.752 ; 13.476 ; 13.324 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 11.589 ; 11.527 ; 12.177 ; 12.115 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 11.032 ; 10.977 ; 11.620 ; 11.565 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 11.586 ; 11.505 ; 12.174 ; 12.093 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 11.601 ; 11.506 ; 12.189 ; 12.094 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 12.370 ; 12.354 ; 12.958 ; 12.942 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 11.896 ; 11.817 ; 12.484 ; 12.405 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 11.959 ; 11.911 ; 12.547 ; 12.499 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 10.802 ; 10.762 ; 11.390 ; 11.350 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 10.783 ; 10.705 ; 11.371 ; 11.293 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 10.605 ; 10.474 ; 11.193 ; 11.062 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 10.563 ; 10.505 ; 11.151 ; 11.093 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 10.909 ; 10.801 ; 11.497 ; 11.389 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 10.945 ; 10.764 ; 11.533 ; 11.352 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 11.692 ; 11.620 ; 12.280 ; 12.208 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 10.764 ; 10.714 ; 11.352 ; 11.302 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 11.683 ; 11.544 ; 12.271 ; 12.132 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 11.198 ; 11.136 ; 11.733 ; 11.671 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 10.641 ; 10.586 ; 11.176 ; 11.121 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 11.195 ; 11.114 ; 11.730 ; 11.649 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 11.210 ; 11.115 ; 11.745 ; 11.650 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 11.979 ; 11.963 ; 12.514 ; 12.498 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 11.505 ; 11.426 ; 12.040 ; 11.961 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 11.568 ; 11.520 ; 12.103 ; 12.055 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 10.411 ; 10.371 ; 10.946 ; 10.906 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 10.392 ; 10.314 ; 10.927 ; 10.849 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 10.214 ; 10.083 ; 10.749 ; 10.618 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 10.172 ; 10.114 ; 10.707 ; 10.649 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 10.518 ; 10.410 ; 11.053 ; 10.945 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 10.554 ; 10.373 ; 11.089 ; 10.908 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 11.301 ; 11.229 ; 11.836 ; 11.764 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 10.373 ; 10.323 ; 10.908 ; 10.858 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 11.292 ; 11.153 ; 11.827 ; 11.688 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 11.512 ; 11.450 ; 12.065 ; 12.003 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 10.955 ; 10.900 ; 11.508 ; 11.453 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 11.509 ; 11.428 ; 12.062 ; 11.981 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 11.524 ; 11.429 ; 12.077 ; 11.982 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 12.293 ; 12.277 ; 12.846 ; 12.830 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 11.819 ; 11.740 ; 12.372 ; 12.293 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 11.882 ; 11.834 ; 12.435 ; 12.387 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 10.725 ; 10.685 ; 11.278 ; 11.238 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 10.706 ; 10.628 ; 11.259 ; 11.181 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 10.528 ; 10.397 ; 11.081 ; 10.950 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 10.486 ; 10.428 ; 11.039 ; 10.981 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 10.832 ; 10.724 ; 11.385 ; 11.277 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 10.868 ; 10.687 ; 11.421 ; 11.240 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 11.615 ; 11.543 ; 12.168 ; 12.096 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 10.687 ; 10.637 ; 11.240 ; 11.190 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 11.606 ; 11.467 ; 12.159 ; 12.020 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 11.241 ; 11.179 ; 11.778 ; 11.716 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 10.684 ; 10.629 ; 11.221 ; 11.166 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 11.238 ; 11.157 ; 11.775 ; 11.694 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 11.253 ; 11.158 ; 11.790 ; 11.695 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 12.022 ; 12.006 ; 12.559 ; 12.543 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 11.548 ; 11.469 ; 12.085 ; 12.006 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 11.611 ; 11.563 ; 12.148 ; 12.100 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 10.454 ; 10.414 ; 10.991 ; 10.951 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 10.435 ; 10.357 ; 10.972 ; 10.894 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 10.257 ; 10.126 ; 10.794 ; 10.663 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 10.215 ; 10.157 ; 10.752 ; 10.694 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 10.561 ; 10.453 ; 11.098 ; 10.990 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 10.597 ; 10.416 ; 11.134 ; 10.953 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 11.344 ; 11.272 ; 11.881 ; 11.809 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 10.416 ; 10.366 ; 10.953 ; 10.903 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 11.335 ; 11.196 ; 11.872 ; 11.733 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 11.613 ; 11.551 ; 12.173 ; 12.111 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 11.056 ; 11.001 ; 11.616 ; 11.561 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 11.610 ; 11.529 ; 12.170 ; 12.089 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 11.625 ; 11.530 ; 12.185 ; 12.090 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 12.394 ; 12.378 ; 12.954 ; 12.938 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 11.920 ; 11.841 ; 12.480 ; 12.401 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 11.983 ; 11.935 ; 12.543 ; 12.495 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 10.826 ; 10.786 ; 11.386 ; 11.346 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 10.807 ; 10.729 ; 11.367 ; 11.289 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 10.629 ; 10.498 ; 11.189 ; 11.058 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 10.587 ; 10.529 ; 11.147 ; 11.089 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 10.933 ; 10.825 ; 11.493 ; 11.385 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 10.969 ; 10.788 ; 11.529 ; 11.348 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 11.716 ; 11.644 ; 12.276 ; 12.204 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 10.788 ; 10.738 ; 11.348 ; 11.298 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 11.707 ; 11.568 ; 12.267 ; 12.128 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 11.363 ; 11.301 ; 11.919 ; 11.857 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 10.806 ; 10.751 ; 11.362 ; 11.307 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 11.360 ; 11.279 ; 11.916 ; 11.835 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 11.375 ; 11.280 ; 11.931 ; 11.836 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 12.144 ; 12.128 ; 12.700 ; 12.684 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 11.670 ; 11.591 ; 12.226 ; 12.147 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 11.733 ; 11.685 ; 12.289 ; 12.241 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 10.576 ; 10.536 ; 11.132 ; 11.092 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 10.557 ; 10.479 ; 11.113 ; 11.035 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 10.379 ; 10.248 ; 10.935 ; 10.804 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 10.337 ; 10.279 ; 10.893 ; 10.835 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 10.683 ; 10.575 ; 11.239 ; 11.131 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 10.719 ; 10.538 ; 11.275 ; 11.094 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 11.466 ; 11.394 ; 12.022 ; 11.950 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 10.538 ; 10.488 ; 11.094 ; 11.044 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 11.457 ; 11.318 ; 12.013 ; 11.874 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 11.606 ; 11.544 ; 12.149 ; 12.087 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 11.049 ; 10.994 ; 11.592 ; 11.537 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 11.603 ; 11.522 ; 12.146 ; 12.065 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 11.618 ; 11.523 ; 12.161 ; 12.066 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 12.387 ; 12.371 ; 12.930 ; 12.914 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 11.913 ; 11.834 ; 12.456 ; 12.377 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 11.976 ; 11.928 ; 12.519 ; 12.471 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 10.819 ; 10.779 ; 11.362 ; 11.322 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 10.800 ; 10.722 ; 11.343 ; 11.265 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 10.622 ; 10.491 ; 11.165 ; 11.034 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 10.580 ; 10.522 ; 11.123 ; 11.065 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 10.926 ; 10.818 ; 11.469 ; 11.361 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 10.962 ; 10.781 ; 11.505 ; 11.324 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 11.709 ; 11.637 ; 12.252 ; 12.180 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 10.781 ; 10.731 ; 11.324 ; 11.274 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 11.700 ; 11.561 ; 12.243 ; 12.104 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 11.575 ; 11.513 ; 12.172 ; 12.110 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 11.018 ; 10.963 ; 11.615 ; 11.560 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 11.572 ; 11.491 ; 12.169 ; 12.088 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 11.587 ; 11.492 ; 12.184 ; 12.089 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 12.356 ; 12.340 ; 12.953 ; 12.937 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 11.882 ; 11.803 ; 12.479 ; 12.400 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 11.945 ; 11.897 ; 12.542 ; 12.494 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 10.788 ; 10.748 ; 11.385 ; 11.345 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 10.769 ; 10.691 ; 11.366 ; 11.288 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 10.591 ; 10.460 ; 11.188 ; 11.057 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 10.549 ; 10.491 ; 11.146 ; 11.088 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 10.895 ; 10.787 ; 11.492 ; 11.384 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 10.931 ; 10.750 ; 11.528 ; 11.347 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 11.678 ; 11.606 ; 12.275 ; 12.203 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 10.750 ; 10.700 ; 11.347 ; 11.297 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 11.669 ; 11.530 ; 12.266 ; 12.127 ;
+------------+---------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 174.0 MHz ; 174.0 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.607 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.856 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.955 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.426 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.607 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.658      ;
; 47.624 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.644      ;
; 47.672 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.596      ;
; 47.720 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.546      ;
; 47.804 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.463      ;
; 47.865 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.401      ;
; 48.141 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.131      ;
; 48.171 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.101      ;
; 48.179 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.089      ;
; 48.398 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.874      ;
; 48.460 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.809      ;
; 48.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.776      ;
; 48.509 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.760      ;
; 48.572 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.700      ;
; 48.723 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.542      ;
; 94.253 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.289     ; 5.473      ;
; 94.363 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.288     ; 5.364      ;
; 94.438 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 5.303      ;
; 94.481 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.284     ; 5.250      ;
; 94.532 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.293     ; 5.190      ;
; 94.555 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 5.157      ;
; 94.561 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.302     ; 5.152      ;
; 94.639 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.301     ; 5.075      ;
; 94.658 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 5.076      ;
; 94.737 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 5.467      ;
; 94.738 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 5.458      ;
; 94.802 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 4.936      ;
; 94.814 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 5.385      ;
; 94.857 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.877      ;
; 94.862 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 4.850      ;
; 94.879 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.292     ; 4.844      ;
; 94.880 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 5.319      ;
; 94.896 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 5.300      ;
; 94.898 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 5.306      ;
; 94.909 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 4.829      ;
; 94.926 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.271     ; 4.818      ;
; 94.929 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 4.807      ;
; 94.995 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.290     ; 4.730      ;
; 94.998 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 4.719      ;
; 95.010 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 5.198      ;
; 95.025 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.276     ; 4.714      ;
; 95.123 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 5.076      ;
; 95.170 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 5.023      ;
; 95.176 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 5.032      ;
; 95.187 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.294     ; 4.534      ;
; 95.198 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 4.540      ;
; 95.206 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 4.995      ;
; 95.210 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 4.994      ;
; 95.219 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 4.974      ;
; 95.263 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 4.946      ;
; 95.272 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 4.929      ;
; 95.276 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 4.928      ;
; 95.295 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 4.443      ;
; 95.328 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 4.881      ;
; 95.338 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.294     ; 4.383      ;
; 95.364 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.293     ; 4.358      ;
; 95.379 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.297     ; 4.339      ;
; 95.412 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 4.329      ;
; 95.413 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 4.790      ;
; 95.417 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 4.792      ;
; 95.435 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 4.306      ;
; 95.441 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 4.297      ;
; 95.468 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 4.273      ;
; 95.480 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 4.723      ;
; 95.515 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 4.686      ;
; 95.519 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 4.685      ;
; 95.520 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 4.673      ;
; 95.522 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 4.676      ;
; 95.524 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 4.688      ;
; 95.525 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 4.667      ;
; 95.547 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 4.642      ;
; 95.574 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 4.629      ;
; 95.598 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 4.615      ;
; 95.603 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 4.133      ;
; 95.604 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 4.608      ;
; 95.624 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 4.117      ;
; 95.665 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 4.548      ;
; 95.687 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 4.505      ;
; 95.708 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 4.496      ;
; 95.709 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 4.487      ;
; 95.713 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 4.488      ;
; 95.727 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 4.479      ;
; 95.728 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 4.461      ;
; 95.743 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 4.468      ;
; 95.745 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 4.458      ;
; 95.746 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 4.455      ;
; 95.747 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.467      ;
; 95.755 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 4.451      ;
; 95.790 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 3.947      ;
; 95.816 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 4.396      ;
; 95.854 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 4.350      ;
; 95.869 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 4.343      ;
; 95.904 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 4.301      ;
; 95.925 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.289      ;
; 95.930 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 4.263      ;
; 95.930 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 4.283      ;
; 95.932 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 4.281      ;
; 95.956 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.004      ;
; 95.956 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.004      ;
; 95.956 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.004      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|tdo                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.353 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.553      ;
; 0.356 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.388 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.587      ;
; 0.388 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.835      ;
; 0.389 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.588      ;
; 0.399 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.846      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.600      ;
; 0.401 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.852      ;
; 0.404 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.851      ;
; 0.408 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.607      ;
; 0.417 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.864      ;
; 0.420 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.867      ;
; 0.422 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.869      ;
; 0.433 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.633      ;
; 0.451 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.452 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.651      ;
; 0.452 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.651      ;
; 0.455 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.654      ;
; 0.476 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.675      ;
; 0.483 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.682      ;
; 0.487 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.487 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.488 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.688      ;
; 0.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.688      ;
; 0.490 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.690      ;
; 0.493 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.694      ;
; 0.496 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.696      ;
; 0.497 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.699      ;
; 0.511 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.712      ;
; 0.514 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.714      ;
; 0.517 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.717      ;
; 0.517 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.722      ;
; 0.523 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.723      ;
; 0.532 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.732      ;
; 0.533 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.732      ;
; 0.537 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.736      ;
; 0.542 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.741      ;
; 0.543 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.742      ;
; 0.545 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.744      ;
; 0.548 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.281      ; 0.998      ;
; 0.549 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.748      ;
; 0.549 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.748      ;
; 0.559 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.758      ;
; 0.560 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.759      ;
; 0.560 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.759      ;
; 0.566 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.766      ;
; 0.574 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.281      ; 1.024      ;
; 0.579 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.281      ; 1.029      ;
; 0.579 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.281      ; 1.029      ;
; 0.586 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.785      ;
; 0.590 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.281      ; 1.040      ;
; 0.592 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.281      ; 1.042      ;
; 0.594 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.793      ;
; 0.599 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.798      ;
; 0.604 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.284      ; 1.057      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.856 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.416      ;
; 97.587 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.356      ;
; 97.587 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.356      ;
; 97.587 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.356      ;
; 97.587 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.356      ;
; 97.849 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.094      ;
; 97.849 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.094      ;
; 97.849 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.094      ;
; 97.849 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.094      ;
; 98.233 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.704      ;
; 98.434 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.532      ;
; 98.434 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.532      ;
; 98.434 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.532      ;
; 98.434 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.532      ;
; 98.468 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.486      ;
; 98.468 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.486      ;
; 98.475 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.485      ;
; 98.475 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.485      ;
; 98.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.474      ;
; 98.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.474      ;
; 98.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.474      ;
; 98.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.474      ;
; 98.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.474      ;
; 98.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.474      ;
; 98.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.474      ;
; 98.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.474      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.465      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.510 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.452      ;
; 98.511 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.443      ;
; 98.518 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.442      ;
; 98.518 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.442      ;
; 98.687 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.272      ;
; 98.687 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.272      ;
; 98.687 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.272      ;
; 98.687 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.272      ;
; 98.687 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.272      ;
; 98.702 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.257      ;
; 98.702 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.257      ;
; 98.702 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.257      ;
; 98.702 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.257      ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.955  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.154      ;
; 0.955  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.154      ;
; 0.955  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.154      ;
; 0.955  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.154      ;
; 0.957  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.157      ;
; 0.957  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.157      ;
; 0.957  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.157      ;
; 0.957  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.157      ;
; 0.957  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.157      ;
; 1.123  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.342      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.147  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.349      ;
; 1.148  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.348      ;
; 1.148  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.348      ;
; 1.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.370      ;
; 1.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.370      ;
; 1.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.370      ;
; 1.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.370      ;
; 1.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.370      ;
; 1.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.370      ;
; 1.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.370      ;
; 1.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.370      ;
; 1.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.370      ;
; 1.156  ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.375      ;
; 1.156  ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.375      ;
; 1.173  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.372      ;
; 1.173  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.372      ;
; 1.173  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.372      ;
; 1.173  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.372      ;
; 1.173  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.372      ;
; 1.173  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.372      ;
; 1.173  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.372      ;
; 1.173  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.372      ;
; 1.176  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.376      ;
; 1.176  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.376      ;
; 1.199  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.404      ;
; 1.199  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.404      ;
; 1.199  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.404      ;
; 1.199  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.404      ;
; 1.399  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.600      ;
; 1.734  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.940      ;
; 1.734  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.940      ;
; 1.734  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.940      ;
; 1.734  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.940      ;
; 1.927  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.133      ;
; 1.927  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.133      ;
; 1.927  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.133      ;
; 1.927  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.133      ;
; 50.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.370      ; 1.319      ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg       ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg       ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg       ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_datain_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_datain_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0  ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0  ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0  ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0  ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|address_reg_b[0]                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|address_reg_b[1]                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.130 ; 3.429 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.707 ; 6.944 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.469  ; 0.206  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.012 ; -2.263 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.279 ; 12.302 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.104 ; 10.127 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 17.009 ; 16.815 ; 17.378 ; 17.192 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 16.659 ; 16.566 ; 17.015 ; 16.922 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 17.565 ; 17.515 ; 17.950 ; 17.911 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 17.372 ; 17.170 ; 17.757 ; 17.563 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 17.738 ; 17.522 ; 18.088 ; 17.992 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 17.682 ; 17.540 ; 18.060 ; 17.919 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 17.727 ; 17.486 ; 18.125 ; 17.903 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 18.135 ; 17.922 ; 18.565 ; 18.360 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 14.129 ; 13.972 ; 14.711 ; 14.546 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 14.084 ; 13.882 ; 14.661 ; 14.451 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 14.021 ; 13.824 ; 14.600 ; 14.418 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 14.794 ; 14.642 ; 15.260 ; 15.113 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 15.112 ; 14.871 ; 15.527 ; 15.290 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 14.395 ; 14.222 ; 14.963 ; 14.790 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 14.759 ; 14.582 ; 15.338 ; 15.161 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 11.942 ; 11.721 ; 12.477 ; 12.256 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 16.631 ; 16.437 ; 16.938 ; 16.752 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 16.281 ; 16.188 ; 16.575 ; 16.482 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 17.187 ; 17.137 ; 17.510 ; 17.471 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 16.994 ; 16.792 ; 17.317 ; 17.123 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 17.360 ; 17.144 ; 17.648 ; 17.552 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 17.304 ; 17.162 ; 17.620 ; 17.479 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 17.349 ; 17.108 ; 17.685 ; 17.463 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 17.757 ; 17.544 ; 18.125 ; 17.920 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 13.751 ; 13.594 ; 14.271 ; 14.106 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 13.706 ; 13.504 ; 14.221 ; 14.011 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 13.643 ; 13.446 ; 14.160 ; 13.978 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 14.416 ; 14.264 ; 14.820 ; 14.673 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 14.734 ; 14.493 ; 15.087 ; 14.850 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 14.017 ; 13.844 ; 14.523 ; 14.350 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 14.381 ; 14.204 ; 14.898 ; 14.721 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 11.564 ; 11.343 ; 12.037 ; 11.816 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 16.940 ; 16.746 ; 17.246 ; 17.060 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 16.590 ; 16.497 ; 16.883 ; 16.790 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 17.496 ; 17.446 ; 17.818 ; 17.779 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 17.303 ; 17.101 ; 17.625 ; 17.431 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 17.669 ; 17.453 ; 17.956 ; 17.860 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 17.613 ; 17.471 ; 17.928 ; 17.787 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 17.658 ; 17.417 ; 17.993 ; 17.771 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 18.066 ; 17.853 ; 18.433 ; 18.228 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 14.060 ; 13.903 ; 14.579 ; 14.414 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 14.015 ; 13.813 ; 14.529 ; 14.319 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 13.952 ; 13.755 ; 14.468 ; 14.286 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 14.725 ; 14.573 ; 15.128 ; 14.981 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 15.043 ; 14.802 ; 15.395 ; 15.158 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 14.326 ; 14.153 ; 14.831 ; 14.658 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 14.690 ; 14.513 ; 15.206 ; 15.029 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 11.873 ; 11.652 ; 12.345 ; 12.124 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 16.674 ; 16.480 ; 16.979 ; 16.793 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 16.324 ; 16.231 ; 16.616 ; 16.523 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 17.230 ; 17.180 ; 17.551 ; 17.512 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 17.037 ; 16.835 ; 17.358 ; 17.164 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 17.403 ; 17.187 ; 17.689 ; 17.593 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 17.347 ; 17.205 ; 17.661 ; 17.520 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 17.392 ; 17.151 ; 17.726 ; 17.504 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 17.800 ; 17.587 ; 18.166 ; 17.961 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 13.794 ; 13.637 ; 14.312 ; 14.147 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 13.749 ; 13.547 ; 14.262 ; 14.052 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 13.686 ; 13.489 ; 14.201 ; 14.019 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 14.459 ; 14.307 ; 14.861 ; 14.714 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 14.777 ; 14.536 ; 15.128 ; 14.891 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 14.060 ; 13.887 ; 14.564 ; 14.391 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 14.424 ; 14.247 ; 14.939 ; 14.762 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 11.607 ; 11.386 ; 12.078 ; 11.857 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 17.040 ; 16.846 ; 17.347 ; 17.161 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 16.690 ; 16.597 ; 16.984 ; 16.891 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 17.596 ; 17.546 ; 17.919 ; 17.880 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 17.403 ; 17.201 ; 17.726 ; 17.532 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 17.769 ; 17.553 ; 18.057 ; 17.961 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 17.713 ; 17.571 ; 18.029 ; 17.888 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 17.758 ; 17.517 ; 18.094 ; 17.872 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 18.166 ; 17.953 ; 18.534 ; 18.329 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 14.160 ; 14.003 ; 14.680 ; 14.515 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 14.115 ; 13.913 ; 14.630 ; 14.420 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 14.052 ; 13.855 ; 14.569 ; 14.387 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 14.825 ; 14.673 ; 15.229 ; 15.082 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 15.143 ; 14.902 ; 15.496 ; 15.259 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 14.426 ; 14.253 ; 14.932 ; 14.759 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 14.790 ; 14.613 ; 15.307 ; 15.130 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 11.973 ; 11.752 ; 12.446 ; 12.225 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 16.803 ; 16.609 ; 17.113 ; 16.927 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 16.453 ; 16.360 ; 16.750 ; 16.657 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 17.359 ; 17.309 ; 17.685 ; 17.646 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 17.166 ; 16.964 ; 17.492 ; 17.298 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 17.532 ; 17.316 ; 17.823 ; 17.727 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 17.476 ; 17.334 ; 17.795 ; 17.654 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 17.521 ; 17.280 ; 17.860 ; 17.638 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 17.929 ; 17.716 ; 18.300 ; 18.095 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 13.923 ; 13.766 ; 14.446 ; 14.281 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 13.878 ; 13.676 ; 14.396 ; 14.186 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 13.815 ; 13.618 ; 14.335 ; 14.153 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 14.588 ; 14.436 ; 14.995 ; 14.848 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 14.906 ; 14.665 ; 15.262 ; 15.025 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 14.189 ; 14.016 ; 14.698 ; 14.525 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 14.553 ; 14.376 ; 15.073 ; 14.896 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 11.736 ; 11.515 ; 12.212 ; 11.991 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 17.034 ; 16.840 ; 17.330 ; 17.144 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 16.684 ; 16.591 ; 16.967 ; 16.874 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 17.590 ; 17.540 ; 17.902 ; 17.863 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 17.397 ; 17.195 ; 17.709 ; 17.515 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 17.763 ; 17.547 ; 18.040 ; 17.944 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 17.707 ; 17.565 ; 18.012 ; 17.871 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 17.752 ; 17.511 ; 18.077 ; 17.855 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 18.160 ; 17.947 ; 18.517 ; 18.312 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 14.154 ; 13.997 ; 14.663 ; 14.498 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 14.109 ; 13.907 ; 14.613 ; 14.403 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 14.046 ; 13.849 ; 14.552 ; 14.370 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 14.819 ; 14.667 ; 15.212 ; 15.065 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 15.137 ; 14.896 ; 15.479 ; 15.242 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 14.420 ; 14.247 ; 14.915 ; 14.742 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 14.784 ; 14.607 ; 15.290 ; 15.113 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 11.967 ; 11.746 ; 12.429 ; 12.208 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 17.000 ; 16.806 ; 17.363 ; 17.177 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 16.650 ; 16.557 ; 17.000 ; 16.907 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 17.556 ; 17.506 ; 17.935 ; 17.896 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 17.363 ; 17.161 ; 17.742 ; 17.548 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 17.729 ; 17.513 ; 18.073 ; 17.977 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 17.673 ; 17.531 ; 18.045 ; 17.904 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 17.718 ; 17.477 ; 18.110 ; 17.888 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 18.126 ; 17.913 ; 18.550 ; 18.345 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 14.120 ; 13.963 ; 14.696 ; 14.531 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 14.075 ; 13.873 ; 14.646 ; 14.436 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 14.012 ; 13.815 ; 14.585 ; 14.403 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 14.785 ; 14.633 ; 15.245 ; 15.098 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 15.103 ; 14.862 ; 15.512 ; 15.275 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 14.386 ; 14.213 ; 14.948 ; 14.775 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 14.750 ; 14.573 ; 15.323 ; 15.146 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 11.933 ; 11.712 ; 12.462 ; 12.241 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 10.752 ; 10.577 ; 11.260 ; 11.091 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 10.212 ; 10.082 ; 10.720 ; 10.596 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 10.762 ; 10.613 ; 11.270 ; 11.127 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 10.783 ; 10.566 ; 11.297 ; 11.080 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 11.492 ; 11.319 ; 12.006 ; 11.827 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 11.056 ; 10.879 ; 11.564 ; 11.387 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 11.114 ; 10.903 ; 11.628 ; 11.411 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 10.018 ; 9.895  ; 10.532 ; 10.403 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 10.008 ; 9.857  ; 10.522 ; 10.365 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 9.837  ; 9.660  ; 10.351 ; 10.174 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 9.798  ; 9.655  ; 10.312 ; 10.163 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 10.132 ; 9.982  ; 10.640 ; 10.496 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 10.143 ; 9.922  ; 10.651 ; 10.436 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 10.861 ; 10.655 ; 11.375 ; 11.163 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 9.981  ; 9.837  ; 10.495 ; 10.345 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 10.862 ; 10.671 ; 11.376 ; 11.185 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 10.389 ; 10.214 ; 10.838 ; 10.669 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 9.849  ; 9.719  ; 10.298 ; 10.174 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 10.399 ; 10.250 ; 10.848 ; 10.705 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 10.420 ; 10.203 ; 10.875 ; 10.658 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 11.129 ; 10.956 ; 11.584 ; 11.405 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 10.693 ; 10.516 ; 11.142 ; 10.965 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 10.751 ; 10.540 ; 11.206 ; 10.989 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 9.655  ; 9.532  ; 10.110 ; 9.981  ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 9.645  ; 9.494  ; 10.100 ; 9.943  ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 9.474  ; 9.297  ; 9.929  ; 9.752  ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 9.435  ; 9.292  ; 9.890  ; 9.741  ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 9.769  ; 9.619  ; 10.218 ; 10.074 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 9.780  ; 9.559  ; 10.229 ; 10.014 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 10.498 ; 10.292 ; 10.953 ; 10.741 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 9.618  ; 9.474  ; 10.073 ; 9.923  ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 10.499 ; 10.308 ; 10.954 ; 10.763 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 10.685 ; 10.510 ; 11.133 ; 10.964 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 10.145 ; 10.015 ; 10.593 ; 10.469 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 10.695 ; 10.546 ; 11.143 ; 11.000 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 10.716 ; 10.499 ; 11.170 ; 10.953 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 11.425 ; 11.252 ; 11.879 ; 11.700 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 10.989 ; 10.812 ; 11.437 ; 11.260 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 11.047 ; 10.836 ; 11.501 ; 11.284 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 9.951  ; 9.828  ; 10.405 ; 10.276 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 9.941  ; 9.790  ; 10.395 ; 10.238 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 9.770  ; 9.593  ; 10.224 ; 10.047 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 9.731  ; 9.588  ; 10.185 ; 10.036 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 10.065 ; 9.915  ; 10.513 ; 10.369 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 10.076 ; 9.855  ; 10.524 ; 10.309 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 10.794 ; 10.588 ; 11.248 ; 11.036 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 9.914  ; 9.770  ; 10.368 ; 10.218 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 10.795 ; 10.604 ; 11.249 ; 11.058 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 10.432 ; 10.257 ; 10.879 ; 10.710 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 9.892  ; 9.762  ; 10.339 ; 10.215 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 10.442 ; 10.293 ; 10.889 ; 10.746 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 10.463 ; 10.246 ; 10.916 ; 10.699 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 11.172 ; 10.999 ; 11.625 ; 11.446 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 10.736 ; 10.559 ; 11.183 ; 11.006 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 10.794 ; 10.583 ; 11.247 ; 11.030 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 9.698  ; 9.575  ; 10.151 ; 10.022 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 9.688  ; 9.537  ; 10.141 ; 9.984  ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 9.517  ; 9.340  ; 9.970  ; 9.793  ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 9.478  ; 9.335  ; 9.931  ; 9.782  ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 9.812  ; 9.662  ; 10.259 ; 10.115 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 9.823  ; 9.602  ; 10.270 ; 10.055 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 10.541 ; 10.335 ; 10.994 ; 10.782 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 9.661  ; 9.517  ; 10.114 ; 9.964  ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 10.542 ; 10.351 ; 10.995 ; 10.804 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 10.785 ; 10.610 ; 11.233 ; 11.064 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 10.245 ; 10.115 ; 10.693 ; 10.569 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 10.795 ; 10.646 ; 11.243 ; 11.100 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 10.816 ; 10.599 ; 11.270 ; 11.053 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 11.525 ; 11.352 ; 11.979 ; 11.800 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 11.089 ; 10.912 ; 11.537 ; 11.360 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 11.147 ; 10.936 ; 11.601 ; 11.384 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 10.051 ; 9.928  ; 10.505 ; 10.376 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 10.041 ; 9.890  ; 10.495 ; 10.338 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 9.870  ; 9.693  ; 10.324 ; 10.147 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 9.831  ; 9.688  ; 10.285 ; 10.136 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 10.165 ; 10.015 ; 10.613 ; 10.469 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 10.176 ; 9.955  ; 10.624 ; 10.409 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 10.894 ; 10.688 ; 11.348 ; 11.136 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 10.014 ; 9.870  ; 10.468 ; 10.318 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 10.895 ; 10.704 ; 11.349 ; 11.158 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 10.555 ; 10.380 ; 11.006 ; 10.837 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 10.015 ; 9.885  ; 10.466 ; 10.342 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 10.565 ; 10.416 ; 11.016 ; 10.873 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 10.586 ; 10.369 ; 11.043 ; 10.826 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 11.295 ; 11.122 ; 11.752 ; 11.573 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 10.859 ; 10.682 ; 11.310 ; 11.133 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 10.917 ; 10.706 ; 11.374 ; 11.157 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 9.821  ; 9.698  ; 10.278 ; 10.149 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 9.811  ; 9.660  ; 10.268 ; 10.111 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 9.640  ; 9.463  ; 10.097 ; 9.920  ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 9.601  ; 9.458  ; 10.058 ; 9.909  ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 9.935  ; 9.785  ; 10.386 ; 10.242 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 9.946  ; 9.725  ; 10.397 ; 10.182 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 10.664 ; 10.458 ; 11.121 ; 10.909 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 9.784  ; 9.640  ; 10.241 ; 10.091 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 10.665 ; 10.474 ; 11.122 ; 10.931 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 10.778 ; 10.603 ; 11.216 ; 11.047 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 10.238 ; 10.108 ; 10.676 ; 10.552 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 10.788 ; 10.639 ; 11.226 ; 11.083 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 10.809 ; 10.592 ; 11.253 ; 11.036 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 11.518 ; 11.345 ; 11.962 ; 11.783 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 11.082 ; 10.905 ; 11.520 ; 11.343 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 11.140 ; 10.929 ; 11.584 ; 11.367 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 10.044 ; 9.921  ; 10.488 ; 10.359 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 10.034 ; 9.883  ; 10.478 ; 10.321 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 9.863  ; 9.686  ; 10.307 ; 10.130 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 9.824  ; 9.681  ; 10.268 ; 10.119 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 10.158 ; 10.008 ; 10.596 ; 10.452 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 10.169 ; 9.948  ; 10.607 ; 10.392 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 10.887 ; 10.681 ; 11.331 ; 11.119 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 10.007 ; 9.863  ; 10.451 ; 10.301 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 10.888 ; 10.697 ; 11.332 ; 11.141 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 10.746 ; 10.571 ; 11.249 ; 11.080 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 10.206 ; 10.076 ; 10.709 ; 10.585 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 10.756 ; 10.607 ; 11.259 ; 11.116 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 10.777 ; 10.560 ; 11.286 ; 11.069 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 11.486 ; 11.313 ; 11.995 ; 11.816 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 11.050 ; 10.873 ; 11.553 ; 11.376 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 11.108 ; 10.897 ; 11.617 ; 11.400 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 10.012 ; 9.889  ; 10.521 ; 10.392 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 10.002 ; 9.851  ; 10.511 ; 10.354 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 9.831  ; 9.654  ; 10.340 ; 10.163 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 9.792  ; 9.649  ; 10.301 ; 10.152 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 10.126 ; 9.976  ; 10.629 ; 10.485 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 10.137 ; 9.916  ; 10.640 ; 10.425 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 10.855 ; 10.649 ; 11.364 ; 11.152 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 9.975  ; 9.831  ; 10.484 ; 10.334 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 10.856 ; 10.665 ; 11.365 ; 11.174 ;
+------------+---------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.715 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.555 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.579 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.286 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.715 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.732      ;
; 48.814 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.635      ;
; 48.820 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.627      ;
; 48.845 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.604      ;
; 48.918 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.530      ;
; 48.942 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.507      ;
; 49.122 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.332      ;
; 49.134 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.315      ;
; 49.146 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.309      ;
; 49.296 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.156      ;
; 49.299 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.155      ;
; 49.325 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.122      ;
; 49.333 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.119      ;
; 49.396 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.058      ;
; 49.482 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.965      ;
; 96.501 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 3.624      ;
; 96.513 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.618      ;
; 96.531 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 3.289      ;
; 96.550 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.580      ;
; 96.557 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 3.568      ;
; 96.569 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.562      ;
; 96.592 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 3.230      ;
; 96.644 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.486      ;
; 96.657 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 3.465      ;
; 96.663 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.171     ; 3.173      ;
; 96.678 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 3.149      ;
; 96.698 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 3.120      ;
; 96.704 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 3.432      ;
; 96.720 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.195     ; 3.092      ;
; 96.726 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.195     ; 3.086      ;
; 96.739 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.391      ;
; 96.750 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 3.063      ;
; 96.756 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 3.071      ;
; 96.760 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 3.376      ;
; 96.770 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 3.352      ;
; 96.832 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.305      ;
; 96.858 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.273      ;
; 96.866 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.267      ;
; 96.880 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.257      ;
; 96.898 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.934      ;
; 96.900 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.930      ;
; 96.914 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.195     ; 2.898      ;
; 96.920 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 2.899      ;
; 96.932 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.200      ;
; 96.936 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.201      ;
; 96.947 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.885      ;
; 96.948 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 3.174      ;
; 96.950 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 3.175      ;
; 96.952 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.179      ;
; 96.958 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 3.171      ;
; 96.960 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.173      ;
; 96.981 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 2.843      ;
; 96.988 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.169     ; 2.850      ;
; 96.994 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.835      ;
; 97.001 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.193     ; 2.813      ;
; 97.008 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 3.130      ;
; 97.047 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.084      ;
; 97.055 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.078      ;
; 97.056 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.776      ;
; 97.061 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 3.078      ;
; 97.066 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 3.059      ;
; 97.068 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.065      ;
; 97.084 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.048      ;
; 97.093 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 3.027      ;
; 97.108 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 2.710      ;
; 97.122 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 3.003      ;
; 97.134 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 2.994      ;
; 97.140 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 2.998      ;
; 97.145 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 2.988      ;
; 97.148 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.992      ;
; 97.149 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 2.971      ;
; 97.160 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 2.978      ;
; 97.185 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.646      ;
; 97.192 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.930      ;
; 97.200 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.630      ;
; 97.213 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 2.926      ;
; 97.221 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 2.904      ;
; 97.233 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 2.898      ;
; 97.234 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.888      ;
; 97.235 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.191     ; 2.581      ;
; 97.244 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 2.574      ;
; 97.247 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 2.881      ;
; 97.248 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.874      ;
; 97.248 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.874      ;
; 97.250 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 2.875      ;
; 97.254 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.186     ; 2.567      ;
; 97.258 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 2.875      ;
; 97.262 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 2.870      ;
; 97.268 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 2.866      ;
; 97.279 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.555      ;
; 97.289 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.851      ;
; 97.307 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.523      ;
; 97.316 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.518      ;
; 97.318 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.516      ;
; 97.338 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 2.800      ;
; 97.339 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 2.779      ;
; 97.339 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 2.779      ;
; 97.341 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 2.780      ;
; 97.345 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.795      ;
; 97.373 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.767      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|tdo                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.312      ;
; 0.195 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.205 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.217 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.500      ;
; 0.220 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.500      ;
; 0.223 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.503      ;
; 0.225 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.344      ;
; 0.228 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.508      ;
; 0.228 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.508      ;
; 0.229 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.509      ;
; 0.230 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.510      ;
; 0.231 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.350      ;
; 0.237 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.356      ;
; 0.243 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.362      ;
; 0.255 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.265 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.269 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.274 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.393      ;
; 0.275 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.396      ;
; 0.284 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.285 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.404      ;
; 0.289 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.408      ;
; 0.290 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.409      ;
; 0.295 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.582      ;
; 0.306 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.596      ;
; 0.313 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.597      ;
; 0.314 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.433      ;
; 0.316 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.600      ;
; 0.320 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.439      ;
; 0.320 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.439      ;
; 0.322 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.441      ;
; 0.322 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.606      ;
; 0.323 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.442      ;
; 0.323 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.442      ;
; 0.325 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.444      ;
; 0.328 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.447      ;
; 0.329 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.448      ;
; 0.329 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.448      ;
; 0.330 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.612      ;
; 0.335 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.455      ;
; 0.337 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.456      ;
; 0.337 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.456      ;
; 0.339 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.458      ;
; 0.342 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.462      ;
; 0.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.464      ;
; 0.347 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.466      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.555 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 0.899      ;
; 98.426 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.533      ;
; 98.426 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.533      ;
; 98.426 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.533      ;
; 98.426 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.533      ;
; 98.609 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.350      ;
; 98.609 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.350      ;
; 98.609 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.350      ;
; 98.609 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.350      ;
; 98.837 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.118      ;
; 98.996 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.983      ;
; 98.996 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.983      ;
; 98.996 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.983      ;
; 98.996 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.983      ;
; 99.015 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.951      ;
; 99.015 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.951      ;
; 99.015 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.957      ;
; 99.015 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.957      ;
; 99.024 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.947      ;
; 99.024 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.947      ;
; 99.024 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.947      ;
; 99.024 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.947      ;
; 99.024 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.947      ;
; 99.024 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.947      ;
; 99.024 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.947      ;
; 99.024 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.947      ;
; 99.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.941      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.034 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.940      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.922      ;
; 99.050 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.922      ;
; 99.050 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.922      ;
; 99.170 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.802      ;
; 99.170 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.802      ;
; 99.170 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.802      ;
; 99.170 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.802      ;
; 99.170 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.802      ;
; 99.183 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.789      ;
; 99.183 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.789      ;
; 99.183 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.789      ;
; 99.183 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.789      ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.698      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.698      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.698      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.698      ;
; 0.587  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.706      ;
; 0.587  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.706      ;
; 0.587  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.706      ;
; 0.587  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.706      ;
; 0.587  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.706      ;
; 0.676  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.796      ;
; 0.676  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.796      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.686  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.819      ;
; 0.692  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.812      ;
; 0.692  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.812      ;
; 0.697  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.831      ;
; 0.697  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.831      ;
; 0.697  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.831      ;
; 0.697  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.831      ;
; 0.697  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.831      ;
; 0.697  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.831      ;
; 0.697  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.831      ;
; 0.697  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.831      ;
; 0.697  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.831      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.703  ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.836      ;
; 0.703  ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.836      ;
; 0.736  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.862      ;
; 0.736  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.862      ;
; 0.736  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.862      ;
; 0.736  ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.862      ;
; 0.835  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.957      ;
; 1.043  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.169      ;
; 1.043  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.169      ;
; 1.043  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.169      ;
; 1.043  ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.169      ;
; 1.155  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.281      ;
; 1.155  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.281      ;
; 1.155  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.281      ;
; 1.155  ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.281      ;
; 50.185 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.524      ; 0.793      ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                            ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                            ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                             ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                   ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                            ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                            ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                            ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                            ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                            ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                            ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                            ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                             ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_datain_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                             ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                   ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0                             ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                             ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                             ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                             ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0                             ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                             ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0                             ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_datain_reg0                              ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0                              ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_datain_reg0                              ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_datain_reg0                             ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_datain_reg0                              ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0                              ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0                              ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                              ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_datain_reg0                              ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_datain_reg0                              ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.340 ; 1.852 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.915 ; 3.396 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.668  ; 0.228  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.529 ; -0.955 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.913 ; 7.708 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.753 ; 6.548 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 10.624 ; 10.703 ; 11.701 ; 11.785 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 10.367 ; 10.453 ; 11.480 ; 11.566 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 10.980 ; 11.157 ; 12.075 ; 12.252 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 10.837 ; 10.939 ; 11.923 ; 12.026 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 11.075 ; 11.209 ; 12.107 ; 12.318 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 11.026 ; 11.220 ; 12.123 ; 12.317 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 11.084 ; 11.171 ; 12.144 ; 12.231 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 11.328 ; 11.420 ; 12.411 ; 12.503 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 9.021  ; 9.122  ; 9.922  ; 9.996  ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 8.964  ; 9.051  ; 9.839  ; 9.932  ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 8.969  ; 9.023  ; 9.788  ; 9.868  ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 9.405  ; 9.568  ; 10.351 ; 10.521 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 9.423  ; 9.597  ; 10.482 ; 10.656 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 9.197  ; 9.318  ; 10.104 ; 10.225 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 9.407  ; 9.537  ; 10.319 ; 10.449 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 7.609  ; 7.734  ; 8.357  ; 8.482  ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 10.347 ; 10.426 ; 11.356 ; 11.440 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 10.090 ; 10.176 ; 11.135 ; 11.221 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 10.703 ; 10.880 ; 11.730 ; 11.907 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 10.560 ; 10.662 ; 11.578 ; 11.681 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 10.798 ; 10.932 ; 11.762 ; 11.973 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 10.749 ; 10.943 ; 11.778 ; 11.972 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 10.807 ; 10.894 ; 11.799 ; 11.886 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 11.051 ; 11.143 ; 12.066 ; 12.158 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 8.744  ; 8.845  ; 9.577  ; 9.651  ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 8.687  ; 8.774  ; 9.494  ; 9.587  ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 8.692  ; 8.746  ; 9.443  ; 9.523  ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 9.128  ; 9.291  ; 10.006 ; 10.176 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 9.146  ; 9.320  ; 10.137 ; 10.311 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 8.920  ; 9.041  ; 9.759  ; 9.880  ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 9.130  ; 9.260  ; 9.974  ; 10.104 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 7.332  ; 7.457  ; 8.012  ; 8.137  ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 10.530 ; 10.609 ; 11.564 ; 11.648 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 10.273 ; 10.359 ; 11.343 ; 11.429 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 10.886 ; 11.063 ; 11.938 ; 12.115 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 10.743 ; 10.845 ; 11.786 ; 11.889 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 10.981 ; 11.115 ; 11.970 ; 12.181 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 10.932 ; 11.126 ; 11.986 ; 12.180 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 10.990 ; 11.077 ; 12.007 ; 12.094 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 11.234 ; 11.326 ; 12.274 ; 12.366 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 8.927  ; 9.028  ; 9.785  ; 9.859  ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 8.870  ; 8.957  ; 9.702  ; 9.795  ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 8.875  ; 8.929  ; 9.651  ; 9.731  ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 9.311  ; 9.474  ; 10.214 ; 10.384 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 9.329  ; 9.503  ; 10.345 ; 10.519 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 9.103  ; 9.224  ; 9.967  ; 10.088 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 9.313  ; 9.443  ; 10.182 ; 10.312 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 7.515  ; 7.640  ; 8.220  ; 8.345  ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 10.382 ; 10.461 ; 11.396 ; 11.480 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 10.125 ; 10.211 ; 11.175 ; 11.261 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 10.738 ; 10.915 ; 11.770 ; 11.947 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 10.595 ; 10.697 ; 11.618 ; 11.721 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 10.833 ; 10.967 ; 11.802 ; 12.013 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 10.784 ; 10.978 ; 11.818 ; 12.012 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 10.842 ; 10.929 ; 11.839 ; 11.926 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 11.086 ; 11.178 ; 12.106 ; 12.198 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 8.779  ; 8.880  ; 9.617  ; 9.691  ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 8.722  ; 8.809  ; 9.534  ; 9.627  ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 8.727  ; 8.781  ; 9.483  ; 9.563  ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 9.163  ; 9.326  ; 10.046 ; 10.216 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 9.181  ; 9.355  ; 10.177 ; 10.351 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 8.955  ; 9.076  ; 9.799  ; 9.920  ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 9.165  ; 9.295  ; 10.014 ; 10.144 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 7.367  ; 7.492  ; 8.052  ; 8.177  ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 10.641 ; 10.720 ; 11.680 ; 11.764 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 10.384 ; 10.470 ; 11.459 ; 11.545 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 10.997 ; 11.174 ; 12.054 ; 12.231 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 10.854 ; 10.956 ; 11.902 ; 12.005 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 11.092 ; 11.226 ; 12.086 ; 12.297 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 11.043 ; 11.237 ; 12.102 ; 12.296 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 11.101 ; 11.188 ; 12.123 ; 12.210 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 11.345 ; 11.437 ; 12.390 ; 12.482 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 9.038  ; 9.139  ; 9.901  ; 9.975  ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 8.981  ; 9.068  ; 9.818  ; 9.911  ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 8.986  ; 9.040  ; 9.767  ; 9.847  ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 9.422  ; 9.585  ; 10.330 ; 10.500 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 9.440  ; 9.614  ; 10.461 ; 10.635 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 9.214  ; 9.335  ; 10.083 ; 10.204 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 9.424  ; 9.554  ; 10.298 ; 10.428 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 7.626  ; 7.751  ; 8.336  ; 8.461  ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 10.467 ; 10.546 ; 11.496 ; 11.580 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 10.210 ; 10.296 ; 11.275 ; 11.361 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 10.823 ; 11.000 ; 11.870 ; 12.047 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 10.680 ; 10.782 ; 11.718 ; 11.821 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 10.918 ; 11.052 ; 11.902 ; 12.113 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 10.869 ; 11.063 ; 11.918 ; 12.112 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 10.927 ; 11.014 ; 11.939 ; 12.026 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 11.171 ; 11.263 ; 12.206 ; 12.298 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 8.864  ; 8.965  ; 9.717  ; 9.791  ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 8.807  ; 8.894  ; 9.634  ; 9.727  ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 8.812  ; 8.866  ; 9.583  ; 9.663  ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 9.248  ; 9.411  ; 10.146 ; 10.316 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 9.266  ; 9.440  ; 10.277 ; 10.451 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 9.040  ; 9.161  ; 9.899  ; 10.020 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 9.250  ; 9.380  ; 10.114 ; 10.244 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 7.452  ; 7.577  ; 8.152  ; 8.277  ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 10.612 ; 10.691 ; 11.656 ; 11.740 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 10.355 ; 10.441 ; 11.435 ; 11.521 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 10.968 ; 11.145 ; 12.030 ; 12.207 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 10.825 ; 10.927 ; 11.878 ; 11.981 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 11.063 ; 11.197 ; 12.062 ; 12.273 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 11.014 ; 11.208 ; 12.078 ; 12.272 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 11.072 ; 11.159 ; 12.099 ; 12.186 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 11.316 ; 11.408 ; 12.366 ; 12.458 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 9.009  ; 9.110  ; 9.877  ; 9.951  ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 8.952  ; 9.039  ; 9.794  ; 9.887  ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 8.957  ; 9.011  ; 9.743  ; 9.823  ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 9.393  ; 9.556  ; 10.306 ; 10.476 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 9.411  ; 9.585  ; 10.437 ; 10.611 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 9.185  ; 9.306  ; 10.059 ; 10.180 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 9.395  ; 9.525  ; 10.274 ; 10.404 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 7.597  ; 7.722  ; 8.312  ; 8.437  ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 10.621 ; 10.700 ; 11.687 ; 11.771 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 10.364 ; 10.450 ; 11.466 ; 11.552 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 10.977 ; 11.154 ; 12.061 ; 12.238 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 10.834 ; 10.936 ; 11.909 ; 12.012 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 11.072 ; 11.206 ; 12.093 ; 12.304 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 11.023 ; 11.217 ; 12.109 ; 12.303 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 11.081 ; 11.168 ; 12.130 ; 12.217 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 11.325 ; 11.417 ; 12.397 ; 12.489 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 9.018  ; 9.119  ; 9.908  ; 9.982  ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 8.961  ; 9.048  ; 9.825  ; 9.918  ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 8.966  ; 9.020  ; 9.774  ; 9.854  ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 9.402  ; 9.565  ; 10.337 ; 10.507 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 9.420  ; 9.594  ; 10.468 ; 10.642 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 9.194  ; 9.315  ; 10.090 ; 10.211 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 9.404  ; 9.534  ; 10.305 ; 10.435 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 7.606  ; 7.731  ; 8.343  ; 8.468  ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 6.735 ; 6.798 ; 7.596 ; 7.659 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 6.367 ; 6.411 ; 7.228 ; 7.272 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 6.758 ; 6.849 ; 7.619 ; 7.710 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 6.751 ; 6.819 ; 7.612 ; 7.680 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 7.160 ; 7.329 ; 8.021 ; 8.190 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 6.905 ; 7.051 ; 7.766 ; 7.912 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 6.925 ; 7.055 ; 7.786 ; 7.916 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 6.255 ; 6.311 ; 7.116 ; 7.172 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 6.254 ; 6.295 ; 7.115 ; 7.156 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 6.132 ; 6.140 ; 6.993 ; 7.001 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 6.132 ; 6.155 ; 6.993 ; 7.016 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 6.358 ; 6.403 ; 7.219 ; 7.264 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 6.315 ; 6.318 ; 7.176 ; 7.179 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 6.784 ; 6.909 ; 7.645 ; 7.770 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 6.221 ; 6.266 ; 7.082 ; 7.127 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 6.793 ; 6.872 ; 7.654 ; 7.733 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 6.470 ; 6.533 ; 7.264 ; 7.327 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 6.102 ; 6.146 ; 6.896 ; 6.940 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 6.493 ; 6.584 ; 7.287 ; 7.378 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 6.486 ; 6.554 ; 7.280 ; 7.348 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 6.895 ; 7.064 ; 7.689 ; 7.858 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 6.640 ; 6.786 ; 7.434 ; 7.580 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 6.660 ; 6.790 ; 7.454 ; 7.584 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 5.990 ; 6.046 ; 6.784 ; 6.840 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 5.989 ; 6.030 ; 6.783 ; 6.824 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 5.867 ; 5.875 ; 6.661 ; 6.669 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 5.867 ; 5.890 ; 6.661 ; 6.684 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 6.093 ; 6.138 ; 6.887 ; 6.932 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 6.050 ; 6.053 ; 6.844 ; 6.847 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 6.519 ; 6.644 ; 7.313 ; 7.438 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 5.956 ; 6.001 ; 6.750 ; 6.795 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 6.528 ; 6.607 ; 7.322 ; 7.401 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 6.645 ; 6.708 ; 7.463 ; 7.526 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 6.277 ; 6.321 ; 7.095 ; 7.139 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 6.668 ; 6.759 ; 7.486 ; 7.577 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 6.661 ; 6.729 ; 7.479 ; 7.547 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 7.070 ; 7.239 ; 7.888 ; 8.057 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 6.815 ; 6.961 ; 7.633 ; 7.779 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 6.835 ; 6.965 ; 7.653 ; 7.783 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 6.165 ; 6.221 ; 6.983 ; 7.039 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 6.164 ; 6.205 ; 6.982 ; 7.023 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 6.042 ; 6.050 ; 6.860 ; 6.868 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 6.042 ; 6.065 ; 6.860 ; 6.883 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 6.268 ; 6.313 ; 7.086 ; 7.131 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 6.225 ; 6.228 ; 7.043 ; 7.046 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 6.694 ; 6.819 ; 7.512 ; 7.637 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 6.131 ; 6.176 ; 6.949 ; 6.994 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 6.703 ; 6.782 ; 7.521 ; 7.600 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 6.504 ; 6.567 ; 7.305 ; 7.368 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 6.136 ; 6.180 ; 6.937 ; 6.981 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 6.527 ; 6.618 ; 7.328 ; 7.419 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 6.520 ; 6.588 ; 7.321 ; 7.389 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 6.929 ; 7.098 ; 7.730 ; 7.899 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 6.674 ; 6.820 ; 7.475 ; 7.621 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 6.694 ; 6.824 ; 7.495 ; 7.625 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 6.024 ; 6.080 ; 6.825 ; 6.881 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 6.023 ; 6.064 ; 6.824 ; 6.865 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 5.901 ; 5.909 ; 6.702 ; 6.710 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 5.901 ; 5.924 ; 6.702 ; 6.725 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 6.127 ; 6.172 ; 6.928 ; 6.973 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 6.084 ; 6.087 ; 6.885 ; 6.888 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 6.553 ; 6.678 ; 7.354 ; 7.479 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 5.990 ; 6.035 ; 6.791 ; 6.836 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 6.562 ; 6.641 ; 7.363 ; 7.442 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 6.754 ; 6.817 ; 7.578 ; 7.641 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 6.386 ; 6.430 ; 7.210 ; 7.254 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 6.777 ; 6.868 ; 7.601 ; 7.692 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 6.770 ; 6.838 ; 7.594 ; 7.662 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 7.179 ; 7.348 ; 8.003 ; 8.172 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 6.924 ; 7.070 ; 7.748 ; 7.894 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 6.944 ; 7.074 ; 7.768 ; 7.898 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 6.274 ; 6.330 ; 7.098 ; 7.154 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 6.273 ; 6.314 ; 7.097 ; 7.138 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 6.151 ; 6.159 ; 6.975 ; 6.983 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 6.151 ; 6.174 ; 6.975 ; 6.998 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 6.377 ; 6.422 ; 7.201 ; 7.246 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 6.334 ; 6.337 ; 7.158 ; 7.161 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 6.803 ; 6.928 ; 7.627 ; 7.752 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 6.240 ; 6.285 ; 7.064 ; 7.109 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 6.812 ; 6.891 ; 7.636 ; 7.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 6.585 ; 6.648 ; 7.399 ; 7.462 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 6.217 ; 6.261 ; 7.031 ; 7.075 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 6.608 ; 6.699 ; 7.422 ; 7.513 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 6.601 ; 6.669 ; 7.415 ; 7.483 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 7.010 ; 7.179 ; 7.824 ; 7.993 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 6.755 ; 6.901 ; 7.569 ; 7.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 6.775 ; 6.905 ; 7.589 ; 7.719 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 6.105 ; 6.161 ; 6.919 ; 6.975 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 6.104 ; 6.145 ; 6.918 ; 6.959 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 5.982 ; 5.990 ; 6.796 ; 6.804 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 5.982 ; 6.005 ; 6.796 ; 6.819 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 6.208 ; 6.253 ; 7.022 ; 7.067 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 6.165 ; 6.168 ; 6.979 ; 6.982 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 6.634 ; 6.759 ; 7.448 ; 7.573 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 6.071 ; 6.116 ; 6.885 ; 6.930 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 6.643 ; 6.722 ; 7.457 ; 7.536 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 6.726 ; 6.789 ; 7.555 ; 7.618 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 6.358 ; 6.402 ; 7.187 ; 7.231 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 6.749 ; 6.840 ; 7.578 ; 7.669 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 6.742 ; 6.810 ; 7.571 ; 7.639 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 7.151 ; 7.320 ; 7.980 ; 8.149 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 6.896 ; 7.042 ; 7.725 ; 7.871 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 6.916 ; 7.046 ; 7.745 ; 7.875 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 6.246 ; 6.302 ; 7.075 ; 7.131 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 6.245 ; 6.286 ; 7.074 ; 7.115 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 6.123 ; 6.131 ; 6.952 ; 6.960 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 6.123 ; 6.146 ; 6.952 ; 6.975 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 6.349 ; 6.394 ; 7.178 ; 7.223 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 6.306 ; 6.309 ; 7.135 ; 7.138 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 6.775 ; 6.900 ; 7.604 ; 7.729 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 6.212 ; 6.257 ; 7.041 ; 7.086 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 6.784 ; 6.863 ; 7.613 ; 7.692 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.735 ; 6.798 ; 7.585 ; 7.648 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 6.367 ; 6.411 ; 7.217 ; 7.261 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.758 ; 6.849 ; 7.608 ; 7.699 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 6.751 ; 6.819 ; 7.601 ; 7.669 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 7.160 ; 7.329 ; 8.010 ; 8.179 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 6.905 ; 7.051 ; 7.755 ; 7.901 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 6.925 ; 7.055 ; 7.775 ; 7.905 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.255 ; 6.311 ; 7.105 ; 7.161 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 6.254 ; 6.295 ; 7.104 ; 7.145 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 6.132 ; 6.140 ; 6.982 ; 6.990 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 6.132 ; 6.155 ; 6.982 ; 7.005 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 6.358 ; 6.403 ; 7.208 ; 7.253 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 6.315 ; 6.318 ; 7.165 ; 7.168 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 6.784 ; 6.909 ; 7.634 ; 7.759 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 6.221 ; 6.266 ; 7.071 ; 7.116 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 6.793 ; 6.872 ; 7.643 ; 7.722 ;
+------------+---------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 47.254 ; 0.186 ; 48.632   ; 0.579   ; 49.286              ;
;  altera_reserved_tck ; 47.254 ; 0.186 ; 48.632   ; 0.579   ; 49.286              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.180 ; 3.469 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.757 ; 6.985 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.668  ; 0.436  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.529 ; -0.955 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.773 ; 12.789 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.753 ; 6.548 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 18.453 ; 18.394 ; 19.041 ; 18.991 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 18.096 ; 18.109 ; 18.706 ; 18.719 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 19.059 ; 19.109 ; 19.695 ; 19.746 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 18.841 ; 18.779 ; 19.460 ; 19.406 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 19.257 ; 19.165 ; 19.813 ; 19.850 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 19.157 ; 19.126 ; 19.779 ; 19.757 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 19.243 ; 19.095 ; 19.864 ; 19.727 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 19.722 ; 19.590 ; 20.343 ; 20.216 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 15.393 ; 15.314 ; 15.966 ; 15.893 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 15.345 ; 15.228 ; 15.935 ; 15.809 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 15.295 ; 15.183 ; 15.840 ; 15.750 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 16.027 ; 15.950 ; 16.654 ; 16.586 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 16.331 ; 16.216 ; 16.975 ; 16.865 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 15.680 ; 15.584 ; 16.260 ; 16.164 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 16.075 ; 16.029 ; 16.665 ; 16.619 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 12.921 ; 12.769 ; 13.483 ; 13.331 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 18.047 ; 17.988 ; 18.580 ; 18.530 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 17.690 ; 17.703 ; 18.245 ; 18.258 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 18.653 ; 18.703 ; 19.234 ; 19.285 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 18.435 ; 18.373 ; 18.999 ; 18.945 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 18.851 ; 18.759 ; 19.352 ; 19.389 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 18.751 ; 18.720 ; 19.318 ; 19.296 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 18.837 ; 18.689 ; 19.403 ; 19.266 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 19.316 ; 19.184 ; 19.882 ; 19.755 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 14.987 ; 14.908 ; 15.505 ; 15.432 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 14.939 ; 14.822 ; 15.474 ; 15.348 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 14.889 ; 14.777 ; 15.379 ; 15.289 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 15.621 ; 15.544 ; 16.193 ; 16.125 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 15.925 ; 15.810 ; 16.514 ; 16.404 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 15.274 ; 15.178 ; 15.799 ; 15.703 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 15.669 ; 15.623 ; 16.204 ; 16.158 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 12.515 ; 12.363 ; 13.022 ; 12.870 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 18.374 ; 18.315 ; 18.926 ; 18.876 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 18.017 ; 18.030 ; 18.591 ; 18.604 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 18.980 ; 19.030 ; 19.580 ; 19.631 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 18.762 ; 18.700 ; 19.345 ; 19.291 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 19.178 ; 19.086 ; 19.698 ; 19.735 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 19.078 ; 19.047 ; 19.664 ; 19.642 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 19.164 ; 19.016 ; 19.749 ; 19.612 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 19.643 ; 19.511 ; 20.228 ; 20.101 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 15.314 ; 15.235 ; 15.851 ; 15.778 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 15.266 ; 15.149 ; 15.820 ; 15.694 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 15.216 ; 15.104 ; 15.725 ; 15.635 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 15.948 ; 15.871 ; 16.539 ; 16.471 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 16.252 ; 16.137 ; 16.860 ; 16.750 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 15.601 ; 15.505 ; 16.145 ; 16.049 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 15.996 ; 15.950 ; 16.550 ; 16.504 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 12.842 ; 12.690 ; 13.368 ; 13.216 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 18.090 ; 18.031 ; 18.625 ; 18.575 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 17.733 ; 17.746 ; 18.290 ; 18.303 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 18.696 ; 18.746 ; 19.279 ; 19.330 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 18.478 ; 18.416 ; 19.044 ; 18.990 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 18.894 ; 18.802 ; 19.397 ; 19.434 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 18.794 ; 18.763 ; 19.363 ; 19.341 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 18.880 ; 18.732 ; 19.448 ; 19.311 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 19.359 ; 19.227 ; 19.927 ; 19.800 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 15.030 ; 14.951 ; 15.550 ; 15.477 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 14.982 ; 14.865 ; 15.519 ; 15.393 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 14.932 ; 14.820 ; 15.424 ; 15.334 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 15.664 ; 15.587 ; 16.238 ; 16.170 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 15.968 ; 15.853 ; 16.559 ; 16.449 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 15.317 ; 15.221 ; 15.844 ; 15.748 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 15.712 ; 15.666 ; 16.249 ; 16.203 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 12.558 ; 12.406 ; 13.067 ; 12.915 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 18.476 ; 18.417 ; 19.035 ; 18.985 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 18.119 ; 18.132 ; 18.700 ; 18.713 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 19.082 ; 19.132 ; 19.689 ; 19.740 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 18.864 ; 18.802 ; 19.454 ; 19.400 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 19.280 ; 19.188 ; 19.807 ; 19.844 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 19.180 ; 19.149 ; 19.773 ; 19.751 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 19.266 ; 19.118 ; 19.858 ; 19.721 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 19.745 ; 19.613 ; 20.337 ; 20.210 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 15.416 ; 15.337 ; 15.960 ; 15.887 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 15.368 ; 15.251 ; 15.929 ; 15.803 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 15.318 ; 15.206 ; 15.834 ; 15.744 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 16.050 ; 15.973 ; 16.648 ; 16.580 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 16.354 ; 16.239 ; 16.969 ; 16.859 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 15.703 ; 15.607 ; 16.254 ; 16.158 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 16.098 ; 16.052 ; 16.659 ; 16.613 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 12.944 ; 12.792 ; 13.477 ; 13.325 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 18.218 ; 18.159 ; 18.772 ; 18.722 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 17.861 ; 17.874 ; 18.437 ; 18.450 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 18.824 ; 18.874 ; 19.426 ; 19.477 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 18.606 ; 18.544 ; 19.191 ; 19.137 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 19.022 ; 18.930 ; 19.544 ; 19.581 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 18.922 ; 18.891 ; 19.510 ; 19.488 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 19.008 ; 18.860 ; 19.595 ; 19.458 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 19.487 ; 19.355 ; 20.074 ; 19.947 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 15.158 ; 15.079 ; 15.697 ; 15.624 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 15.110 ; 14.993 ; 15.666 ; 15.540 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 15.060 ; 14.948 ; 15.571 ; 15.481 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 15.792 ; 15.715 ; 16.385 ; 16.317 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 16.096 ; 15.981 ; 16.706 ; 16.596 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 15.445 ; 15.349 ; 15.991 ; 15.895 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 15.840 ; 15.794 ; 16.396 ; 16.350 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 12.686 ; 12.534 ; 13.214 ; 13.062 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 18.469 ; 18.410 ; 19.011 ; 18.961 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 18.112 ; 18.125 ; 18.676 ; 18.689 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 19.075 ; 19.125 ; 19.665 ; 19.716 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 18.857 ; 18.795 ; 19.430 ; 19.376 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 19.273 ; 19.181 ; 19.783 ; 19.820 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 19.173 ; 19.142 ; 19.749 ; 19.727 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 19.259 ; 19.111 ; 19.834 ; 19.697 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 19.738 ; 19.606 ; 20.313 ; 20.186 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 15.409 ; 15.330 ; 15.936 ; 15.863 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 15.361 ; 15.244 ; 15.905 ; 15.779 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 15.311 ; 15.199 ; 15.810 ; 15.720 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 16.043 ; 15.966 ; 16.624 ; 16.556 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 16.347 ; 16.232 ; 16.945 ; 16.835 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 15.696 ; 15.600 ; 16.230 ; 16.134 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 16.091 ; 16.045 ; 16.635 ; 16.589 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 12.937 ; 12.785 ; 13.453 ; 13.301 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 18.436 ; 18.377 ; 19.034 ; 18.984 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 18.079 ; 18.092 ; 18.699 ; 18.712 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 19.042 ; 19.092 ; 19.688 ; 19.739 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 18.824 ; 18.762 ; 19.453 ; 19.399 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 19.240 ; 19.148 ; 19.806 ; 19.843 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 19.140 ; 19.109 ; 19.772 ; 19.750 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 19.226 ; 19.078 ; 19.857 ; 19.720 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 19.705 ; 19.573 ; 20.336 ; 20.209 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 15.376 ; 15.297 ; 15.959 ; 15.886 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 15.328 ; 15.211 ; 15.928 ; 15.802 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 15.278 ; 15.166 ; 15.833 ; 15.743 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 16.010 ; 15.933 ; 16.647 ; 16.579 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 16.314 ; 16.199 ; 16.968 ; 16.858 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 15.663 ; 15.567 ; 16.253 ; 16.157 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 16.058 ; 16.012 ; 16.658 ; 16.612 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 12.904 ; 12.752 ; 13.476 ; 13.324 ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 6.735 ; 6.798 ; 7.596 ; 7.659 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 6.367 ; 6.411 ; 7.228 ; 7.272 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 6.758 ; 6.849 ; 7.619 ; 7.710 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 6.751 ; 6.819 ; 7.612 ; 7.680 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 7.160 ; 7.329 ; 8.021 ; 8.190 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 6.905 ; 7.051 ; 7.766 ; 7.912 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 6.925 ; 7.055 ; 7.786 ; 7.916 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 6.255 ; 6.311 ; 7.116 ; 7.172 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 6.254 ; 6.295 ; 7.115 ; 7.156 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 6.132 ; 6.140 ; 6.993 ; 7.001 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 6.132 ; 6.155 ; 6.993 ; 7.016 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 6.358 ; 6.403 ; 7.219 ; 7.264 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 6.315 ; 6.318 ; 7.176 ; 7.179 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 6.784 ; 6.909 ; 7.645 ; 7.770 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 6.221 ; 6.266 ; 7.082 ; 7.127 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 6.793 ; 6.872 ; 7.654 ; 7.733 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 6.470 ; 6.533 ; 7.264 ; 7.327 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 6.102 ; 6.146 ; 6.896 ; 6.940 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 6.493 ; 6.584 ; 7.287 ; 7.378 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 6.486 ; 6.554 ; 7.280 ; 7.348 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 6.895 ; 7.064 ; 7.689 ; 7.858 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 6.640 ; 6.786 ; 7.434 ; 7.580 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 6.660 ; 6.790 ; 7.454 ; 7.584 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 5.990 ; 6.046 ; 6.784 ; 6.840 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 5.989 ; 6.030 ; 6.783 ; 6.824 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 5.867 ; 5.875 ; 6.661 ; 6.669 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 5.867 ; 5.890 ; 6.661 ; 6.684 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 6.093 ; 6.138 ; 6.887 ; 6.932 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 6.050 ; 6.053 ; 6.844 ; 6.847 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 6.519 ; 6.644 ; 7.313 ; 7.438 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 5.956 ; 6.001 ; 6.750 ; 6.795 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 6.528 ; 6.607 ; 7.322 ; 7.401 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 6.645 ; 6.708 ; 7.463 ; 7.526 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 6.277 ; 6.321 ; 7.095 ; 7.139 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 6.668 ; 6.759 ; 7.486 ; 7.577 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 6.661 ; 6.729 ; 7.479 ; 7.547 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 7.070 ; 7.239 ; 7.888 ; 8.057 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 6.815 ; 6.961 ; 7.633 ; 7.779 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 6.835 ; 6.965 ; 7.653 ; 7.783 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 6.165 ; 6.221 ; 6.983 ; 7.039 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 6.164 ; 6.205 ; 6.982 ; 7.023 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 6.042 ; 6.050 ; 6.860 ; 6.868 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 6.042 ; 6.065 ; 6.860 ; 6.883 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 6.268 ; 6.313 ; 7.086 ; 7.131 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 6.225 ; 6.228 ; 7.043 ; 7.046 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 6.694 ; 6.819 ; 7.512 ; 7.637 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 6.131 ; 6.176 ; 6.949 ; 6.994 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 6.703 ; 6.782 ; 7.521 ; 7.600 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 6.504 ; 6.567 ; 7.305 ; 7.368 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 6.136 ; 6.180 ; 6.937 ; 6.981 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 6.527 ; 6.618 ; 7.328 ; 7.419 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 6.520 ; 6.588 ; 7.321 ; 7.389 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 6.929 ; 7.098 ; 7.730 ; 7.899 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 6.674 ; 6.820 ; 7.475 ; 7.621 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 6.694 ; 6.824 ; 7.495 ; 7.625 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 6.024 ; 6.080 ; 6.825 ; 6.881 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 6.023 ; 6.064 ; 6.824 ; 6.865 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 5.901 ; 5.909 ; 6.702 ; 6.710 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 5.901 ; 5.924 ; 6.702 ; 6.725 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 6.127 ; 6.172 ; 6.928 ; 6.973 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 6.084 ; 6.087 ; 6.885 ; 6.888 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 6.553 ; 6.678 ; 7.354 ; 7.479 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 5.990 ; 6.035 ; 6.791 ; 6.836 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 6.562 ; 6.641 ; 7.363 ; 7.442 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 6.754 ; 6.817 ; 7.578 ; 7.641 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 6.386 ; 6.430 ; 7.210 ; 7.254 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 6.777 ; 6.868 ; 7.601 ; 7.692 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 6.770 ; 6.838 ; 7.594 ; 7.662 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 7.179 ; 7.348 ; 8.003 ; 8.172 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 6.924 ; 7.070 ; 7.748 ; 7.894 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 6.944 ; 7.074 ; 7.768 ; 7.898 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 6.274 ; 6.330 ; 7.098 ; 7.154 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 6.273 ; 6.314 ; 7.097 ; 7.138 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 6.151 ; 6.159 ; 6.975 ; 6.983 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 6.151 ; 6.174 ; 6.975 ; 6.998 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 6.377 ; 6.422 ; 7.201 ; 7.246 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 6.334 ; 6.337 ; 7.158 ; 7.161 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 6.803 ; 6.928 ; 7.627 ; 7.752 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 6.240 ; 6.285 ; 7.064 ; 7.109 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 6.812 ; 6.891 ; 7.636 ; 7.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 6.585 ; 6.648 ; 7.399 ; 7.462 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 6.217 ; 6.261 ; 7.031 ; 7.075 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 6.608 ; 6.699 ; 7.422 ; 7.513 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 6.601 ; 6.669 ; 7.415 ; 7.483 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 7.010 ; 7.179 ; 7.824 ; 7.993 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 6.755 ; 6.901 ; 7.569 ; 7.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 6.775 ; 6.905 ; 7.589 ; 7.719 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 6.105 ; 6.161 ; 6.919 ; 6.975 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 6.104 ; 6.145 ; 6.918 ; 6.959 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 5.982 ; 5.990 ; 6.796 ; 6.804 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 5.982 ; 6.005 ; 6.796 ; 6.819 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 6.208 ; 6.253 ; 7.022 ; 7.067 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 6.165 ; 6.168 ; 6.979 ; 6.982 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 6.634 ; 6.759 ; 7.448 ; 7.573 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 6.071 ; 6.116 ; 6.885 ; 6.930 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 6.643 ; 6.722 ; 7.457 ; 7.536 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 6.726 ; 6.789 ; 7.555 ; 7.618 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 6.358 ; 6.402 ; 7.187 ; 7.231 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 6.749 ; 6.840 ; 7.578 ; 7.669 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 6.742 ; 6.810 ; 7.571 ; 7.639 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 7.151 ; 7.320 ; 7.980 ; 8.149 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 6.896 ; 7.042 ; 7.725 ; 7.871 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 6.916 ; 7.046 ; 7.745 ; 7.875 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 6.246 ; 6.302 ; 7.075 ; 7.131 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 6.245 ; 6.286 ; 7.074 ; 7.115 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 6.123 ; 6.131 ; 6.952 ; 6.960 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 6.123 ; 6.146 ; 6.952 ; 6.975 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 6.349 ; 6.394 ; 7.178 ; 7.223 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 6.306 ; 6.309 ; 7.135 ; 7.138 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 6.775 ; 6.900 ; 7.604 ; 7.729 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 6.212 ; 6.257 ; 7.041 ; 7.086 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 6.784 ; 6.863 ; 7.613 ; 7.692 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.735 ; 6.798 ; 7.585 ; 7.648 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 6.367 ; 6.411 ; 7.217 ; 7.261 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.758 ; 6.849 ; 7.608 ; 7.699 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 6.751 ; 6.819 ; 7.601 ; 7.669 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 7.160 ; 7.329 ; 8.010 ; 8.179 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 6.905 ; 7.051 ; 7.755 ; 7.901 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 6.925 ; 7.055 ; 7.775 ; 7.905 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.255 ; 6.311 ; 7.105 ; 7.161 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 6.254 ; 6.295 ; 7.104 ; 7.145 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 6.132 ; 6.140 ; 6.982 ; 6.990 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 6.132 ; 6.155 ; 6.982 ; 7.005 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 6.358 ; 6.403 ; 7.208 ; 7.253 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 6.315 ; 6.318 ; 7.165 ; 7.168 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 6.784 ; 6.909 ; 7.634 ; 7.759 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 6.221 ; 6.266 ; 7.071 ; 7.116 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 6.793 ; 6.872 ; 7.643 ; 7.722 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vtune               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_out             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; beep_out            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; motor               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; I_SW_0                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SW_1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DP               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DM               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_PS2_KBCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_PS2_KBDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_CLK_50M               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_nRESET                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; y_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; y_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; y_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; y_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; c_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; c_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; c_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; c_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; debug[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.153 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.153 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; y_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; y_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; y_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; y_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; c_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; c_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; c_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; c_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; debug[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.0651 V           ; 0.234 V                              ; 0.087 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.0651 V          ; 0.234 V                             ; 0.087 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2018     ; 0        ; 22       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2018     ; 0        ; 22       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 61       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 61       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 3665  ; 3665 ;
; Unconstrained Output Ports      ; 40    ; 40   ;
; Unconstrained Output Port Paths ; 1546  ; 1546 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File rtl/altip/alt_vram_16.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/altip/alt_vram_16.qip
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 22 17:51:10 2012
Info: Command: quartus_sta pc-8001onDE0 -c pc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332125): Found combinational loop of 340 nodes
    Warning (332126): Node "Z80|i[3]~8|combout"
    Warning (332126): Node "Z80|comb~20|datab"
    Warning (332126): Node "Z80|comb~20|combout"
    Warning (332126): Node "Z80|comb~23|dataa"
    Warning (332126): Node "Z80|comb~23|combout"
    Warning (332126): Node "Z80|comb~24|datad"
    Warning (332126): Node "Z80|comb~24|combout"
    Warning (332126): Node "Z80|selal[0]~1|datad"
    Warning (332126): Node "Z80|selal[0]~1|combout"
    Warning (332126): Node "Z80|selah[0]~1|datac"
    Warning (332126): Node "Z80|selah[0]~1|combout"
    Warning (332126): Node "Z80|Mux8~0|datac"
    Warning (332126): Node "Z80|Mux8~0|combout"
    Warning (332126): Node "Z80|Mux8~1|datad"
    Warning (332126): Node "Z80|Mux8~1|combout"
    Warning (332126): Node "w_ram_ce~1|datad"
    Warning (332126): Node "w_ram_ce~1|combout"
    Warning (332126): Node "w_ram_ce~2|datad"
    Warning (332126): Node "w_ram_ce~2|combout"
    Warning (332126): Node "cpu_data_in[7]~2|dataa"
    Warning (332126): Node "cpu_data_in[7]~2|combout"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|datab"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|combout"
    Warning (332126): Node "Z80|Decoder0~8|datac"
    Warning (332126): Node "Z80|Decoder0~8|combout"
    Warning (332126): Node "Z80|selah[1]~2|datab"
    Warning (332126): Node "Z80|selah[1]~2|combout"
    Warning (332126): Node "Z80|selah[1]~3|datac"
    Warning (332126): Node "Z80|selah[1]~3|combout"
    Warning (332126): Node "Z80|Mux8~0|datab"
    Warning (332126): Node "Z80|Mux8~2|datad"
    Warning (332126): Node "Z80|Mux8~2|combout"
    Warning (332126): Node "Z80|Mux8~3|datac"
    Warning (332126): Node "Z80|Mux8~3|combout"
    Warning (332126): Node "w_ram_ce~1|dataa"
    Warning (332126): Node "Z80|Mux8~3|datab"
    Warning (332126): Node "Z80|i[7]~3|datac"
    Warning (332126): Node "Z80|i[7]~3|combout"
    Warning (332126): Node "Z80|comb~16|datab"
    Warning (332126): Node "Z80|comb~16|combout"
    Warning (332126): Node "Z80|comb~18|datac"
    Warning (332126): Node "Z80|comb~18|combout"
    Warning (332126): Node "Z80|comb~19|datab"
    Warning (332126): Node "Z80|comb~19|combout"
    Warning (332126): Node "Z80|sela_hl~2|datac"
    Warning (332126): Node "Z80|sela_hl~2|combout"
    Warning (332126): Node "Z80|selal[1]~0|dataa"
    Warning (332126): Node "Z80|selal[1]~0|combout"
    Warning (332126): Node "Z80|selah[1]~3|dataa"
    Warning (332126): Node "Z80|selal[2]~6|datab"
    Warning (332126): Node "Z80|selal[2]~6|combout"
    Warning (332126): Node "w_ram_ce~1|datac"
    Warning (332126): Node "Z80|i_setres_hl~0|datab"
    Warning (332126): Node "Z80|i_setres_hl~0|combout"
    Warning (332126): Node "Z80|comb~15|datac"
    Warning (332126): Node "Z80|comb~15|combout"
    Warning (332126): Node "Z80|comb~19|datad"
    Warning (332126): Node "Z80|i_rs_hl~0|datad"
    Warning (332126): Node "Z80|i_rs_hl~0|combout"
    Warning (332126): Node "Z80|comb~15|datad"
    Warning (332126): Node "Z80|al_hl~0|datad"
    Warning (332126): Node "Z80|al_hl~0|combout"
    Warning (332126): Node "Z80|comb~19|datac"
    Warning (332126): Node "Z80|i_halt~0|datab"
    Warning (332126): Node "Z80|i_halt~0|combout"
    Warning (332126): Node "Z80|comb~14|dataa"
    Warning (332126): Node "Z80|comb~14|combout"
    Warning (332126): Node "Z80|sela_hl~2|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|combout"
    Warning (332126): Node "Z80|comb~26|datac"
    Warning (332126): Node "Z80|comb~26|combout"
    Warning (332126): Node "Z80|reg_l|q~2|datac"
    Warning (332126): Node "Z80|reg_l|q~2|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|datab"
    Warning (332126): Node "Z80|reg_h|Mux0~0|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~1|dataa"
    Warning (332126): Node "Z80|reg_h|Mux0~1|combout"
    Warning (332126): Node "Z80|Mux8~0|datad"
    Warning (332126): Node "Z80|reg_h|Mux0~1|datad"
    Warning (332126): Node "Z80|reg_l|q~1|datac"
    Warning (332126): Node "Z80|reg_l|q~1|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|datac"
    Warning (332126): Node "Z80|i_ldhlr~0|dataa"
    Warning (332126): Node "Z80|i_ldhlr~0|combout"
    Warning (332126): Node "Z80|comb~26|datab"
    Warning (332126): Node "Z80|comb~13|datab"
    Warning (332126): Node "Z80|comb~13|combout"
    Warning (332126): Node "Z80|i_cpblock|datac"
    Warning (332126): Node "Z80|i_cpblock|combout"
    Warning (332126): Node "Z80|comb~18|datab"
    Warning (332126): Node "Z80|sela_hl~0|datac"
    Warning (332126): Node "Z80|sela_hl~0|combout"
    Warning (332126): Node "Z80|sela_hl~1|datab"
    Warning (332126): Node "Z80|sela_hl~1|combout"
    Warning (332126): Node "Z80|sela_hl~2|datab"
    Warning (332126): Node "Z80|i_inblock|datac"
    Warning (332126): Node "Z80|i_inblock|combout"
    Warning (332126): Node "Z80|sela_hl~1|datac"
    Warning (332126): Node "Z80|i_ldblock|datac"
    Warning (332126): Node "Z80|i_ldblock|combout"
    Warning (332126): Node "Z80|sela_de~0|datac"
    Warning (332126): Node "Z80|sela_de~0|combout"
    Warning (332126): Node "Z80|sela_de~1|datac"
    Warning (332126): Node "Z80|sela_de~1|combout"
    Warning (332126): Node "Z80|selal[0]~1|dataa"
    Warning (332126): Node "Z80|selal[2]~6|dataa"
    Warning (332126): Node "Z80|xy3|datab"
    Warning (332126): Node "Z80|xy3|combout"
    Warning (332126): Node "Z80|selal[2]~5|datad"
    Warning (332126): Node "Z80|selal[2]~5|combout"
    Warning (332126): Node "Z80|selal[2]~6|datac"
    Warning (332126): Node "Z80|hv2~0|datab"
    Warning (332126): Node "Z80|hv2~0|combout"
    Warning (332126): Node "Z80|incdec8|datab"
    Warning (332126): Node "Z80|incdec8|combout"
    Warning (332126): Node "Z80|comb~15|dataa"
    Warning (332126): Node "Z80|comb~14|datab"
    Warning (332126): Node "Z80|i_ldade~0|datad"
    Warning (332126): Node "Z80|i_ldade~0|combout"
    Warning (332126): Node "Z80|comb~69|datab"
    Warning (332126): Node "Z80|comb~69|combout"
    Warning (332126): Node "Z80|selah[0]~0|datac"
    Warning (332126): Node "Z80|selah[0]~0|combout"
    Warning (332126): Node "Z80|selah[0]~1|datab"
    Warning (332126): Node "Z80|sela_de~0|dataa"
    Warning (332126): Node "Z80|selal[2]~4|dataa"
    Warning (332126): Node "Z80|selal[2]~4|combout"
    Warning (332126): Node "Z80|selal[2]~6|datad"
    Warning (332126): Node "Z80|sela_de~1|dataa"
    Warning (332126): Node "Z80|comb~25|dataa"
    Warning (332126): Node "Z80|comb~25|combout"
    Warning (332126): Node "Z80|selah[0]~0|datab"
    Warning (332126): Node "Z80|comb~68|datab"
    Warning (332126): Node "Z80|comb~68|combout"
    Warning (332126): Node "Z80|comb~23|datab"
    Warning (332126): Node "Z80|selah[1]~2|datac"
    Warning (332126): Node "Z80|imm2~0|dataa"
    Warning (332126): Node "Z80|imm2~0|combout"
    Warning (332126): Node "Z80|comb~22|datab"
    Warning (332126): Node "Z80|comb~22|combout"
    Warning (332126): Node "Z80|comb~23|datad"
    Warning (332126): Node "Z80|comb~22|datad"
    Warning (332126): Node "Z80|i_ret~2|datad"
    Warning (332126): Node "Z80|i_ret~2|combout"
    Warning (332126): Node "Z80|comb~21|datac"
    Warning (332126): Node "Z80|comb~21|combout"
    Warning (332126): Node "Z80|comb~23|datac"
    Warning (332126): Node "Z80|i_exsphl|datad"
    Warning (332126): Node "Z80|i_exsphl|combout"
    Warning (332126): Node "Z80|comb~21|dataa"
    Warning (332126): Node "Z80|comb~17|datad"
    Warning (332126): Node "Z80|comb~17|combout"
    Warning (332126): Node "Z80|i_rd|datab"
    Warning (332126): Node "Z80|i_rd|combout"
    Warning (332126): Node "Z80|comb~18|datad"
    Warning (332126): Node "Z80|selal[2]~3|datab"
    Warning (332126): Node "Z80|selal[2]~3|combout"
    Warning (332126): Node "Z80|selal[2]~4|datac"
    Warning (332126): Node "Z80|i_ldnndd|dataa"
    Warning (332126): Node "Z80|i_ldnndd|combout"
    Warning (332126): Node "Z80|comb~25|datad"
    Warning (332126): Node "Z80|retin~0|datad"
    Warning (332126): Node "Z80|retin~0|combout"
    Warning (332126): Node "Z80|comb~21|datad"
    Warning (332126): Node "Z80|i_lddd_nn|datab"
    Warning (332126): Node "Z80|i_lddd_nn|combout"
    Warning (332126): Node "Z80|selah[0]~0|dataa"
    Warning (332126): Node "cpu_data_in[6]~3|dataa"
    Warning (332126): Node "cpu_data_in[6]~3|combout"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|combout"
    Warning (332126): Node "Z80|i[6]~4|datac"
    Warning (332126): Node "Z80|i[6]~4|combout"
    Warning (332126): Node "Z80|comb~16|datac"
    Warning (332126): Node "Z80|i_rs_hl~0|dataa"
    Warning (332126): Node "Z80|al_hl~0|dataa"
    Warning (332126): Node "Z80|Decoder0~8|datad"
    Warning (332126): Node "Z80|i_halt~0|datac"
    Warning (332126): Node "Z80|comb~13|datac"
    Warning (332126): Node "Z80|hv2~0|datac"
    Warning (332126): Node "Z80|comb~68|datac"
    Warning (332126): Node "Z80|comb~17|datac"
    Warning (332126): Node "cpu_data_in[1]~0|datab"
    Warning (332126): Node "cpu_data_in[1]~0|combout"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|datab"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|combout"
    Warning (332126): Node "Z80|i[1]~1|datab"
    Warning (332126): Node "Z80|i[1]~1|combout"
    Warning (332126): Node "Z80|incdec8|datad"
    Warning (332126): Node "Z80|i_cpblock|dataa"
    Warning (332126): Node "Z80|comb~20|datac"
    Warning (332126): Node "Z80|sela_hl~0|dataa"
    Warning (332126): Node "Z80|i_inblock|dataa"
    Warning (332126): Node "Z80|Decoder2~1|datab"
    Warning (332126): Node "Z80|Decoder2~1|combout"
    Warning (332126): Node "Z80|i_setres_hl~0|dataa"
    Warning (332126): Node "Z80|i_rs_hl~0|datac"
    Warning (332126): Node "Z80|al_hl~0|datab"
    Warning (332126): Node "Z80|comb~18|dataa"
    Warning (332126): Node "Z80|comb~14|datac"
    Warning (332126): Node "Z80|i_ldrhl~1|datac"
    Warning (332126): Node "Z80|i_ldhlr~0|datac"
    Warning (332126): Node "Z80|i_ldblock|dataa"
    Warning (332126): Node "Z80|i_neg~0|datab"
    Warning (332126): Node "Z80|i_neg~0|combout"
    Warning (332126): Node "Z80|imm2~0|datac"
    Warning (332126): Node "Z80|Decoder2~2|datab"
    Warning (332126): Node "Z80|Decoder2~2|combout"
    Warning (332126): Node "Z80|i_rd|datad"
    Warning (332126): Node "Z80|comb~22|dataa"
    Warning (332126): Node "Z80|Decoder2~5|datab"
    Warning (332126): Node "Z80|Decoder2~5|combout"
    Warning (332126): Node "Z80|imm2~0|datab"
    Warning (332126): Node "Z80|retin~0|dataa"
    Warning (332126): Node "Z80|xy3|datad"
    Warning (332126): Node "Z80|Decoder2~6|datab"
    Warning (332126): Node "Z80|Decoder2~6|combout"
    Warning (332126): Node "Z80|selal[2]~3|dataa"
    Warning (332126): Node "Z80|i_ldade~0|dataa"
    Warning (332126): Node "Z80|Decoder2~3|datab"
    Warning (332126): Node "Z80|Decoder2~3|combout"
    Warning (332126): Node "Z80|selal[2]~3|datad"
    Warning (332126): Node "Z80|i_ret~2|datab"
    Warning (332126): Node "Z80|Decoder2~4|datab"
    Warning (332126): Node "Z80|Decoder2~4|combout"
    Warning (332126): Node "Z80|i_ldnndd|datac"
    Warning (332126): Node "Z80|selah[1]~3|datab"
    Warning (332126): Node "Z80|i_exsphl|dataa"
    Warning (332126): Node "Z80|i_lddd_nn|dataa"
    Warning (332126): Node "cpu_data_in[2]~5|datab"
    Warning (332126): Node "cpu_data_in[2]~5|combout"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|combout"
    Warning (332126): Node "Z80|i[2]~6|datac"
    Warning (332126): Node "Z80|i[2]~6|combout"
    Warning (332126): Node "Z80|incdec8|datac"
    Warning (332126): Node "Z80|i_cpblock|datab"
    Warning (332126): Node "Z80|comb~20|dataa"
    Warning (332126): Node "Z80|sela_hl~0|datab"
    Warning (332126): Node "Z80|i_inblock|datab"
    Warning (332126): Node "Z80|Decoder2~1|dataa"
    Warning (332126): Node "Z80|i_ldblock|datab"
    Warning (332126): Node "Z80|i_neg~0|dataa"
    Warning (332126): Node "Z80|Decoder2~2|dataa"
    Warning (332126): Node "Z80|Decoder2~5|dataa"
    Warning (332126): Node "Z80|xy3|datac"
    Warning (332126): Node "Z80|Decoder2~6|dataa"
    Warning (332126): Node "Z80|i_ldade~0|datac"
    Warning (332126): Node "Z80|Decoder2~3|dataa"
    Warning (332126): Node "Z80|Decoder2~4|dataa"
    Warning (332126): Node "cpu_data_in[4]~6|datad"
    Warning (332126): Node "cpu_data_in[4]~6|combout"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|datab"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|combout"
    Warning (332126): Node "Z80|i[4]~7|datac"
    Warning (332126): Node "Z80|i[4]~7|combout"
    Warning (332126): Node "Z80|comb~69|datad"
    Warning (332126): Node "Z80|Decoder1~8|datad"
    Warning (332126): Node "Z80|Decoder1~8|combout"
    Warning (332126): Node "Z80|comb~15|datab"
    Warning (332126): Node "Z80|comb~14|datad"
    Warning (332126): Node "Z80|i_ldrhl~1|datad"
    Warning (332126): Node "Z80|i_ldhlr~0|datad"
    Warning (332126): Node "Z80|Decoder1~11|datad"
    Warning (332126): Node "Z80|Decoder1~11|combout"
    Warning (332126): Node "Z80|selah[1]~2|datad"
    Warning (332126): Node "Z80|sela_de~0|datad"
    Warning (332126): Node "Z80|Decoder1~15|datab"
    Warning (332126): Node "Z80|Decoder1~15|combout"
    Warning (332126): Node "Z80|selal[2]~4|datad"
    Warning (332126): Node "Z80|i_ret~2|datac"
    Warning (332126): Node "Z80|Decoder1~12|datad"
    Warning (332126): Node "Z80|Decoder1~12|combout"
    Warning (332126): Node "Z80|selah[1]~2|dataa"
    Warning (332126): Node "Z80|sela_de~1|datad"
    Warning (332126): Node "Z80|Decoder1~10|datad"
    Warning (332126): Node "Z80|Decoder1~10|combout"
    Warning (332126): Node "Z80|imm2~0|datad"
    Warning (332126): Node "Z80|Decoder1~9|datad"
    Warning (332126): Node "Z80|Decoder1~9|combout"
    Warning (332126): Node "Z80|comb~25|datac"
    Warning (332126): Node "Z80|i_exsphl|datab"
    Warning (332126): Node "Z80|comb~67|datad"
    Warning (332126): Node "Z80|comb~67|combout"
    Warning (332126): Node "Z80|i_rd|datac"
    Warning (332126): Node "Z80|retin~0|datac"
    Warning (332126): Node "cpu_data_in[5]~1|dataa"
    Warning (332126): Node "cpu_data_in[5]~1|combout"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|datad"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|combout"
    Warning (332126): Node "Z80|Decoder1~15|dataa"
    Warning (332126): Node "Z80|comb~67|datac"
    Warning (332126): Node "Z80|i[5]~2|datac"
    Warning (332126): Node "Z80|i[5]~2|combout"
    Warning (332126): Node "Z80|comb~69|datac"
    Warning (332126): Node "Z80|Decoder1~8|datab"
    Warning (332126): Node "Z80|Decoder1~11|dataa"
    Warning (332126): Node "Z80|comb~13|datad"
    Warning (332126): Node "Z80|Decoder1~12|datab"
    Warning (332126): Node "Z80|Decoder1~10|datab"
    Warning (332126): Node "Z80|Decoder1~9|datac"
    Warning (332126): Node "Z80|retin~0|datab"
    Warning (332126): Node "cpu_data_in[3]~7|datab"
    Warning (332126): Node "cpu_data_in[3]~7|combout"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|combout"
    Warning (332126): Node "Z80|i[3]~8|datab"
    Warning (332126): Node "cpu_data_in[0]~4|dataa"
    Warning (332126): Node "cpu_data_in[0]~4|combout"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|datad"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|combout"
    Warning (332126): Node "Z80|i[0]~5|datad"
    Warning (332126): Node "Z80|i[0]~5|combout"
    Warning (332126): Node "Z80|i_cpblock|datad"
    Warning (332126): Node "Z80|comb~20|datad"
    Warning (332126): Node "Z80|sela_hl~0|datad"
    Warning (332126): Node "Z80|i_inblock|datad"
    Warning (332126): Node "Z80|Decoder2~1|datad"
    Warning (332126): Node "Z80|i_ldblock|datad"
    Warning (332126): Node "Z80|selal[2]~5|datab"
    Warning (332126): Node "Z80|i_neg~0|datad"
    Warning (332126): Node "Z80|Decoder2~2|datad"
    Warning (332126): Node "Z80|Decoder2~5|datad"
    Warning (332126): Node "Z80|Decoder2~6|datad"
    Warning (332126): Node "Z80|i_ldade~0|datab"
    Warning (332126): Node "Z80|Decoder2~3|datac"
    Warning (332126): Node "Z80|Decoder2~4|datad"
    Warning (332126): Node "Z80|Mux8~2|dataa"
    Warning (332126): Node "Z80|Mux8~1|dataa"
    Warning (332126): Node "Z80|selal[1]~0|datad"
    Warning (332126): Node "Z80|comb~69|dataa"
    Warning (332126): Node "Z80|Decoder1~8|dataa"
    Warning (332126): Node "Z80|i_ldnndd|datad"
    Warning (332126): Node "Z80|Decoder1~11|datab"
    Warning (332126): Node "Z80|Decoder1~12|dataa"
    Warning (332126): Node "Z80|Decoder1~10|dataa"
    Warning (332126): Node "Z80|Decoder1~9|dataa"
    Warning (332126): Node "Z80|i_ret~2|dataa"
    Warning (332126): Node "Z80|i_lddd_nn|datad"
Critical Warning (332081): Design contains combinational loop of 340 nodes. Estimating the delays through the loop.
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 47.254
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.254         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.632
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.632         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.057
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.057         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.486
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.486         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 47.607
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.607         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.856
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.856         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.955
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.955         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.426
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.426         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 48.715
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.715         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.555
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.555         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.579         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.286
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.286         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 372 warnings
    Info: Peak virtual memory: 323 megabytes
    Info: Processing ended: Sun Apr 22 17:51:15 2012
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


