
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore plb_sram ...


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred
_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter_
bit.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_adder_bi
t.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter.
vhd" in Library plb_ipif_v1_00_e.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_occ_coun
ter.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_com
mon_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/counter_
bit.vhd" in Library proc_common_v1_00_b.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy
.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_occ_coun
ter_top.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter_
top.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_adder.vh
d" in Library plb_ipif_v1_00_e.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_dly1_mux
.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_c
ntr.vhd" in Library plb_ipif_v1_00_e.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.v
hd" in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.
vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.
vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo
2.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/counter.
vhd" in Library proc_common_v1_00_b.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_b/hdl/vhdl/ipif_pkg
.vhd" in Library ipif_common_v1_00_b.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/ipif_contro
l_wr.vhd" in Library plb_ipif_v1_00_e.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/wrpfifo_dp_
cntl.vhd" in Library plb_ipif_v1_00_e.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_dpram_se
lect.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/srl16_fifo.
vhd" in Library plb_ipif_v1_00_e.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/ipif_contro
l_rd.vhd" in Library plb_ipif_v1_00_e.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/rdpfifo_dp_
cntl.vhd" in Library plb_ipif_v1_00_e.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_b/hdl/vhdl/ipif_ste
er.vhd" in Library ipif_common_v1_00_b.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address
_decoder.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/burst_suppo
rt.vhd" in Library plb_ipif_v1_00_e.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/addr_reg_cn
tr_brst_flex.vhd" in Library plb_ipif_v1_00_e.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_slave_a
ttachment_indet.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_ipif_re
set.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_interru
pt_control.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_interrupt_control> compiled.
Entity <plb_interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_sesr_se
ar.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/rdpfifo_top
.vhd" in Library plb_ipif_v1_00_e.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/wrpfifo_top
.vhd" in Library plb_ipif_v1_00_e.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/EDK71/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_ipif.vh
d" in Library plb_ipif_v1_00_e.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/droz/XPS_iBOB_base/pcores/plb_sram_v1_00_a/data/../hdl/vhdl/user_logic.vh
d" in Library plb_sram_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/droz/XPS_iBOB_base/pcores/plb_sram_v1_00_a/data/../hdl/vhdl/plb_sram.vhd"
in Library plb_sram_v1_00_a.
Entity <plb_sram> compiled.
Entity <plb_sram> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
No ProjNavigator support files will be generated at this time ...
No XST synthesis support files will be generated at this time ...
Creating BFM simulation XPS project directory ...
Creating BFM simulation pcores directory ...
Generating BFM simulation testbench pcore ...
Creating testbench pcore plb_sram_tb vhdl source directory ...
Testbench pcore plb_sram_tb vhdl source successfully generated ...
Creating testbench pcore plb_sram_tb data directory ...
Testbench pcore plb_sram_tb pao file successfully generated ...
BFM simulation testbench pcore plb_sram_tb mpd file successfully generated ...
BFM simulation testbench pcore plb_sram_tb successfully generated ...
Generating BFM simulation platform hardware description file (.mhs) ...
BFM simulation test platform successfully generated ...
Creating BFM simulation scripts directory ...
Generating BFM simulation script files ...
BFM simulation script file (run.do) successfully generated ...
BFM simulation script file (wave.do) successfully generated ...
BFM simulation BFL script file (sample.bfl) successfully generated ...
Generating other BFM simulation project files ...
Empty .mss file successfully generated ...
Custom makefile for EDK BFM simulation successfully generated ...
WARNING:MDT - Cannot get EDK simulation library path from registry ...
WARNING:MDT - Cannot get Xilinx simulation library path from registry ...
INFO:MDT - Please compile Xilinx simulation libraries and modify the makefile
   properly before you start BFM simulation ...
Custom makefile for BFM simulation through command line successfully generated
...
BFM simulation README file successfully generated ...
WARNING:MDT - Cannot get EDK simulation library path from registry ...
WARNING:MDT - Cannot get Xilinx simulation library path from registry ...
INFO:MDT - Please compile Xilinx simulation libraries before you start BFM
   simulation ...
BFM simulation XPS project file successfully generated ...
BFM simulation files successfully generated ...
No software driver files will be generated at this time ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard!

Peripheral summary

  top name       : plb_sram
  version        : 1.00.a
  type           : PLB slave
  features       : slave attachement
                   burst and cacheline
                   user address ranges

Address Block Summary

  addr range 0   : C_AR0_BASEADDR
                 : C_AR0_HIGHADDR

File Summary

  - HDL source -
  /home/droz/XPS_iBOB_base/pcores/plb_sram_v1_00_a/hdl
  top entity     : vhdl/plb_sram.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
  /home/droz/XPS_iBOB_base/pcores/plb_sram_v1_00_a/data
  mpd            : plb_sram_v2_1_0.mpd
  pao            : plb_sram_v2_1_0.pao

  - BFM simulation project -
  /home/droz/XPS_iBOB_base/pcores/plb_sram_v1_00_a/devl/bfmsim
  bfm sim help   : README.txt
  bfm platform   : bfm_system.mhs
  dummy mss      : bfm_system.mss
  xps project    : bfm_system.xmp
  xps makefile   : bfm_sim_xps.make
  cmd makefile   : bfm_sim_cmd.make
  run script     : scripts/run.do
  wave script    : scripts/wave.do
  bfl command    : scripts/sample.bfl

  - BFM simulation IP testbench -
/home/droz/XPS_iBOB_base/pcores/plb_sram_v1_00_a/devl/bfmsim/pcores/plb_sram_tb_
v1_00_a
  tb mpd         : data/plb_sram_v2_1_0.mpd
  tb pao         : data/plb_sram_v2_1_0.pao
  testbench      : hdl/vhdl/plb_sram_tb.vhd

  - Misc file -
  /home/droz/XPS_iBOB_base/pcores/plb_sram_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log


