Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 13:09:55 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: mag_gen/valid_data_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: wav_sum_out/first_update_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.352        0.000                      0                 7117        0.003        0.000                      0                 7117        0.538        0.000                       0                  3564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                         1.352        0.000                      0                 5551        0.134        0.000                      0                 5551        2.000        0.000                       0                  2683  
  clk_pixel_clk_wiz_0        2.138        0.000                      0                 1566        0.003        0.000                      0                 1566        5.484        0.000                       0                   870  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        1.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 wav_sum_out/sine_outputs_rawdog_lut_reg[7][4][7]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            wav_sum_out/sine_outputs_weighted_lut_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 4.950ns (58.793%)  route 3.469ns (41.207%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clock/O
                         net (fo=2682, unplaced)      0.584     2.920    wav_sum_out/clk_100mhz
                         FDRE                                         r  wav_sum_out/sine_outputs_rawdog_lut_reg[7][4][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  wav_sum_out/sine_outputs_rawdog_lut_reg[7][4][7]/Q
                         net (fo=1, unplaced)         0.965     4.341    wav_sum_out/sine_outputs_rawdog_lut_reg_n_0_[7][4][7]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.636 r  wav_sum_out/p_0_out__0_i_52/O
                         net (fo=1, unplaced)         0.000     4.636    wav_sum_out/p_0_out__0_i_52_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.881 r  wav_sum_out/p_0_out__0_i_18/O
                         net (fo=1, unplaced)         0.905     5.786    wav_sum_out/sine_outputs_rawdog_lut[7]
                         LUT5 (Prop_lut5_I0_O)        0.298     6.084 r  wav_sum_out/p_0_out__0_i_1/O
                         net (fo=11, unplaced)        0.800     6.884    wav_sum_out/p_0_out__0_i_1_n_0
                         DSP48E1 (Prop_dsp48e1_B[17]_P[0])
                                                      3.656    10.540 r  wav_sum_out/p_0_out__0/P[0]
                         net (fo=40, unplaced)        0.800    11.339    wav_sum_out/p_0_out__0__0[0]
                         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clock/O
                         net (fo=2682, unplaced)      0.439    12.660    wav_sum_out/clk_100mhz
                         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[0][0][0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)       -0.048    12.692    wav_sum_out/sine_outputs_weighted_lut_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  1.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mag_gen/info_gen_i/magnitude/sqrt_inst/x_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            mag_gen/info_gen_i/magnitude/sqrt_inst/ac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clock/O
                         net (fo=2682, unplaced)      0.114     0.686    mag_gen/info_gen_i/magnitude/sqrt_inst/clk_100mhz
                         FDRE                                         r  mag_gen/info_gen_i/magnitude/sqrt_inst/x_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  mag_gen/info_gen_i/magnitude/sqrt_inst/x_reg[30]/Q
                         net (fo=1, unplaced)         0.131     0.958    mag_gen/info_gen_i/magnitude/sqrt_inst/x_reg_n_0_[30]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.056 r  mag_gen/info_gen_i/magnitude/sqrt_inst/ac[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.056    mag_gen/info_gen_i/magnitude/sqrt_inst/ac[0]_i_1_n_0
                         FDRE                                         r  mag_gen/info_gen_i/magnitude/sqrt_inst/ac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clock/O
                         net (fo=2682, unplaced)      0.259     1.039    mag_gen/info_gen_i/magnitude/sqrt_inst/clk_100mhz
                         FDRE                                         r  mag_gen/info_gen_i/magnitude/sqrt_inst/ac_reg[0]/C
                         clock pessimism             -0.208     0.831    
                         FDRE (Hold_fdre_C_D)         0.091     0.922    mag_gen/info_gen_i/magnitude/sqrt_inst/ac_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_raw }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                clock/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000                mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            instructions/image_to_palette/BRAM_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.272ns  (logic 6.771ns (65.916%)  route 3.501ns (34.084%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 16.344 - 13.468 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clock/O
                         net (fo=2682, unplaced)      0.584     2.920    mhdmicw/clk_100mhz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     1.440 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.240    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  mhdmicw/clkout1_buf/O
                         net (fo=871, unplaced)       0.800     3.136    mvg/clk_pixel
                         FDRE                                         r  mvg/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.592 r  mvg/vcount_out_reg[3]/Q
                         net (fo=105, unplaced)       1.084     4.676    instructions/Q[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     5.373 r  instructions/image_addr_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.382    instructions/image_addr_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  instructions/image_addr_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.496    instructions/image_addr_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.844 r  instructions/image_addr_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.643    instructions/A[9]
                         DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.020    10.663 f  instructions/image_addr/P[5]
                         net (fo=1, unplaced)         0.800    11.463    instructions/image_addr__0[5]
                         LUT1 (Prop_lut1_I0_O)        0.124    11.587 r  instructions/BRAM_reg_0_i_12/O
                         net (fo=1, unplaced)         0.000    11.587    instructions/BRAM_reg_0_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.137 r  instructions/BRAM_reg_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.146    instructions/BRAM_reg_0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.260 r  instructions/BRAM_reg_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.260    instructions/BRAM_reg_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.608 r  instructions/BRAM_reg_0_i_1/O[1]
                         net (fo=2, unplaced)         0.800    13.408    instructions/image_to_palette/addra[13]
                         RAMB36E1                                     r  instructions/image_to_palette/BRAM_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000    13.468    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  clock/O
                         net (fo=2682, unplaced)      0.439    16.128    mhdmicw/clk_100mhz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290    14.838 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    15.598    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  mhdmicw/clkout1_buf/O
                         net (fo=871, unplaced)       0.655    16.344    instructions/image_to_palette/clk_pixel
                         RAMB36E1                                     r  instructions/image_to_palette/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.115    16.459    
                         clock uncertainty           -0.168    16.291    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    15.546    instructions/image_to_palette/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         15.546    
                         arrival time                         -13.408    
  -------------------------------------------------------------------
                         slack                                  2.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.239ns (33.796%)  route 0.468ns (66.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clock/O
                         net (fo=2682, unplaced)      0.114     0.686    mhdmicw/clk_100mhz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477     0.209 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.546    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  mhdmicw/clkout1_buf/O
                         net (fo=871, unplaced)       0.210     0.782    red_ser/clk_pixel
                         FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.923 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, unplaced)         0.131     1.054    red_ser/blue_ser/pwup_rst
                         LUT2 (Prop_lut2_I1_O)        0.098     1.152 r  red_ser/primary_i_1/O
                         net (fo=6, unplaced)         0.337     1.489    blue_ser/RST0
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clock/O
                         net (fo=2682, unplaced)      0.259     1.039    mhdmicw/clk_100mhz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643     0.396 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355     0.751    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  mhdmicw/clkout1_buf/O
                         net (fo=871, unplaced)       0.355     1.135    blue_ser/clk_pixel
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/CLKDIV
                         clock pessimism             -0.208     0.927    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     1.486    blue_ser/primary
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576               instructions/image_to_palette/BRAM_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892              mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484                guided_play/song1/BRAM_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484                guided_play/song1/BRAM_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538                mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666              mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               mhdmicw/mmcm_adv_inst/CLKFBIN



