#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Apr 25 2016 12:55:34

#File Generated:     Sep 2 2019 18:34:36

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\bin/sjplacer.exe --proj-name Design01 --netlist-vh2 Design01_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p35_udb4x6.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc5/psoc5lp/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc5/psoc5lp/irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc5/psoc5lp/dmaconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc5/psoc5lp/dsiconn.cydata --pins-file pins_68-QFN.xml --lib-file Design01_p.lib --sdc-file Design01.sdc --io-pcf Design01.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Apr 25 2016	12:53:53

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Design01_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p35_udb4x6.ark
Package                   - 
Defparam file             - 
SDC file                  - Design01.sdc
Output directory          - .
Timing library            - Design01_p.lib
IO Placement file         - Design01.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Design01_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p35_udb4x6.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	27
    Number of Sequential MCs    	:	139
    Number of DPs               	:	12
    Number of Controls          	:	9
    Number of Status            	:	10
    Number of SyncCells         	:	1
    Number of count7cells       	:	2

Device Utilization Summary after Packing
    Macrocells                  :	166/192
    UDBS                        :	24/24
    IOs                         :	19/72


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
D2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 12
Clock: ADC_SAR_1_theACLK    | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_1_theACLK(routed) | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_Seq_1_IntClock | Frequency:  28.7 MHz | Target:   1.8 MHz
Clock: ADC_SAR_Seq_1_IntClock(routed) | Frequency: N/A       | Target:   1.8 MHz
Clock: Clock_1              | Frequency:  53.6 MHz | Target:   4.8 MHz
Clock: Clock_2              | Frequency:  38.4 MHz | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:  35.7 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.1 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_1_IntClock      | Frequency:  46.5 MHz | Target:   0.5 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.1 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 12
Clock: ADC_SAR_1_theACLK    | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_1_theACLK(routed) | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_Seq_1_IntClock | Frequency:   3.0 MHz | Target:   1.8 MHz
Clock: ADC_SAR_Seq_1_IntClock(routed) | Frequency: N/A       | Target:   1.8 MHz
Clock: Clock_1              | Frequency:  53.6 MHz | Target:   4.8 MHz
Clock: Clock_2              | Frequency:  31.0 MHz | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:   2.5 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.1 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_1_IntClock      | Frequency:   2.5 MHz | Target:   0.5 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 3.4 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	27
    Number of Sequential MCs    	:	139
    Number of DPs               	:	12
    Number of Controls          	:	9
    Number of Status            	:	10
    Number of SyncCells         	:	1
    Number of count7cells       	:	2
    Number of IOs       	:	19

Device Utilization Summary
    Macrocells                  :	166/192
    IOs                         :	19/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 12
Clock: ADC_SAR_1_theACLK    | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_1_theACLK(routed) | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_Seq_1_IntClock | Frequency:   3.0 MHz | Target:   1.8 MHz
Clock: ADC_SAR_Seq_1_IntClock(routed) | Frequency: N/A       | Target:   1.8 MHz
Clock: Clock_1              | Frequency:  61.9 MHz | Target:   4.8 MHz
Clock: Clock_2              | Frequency:  34.6 MHz | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:   2.7 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.1 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_1_IntClock      | Frequency:   2.7 MHz | Target:   0.5 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 4.3 sec.

