## Part A - Adder / Subtractor Timing
#### Screenshots
##### First Failed Timing Run
![[Pasted image 20240326153743.png]]
##### Last Successful Timing Run
![[Pasted image 20240326154207.png]]
## Part B - Array Multiplier Timing
#### Screenshots
##### First Failed Timing Run
![[Pasted image 20240326154737.png]]
##### Last Sucessful Timing Run
![[Pasted image 20240326155211.png]]
## Part C - Two High-Bit Challenge x16 
#### Elaborated Design Schematic
![[Pasted image 20240326155346.png]]
#### Simulation Results

## Part D - Digital Stopwatch Accuracy
#### Elaborated Design Schematics
##### `d_counter.vhd`

##### Whole Stopwatch

##### Improved Stopwatch Component

#### Simulation Results for `d_counter.vhd`

#### FPGA Resource Utilization

#### FPGA Development Board
##### Standard

##### Improved

#### Handout Questions