Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.23 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.23 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: TrafficSignalController_TOPLEVEL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TrafficSignalController_TOPLEVEL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TrafficSignalController_TOPLEVEL"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : TrafficSignalController_TOPLEVEL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : TrafficSignalController_TOPLEVEL.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TrafficSignalController_TOPLEVEL.ngr
Top Level Output File Name         : TrafficSignalController_TOPLEVEL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 24

Macro Statistics :
# ROMs                             : 2
#      16x8-bit ROM                : 2
# Registers                        : 136
#      1-bit register              : 132
#      26-bit register             : 1
#      27-bit register             : 1
#      3-bit register              : 1
#      4-bit register              : 1
# Counters                         : 1
#      24-bit up counter           : 1
# Multiplexers                     : 3
#      1-bit 4-to-1 multiplexer    : 1
#      3-bit 4-to-1 multiplexer    : 1
#      8-bit 4-to-1 multiplexer    : 1
# Decoders                         : 1
#      1-of-4 decoder              : 1
# Adders/Subtractors               : 7
#      19-bit subtractor           : 5
#      26-bit adder                : 1
#      27-bit adder                : 1

Cell Usage :
# BELS                             : 722
#      GND                         : 1
#      INV                         : 77
#      LUT1                        : 3
#      LUT1_L                      : 53
#      LUT2                        : 19
#      LUT2_D                      : 2
#      LUT2_L                      : 131
#      LUT3                        : 6
#      LUT3_L                      : 5
#      LUT4                        : 63
#      LUT4_D                      : 12
#      LUT4_L                      : 38
#      MUXCY                       : 149
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 153
# FlipFlops/Latches                : 195
#      FDC                         : 122
#      FDCE                        : 9
#      FDCPE                       : 24
#      FDP                         : 38
#      FDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 6
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     223  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               332  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gClock'
  Clock period: 9.192ns (frequency: 108.790MHz)
  Total number of paths / destination ports: 10969 / 202
-------------------------------------------------------------------------
Delay:               9.192ns (Levels of Logic = 27)
  Source:            Display/rCycles_0 (FF)
  Destination:       Display/rCycles_23 (FF)
  Source Clock:      gClock rising
  Destination Clock: gClock rising

  Data Path: Display/rCycles_0 to Display/rCycles_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   0.720   1.216  Display/rCycles_0 (Display/rCycles_0)
     LUT4_D:I0->O          4   0.551   1.112  Display/_n0000144 (CHOICE582)
     LUT2:I1->O           19   0.551   1.476  Display/_n00001118_SW20 (N634)
     LUT4_L:I3->LO         1   0.551   0.000  Display/rCycles_inst_lut3_01 (Display/rCycles_inst_lut3_0)
     MUXCY:S->O            1   0.500   0.000  Display/rCycles_inst_cy_1 (Display/rCycles_inst_cy_1)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_2 (Display/rCycles_inst_cy_2)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_3 (Display/rCycles_inst_cy_3)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_4 (Display/rCycles_inst_cy_4)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_5 (Display/rCycles_inst_cy_5)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_6 (Display/rCycles_inst_cy_6)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_7 (Display/rCycles_inst_cy_7)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_8 (Display/rCycles_inst_cy_8)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_9 (Display/rCycles_inst_cy_9)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_10 (Display/rCycles_inst_cy_10)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_11 (Display/rCycles_inst_cy_11)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_12 (Display/rCycles_inst_cy_12)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_13 (Display/rCycles_inst_cy_13)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_14 (Display/rCycles_inst_cy_14)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_15 (Display/rCycles_inst_cy_15)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_16 (Display/rCycles_inst_cy_16)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_17 (Display/rCycles_inst_cy_17)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_18 (Display/rCycles_inst_cy_18)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_19 (Display/rCycles_inst_cy_19)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_20 (Display/rCycles_inst_cy_20)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_21 (Display/rCycles_inst_cy_21)
     MUXCY:CI->O           1   0.064   0.000  Display/rCycles_inst_cy_22 (Display/rCycles_inst_cy_22)
     MUXCY:CI->O           0   0.064   0.000  Display/rCycles_inst_cy_23 (Display/rCycles_inst_cy_23)
     XORCY:CI->O           1   0.904   0.000  Display/rCycles_inst_sum_23 (Display/rCycles_inst_sum_23)
     FDCPE:D                   0.203          Display/rCycles_23
    ----------------------------------------
    Total                      9.192ns (5.388ns logic, 3.804ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gClock'
  Total number of paths / destination ports: 27 / 11
-------------------------------------------------------------------------
Offset:              5.496ns (Levels of Logic = 4)
  Source:            iMode<0> (PAD)
  Destination:       ClockEnabler/U4/rWaitForTimer (FF)
  Destination Clock: gClock rising

  Data Path: iMode<0> to ClockEnabler/U4/rWaitForTimer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  iMode_0_IBUF (oModeLED_0_OBUF)
     LUT3_L:I0->LO         1   0.551   0.295  wClockEnable1_SW0 (N574)
     LUT4:I1->O            8   0.551   1.278  wClockEnable1 (wClockEnable)
     LUT4_L:I1->LO         1   0.551   0.000  ClockEnabler/U4/_n000011 (ClockEnabler/U4/_n0000)
     FDC:D                     0.203          ClockEnabler/U4/rWaitForTimer
    ----------------------------------------
    Total                      5.496ns (2.677ns logic, 2.819ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gClock'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            ClockEnabler/U4/rWaitForTimer (FF)
  Destination:       oSingleStepLED (PAD)
  Source Clock:      gClock rising

  Data Path: ClockEnabler/U4/rWaitForTimer to oSingleStepLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.907  ClockEnabler/U4/rWaitForTimer (ClockEnabler/U4/rWaitForTimer)
     OBUF:I->O                 5.644          oSingleStepLED_OBUF (oSingleStepLED)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               7.372ns (Levels of Logic = 2)
  Source:            iMode<0> (PAD)
  Destination:       oModeLED<0> (PAD)

  Data Path: iMode<0> to oModeLED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.907  iMode_0_IBUF (oModeLED_0_OBUF)
     OBUF:I->O                 5.644          oModeLED_0_OBUF (oModeLED<0>)
    ----------------------------------------
    Total                      7.372ns (6.465ns logic, 0.907ns route)
                                       (87.7% logic, 12.3% route)

=========================================================================
CPU : 9.53 / 9.78 s | Elapsed : 10.00 / 10.00 s
 
--> 

Total memory usage is 99128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    0 (   0 filtered)

