Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Parameter3,FF_Value,Flow
Throughput,0.6062913642283244,catapult,CLB,91,FF,255,catapult_fpga_area
Throughput,0.6062913642283244,catapult,LUT,382,FF,255,catapult_fpga_area
Throughput,0.6062913642283244,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6062913642283244,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6062913642283244,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.6166140489344909,catapult,CLB,112,FF,257,catapult_fpga_area
Throughput,0.6166140489344909,catapult,LUT,414,FF,257,catapult_fpga_area
Throughput,0.6166140489344909,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.6166140489344909,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.6166140489344909,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6067254300469848,catapult,CLB,189,FF,264,catapult_fpga_area
Throughput,0.6067254300469848,catapult,LUT,575,FF,264,catapult_fpga_area
Throughput,0.6067254300469848,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.6067254300469848,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.6067254300469848,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.6482040857599933,catapult,CLB,76,FF,292,catapult_fpga_area
Throughput,0.6482040857599933,catapult,LUT,357,FF,292,catapult_fpga_area
Throughput,0.6482040857599933,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.6482040857599933,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.6482040857599933,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.6147316757708429,catapult,CLB,119,FF,294,catapult_fpga_area
Throughput,0.6147316757708429,catapult,LUT,442,FF,294,catapult_fpga_area
Throughput,0.6147316757708429,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6147316757708429,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6147316757708429,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6438710558068799,catapult,CLB,132,FF,303,catapult_fpga_area
Throughput,0.6438710558068799,catapult,LUT,567,FF,303,catapult_fpga_area
Throughput,0.6438710558068799,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.6438710558068799,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.6438710558068799,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.500502254011901,catapult,CLB,116,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,LUT,564,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,FF,331,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,DSP,1,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,BRAM,0,FF,331,catapult_fpga_area
Throughput,0.49065209626201606,catapult,CLB,129,FF,333,catapult_fpga_area
Throughput,0.49065209626201606,catapult,LUT,570,FF,333,catapult_fpga_area
Throughput,0.49065209626201606,catapult,FF,333,FF,333,catapult_fpga_area
Throughput,0.49065209626201606,catapult,DSP,1,FF,333,catapult_fpga_area
Throughput,0.49065209626201606,catapult,BRAM,0,FF,333,catapult_fpga_area
Throughput,0.5110640250789339,catapult,CLB,166,FF,340,catapult_fpga_area
Throughput,0.5110640250789339,catapult,LUT,840,FF,340,catapult_fpga_area
Throughput,0.5110640250789339,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.5110640250789339,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.5110640250789339,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5461857391995867,catapult,CLB,115,FF,263,catapult_fpga_area
Throughput,0.5461857391995867,catapult,LUT,548,FF,263,catapult_fpga_area
Throughput,0.5461857391995867,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5461857391995867,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5461857391995867,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5338036499358368,catapult,CLB,161,FF,265,catapult_fpga_area
Throughput,0.5338036499358368,catapult,LUT,638,FF,265,catapult_fpga_area
Throughput,0.5338036499358368,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5338036499358368,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5338036499358368,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5182687129988531,catapult,CLB,234,FF,272,catapult_fpga_area
Throughput,0.5182687129988531,catapult,LUT,959,FF,272,catapult_fpga_area
Throughput,0.5182687129988531,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5182687129988531,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5182687129988531,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6460394872255382,catapult,CLB,74,FF,293,catapult_fpga_area
Throughput,0.6460394872255382,catapult,LUT,359,FF,293,catapult_fpga_area
Throughput,0.6460394872255382,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.6460394872255382,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.6460394872255382,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.6110127719999731,catapult,CLB,102,FF,295,catapult_fpga_area
Throughput,0.6110127719999731,catapult,LUT,452,FF,295,catapult_fpga_area
Throughput,0.6110127719999731,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.6110127719999731,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.6110127719999731,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5606474805623518,catapult,CLB,141,FF,304,catapult_fpga_area
Throughput,0.5606474805623518,catapult,LUT,595,FF,304,catapult_fpga_area
Throughput,0.5606474805623518,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.5606474805623518,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.5606474805623518,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.4736741387183136,catapult,CLB,118,FF,332,catapult_fpga_area
Throughput,0.4736741387183136,catapult,LUT,543,FF,332,catapult_fpga_area
Throughput,0.4736741387183136,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.4736741387183136,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.4736741387183136,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5388381033976437,catapult,CLB,138,FF,334,catapult_fpga_area
Throughput,0.5388381033976437,catapult,LUT,654,FF,334,catapult_fpga_area
Throughput,0.5388381033976437,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.5388381033976437,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.5388381033976437,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.4681279749532808,catapult,CLB,216,FF,341,catapult_fpga_area
Throughput,0.4681279749532808,catapult,LUT,827,FF,341,catapult_fpga_area
Throughput,0.4681279749532808,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.4681279749532808,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.4681279749532808,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5530805202275373,catapult,CLB,136,FF,263,catapult_fpga_area
Throughput,0.5530805202275373,catapult,LUT,637,FF,263,catapult_fpga_area
Throughput,0.5530805202275373,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5530805202275373,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5530805202275373,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4876041278615048,catapult,CLB,176,FF,265,catapult_fpga_area
Throughput,0.4876041278615048,catapult,LUT,803,FF,265,catapult_fpga_area
Throughput,0.4876041278615048,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4876041278615048,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4876041278615048,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5476490248835287,catapult,CLB,230,FF,272,catapult_fpga_area
Throughput,0.5476490248835287,catapult,LUT,1090,FF,272,catapult_fpga_area
Throughput,0.5476490248835287,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5476490248835287,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5476490248835287,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.534005753377987,catapult,CLB,150,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,LUT,749,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5057155976850363,catapult,CLB,207,FF,266,catapult_fpga_area
Throughput,0.5057155976850363,catapult,LUT,957,FF,266,catapult_fpga_area
Throughput,0.5057155976850363,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5057155976850363,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5057155976850363,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5045118494698085,catapult,CLB,355,FF,273,catapult_fpga_area
Throughput,0.5045118494698085,catapult,LUT,1392,FF,273,catapult_fpga_area
Throughput,0.5045118494698085,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5045118494698085,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5045118494698085,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4894738645430027,catapult,CLB,106,FF,334,catapult_fpga_area
Throughput,0.4894738645430027,catapult,LUT,562,FF,334,catapult_fpga_area
Throughput,0.4894738645430027,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.4894738645430027,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.4894738645430027,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.5071662592431051,catapult,CLB,142,FF,336,catapult_fpga_area
Throughput,0.5071662592431051,catapult,LUT,694,FF,336,catapult_fpga_area
Throughput,0.5071662592431051,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.5071662592431051,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.5071662592431051,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.5327349654201734,catapult,CLB,181,FF,343,catapult_fpga_area
Throughput,0.5327349654201734,catapult,LUT,874,FF,343,catapult_fpga_area
Throughput,0.5327349654201734,catapult,FF,343,FF,343,catapult_fpga_area
Throughput,0.5327349654201734,catapult,DSP,1,FF,343,catapult_fpga_area
Throughput,0.5327349654201734,catapult,BRAM,0,FF,343,catapult_fpga_area
Throughput,0.5671033551535801,catapult,CLB,140,FF,263,catapult_fpga_area
Throughput,0.5671033551535801,catapult,LUT,699,FF,263,catapult_fpga_area
Throughput,0.5671033551535801,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5671033551535801,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5671033551535801,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.540970392690408,catapult,CLB,183,FF,265,catapult_fpga_area
Throughput,0.540970392690408,catapult,LUT,833,FF,265,catapult_fpga_area
Throughput,0.540970392690408,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.540970392690408,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.540970392690408,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5510288535238571,catapult,CLB,299,FF,272,catapult_fpga_area
Throughput,0.5510288535238571,catapult,LUT,1155,FF,272,catapult_fpga_area
Throughput,0.5510288535238571,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5510288535238571,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5510288535238571,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5236295697807092,catapult,CLB,172,FF,264,catapult_fpga_area
Throughput,0.5236295697807092,catapult,LUT,902,FF,264,catapult_fpga_area
Throughput,0.5236295697807092,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5236295697807092,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5236295697807092,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.46259074874013406,catapult,CLB,234,FF,266,catapult_fpga_area
Throughput,0.46259074874013406,catapult,LUT,1141,FF,266,catapult_fpga_area
Throughput,0.46259074874013406,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.46259074874013406,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.46259074874013406,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5251215525113676,catapult,CLB,318,FF,275,catapult_fpga_area
Throughput,0.5251215525113676,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.5251215525113676,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5251215525113676,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5251215525113676,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.51922131341185,catapult,CLB,229,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,LUT,1116,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5153701414124131,catapult,CLB,293,FF,269,catapult_fpga_area
Throughput,0.5153701414124131,catapult,LUT,1492,FF,269,catapult_fpga_area
Throughput,0.5153701414124131,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5153701414124131,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5153701414124131,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4836705565065056,catapult,CLB,472,FF,279,catapult_fpga_area
Throughput,0.4836705565065056,catapult,LUT,2254,FF,279,catapult_fpga_area
Throughput,0.4836705565065056,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4836705565065056,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4836705565065056,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5067416914632268,catapult,CLB,143,FF,263,catapult_fpga_area
Throughput,0.5067416914632268,catapult,LUT,677,FF,263,catapult_fpga_area
Throughput,0.5067416914632268,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5067416914632268,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5067416914632268,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5439506702016207,catapult,CLB,156,FF,265,catapult_fpga_area
Throughput,0.5439506702016207,catapult,LUT,829,FF,265,catapult_fpga_area
Throughput,0.5439506702016207,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5439506702016207,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5439506702016207,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5000442539164717,catapult,CLB,272,FF,272,catapult_fpga_area
Throughput,0.5000442539164717,catapult,LUT,1076,FF,272,catapult_fpga_area
Throughput,0.5000442539164717,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5000442539164717,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5000442539164717,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5038595642622489,catapult,CLB,183,FF,264,catapult_fpga_area
Throughput,0.5038595642622489,catapult,LUT,972,FF,264,catapult_fpga_area
Throughput,0.5038595642622489,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5038595642622489,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5038595642622489,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.48240895736952044,catapult,CLB,252,FF,266,catapult_fpga_area
Throughput,0.48240895736952044,catapult,LUT,1216,FF,266,catapult_fpga_area
Throughput,0.48240895736952044,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48240895736952044,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.48240895736952044,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4738330439792878,catapult,CLB,394,FF,278,catapult_fpga_area
Throughput,0.4738330439792878,catapult,LUT,1851,FF,278,catapult_fpga_area
Throughput,0.4738330439792878,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4738330439792878,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4738330439792878,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49287791414066734,catapult,CLB,253,FF,265,catapult_fpga_area
Throughput,0.49287791414066734,catapult,LUT,1369,FF,265,catapult_fpga_area
Throughput,0.49287791414066734,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.49287791414066734,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.49287791414066734,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5234355166701126,catapult,CLB,368,FF,270,catapult_fpga_area
Throughput,0.5234355166701126,catapult,LUT,1895,FF,270,catapult_fpga_area
Throughput,0.5234355166701126,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5234355166701126,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5234355166701126,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4732309797821529,catapult,CLB,501,FF,280,catapult_fpga_area
Throughput,0.4732309797821529,catapult,LUT,2545,FF,280,catapult_fpga_area
Throughput,0.4732309797821529,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4732309797821529,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4732309797821529,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4421452889419464,catapult,CLB,327,FF,266,catapult_fpga_area
Throughput,0.4421452889419464,catapult,LUT,1784,FF,266,catapult_fpga_area
Throughput,0.4421452889419464,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4421452889419464,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4421452889419464,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.6168525346162221,catapult,CLB,87,FF,293,catapult_fpga_area
Throughput,0.6168525346162221,catapult,LUT,392,FF,293,catapult_fpga_area
Throughput,0.6168525346162221,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.6168525346162221,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.6168525346162221,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.6596841300448519,catapult,CLB,114,FF,295,catapult_fpga_area
Throughput,0.6596841300448519,catapult,LUT,498,FF,295,catapult_fpga_area
Throughput,0.6596841300448519,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.6596841300448519,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.6596841300448519,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.6368818265770787,catapult,CLB,185,FF,286,catapult_fpga_area
Throughput,0.6368818265770787,catapult,LUT,718,FF,286,catapult_fpga_area
Throughput,0.6368818265770787,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.6368818265770787,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.6368818265770787,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.6400356371842784,catapult,CLB,96,FF,332,catapult_fpga_area
Throughput,0.6400356371842784,catapult,LUT,424,FF,332,catapult_fpga_area
Throughput,0.6400356371842784,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.6400356371842784,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.6400356371842784,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.6316776220622253,catapult,CLB,143,FF,334,catapult_fpga_area
Throughput,0.6316776220622253,catapult,LUT,527,FF,334,catapult_fpga_area
Throughput,0.6316776220622253,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.6316776220622253,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.6316776220622253,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.6054437872688492,catapult,CLB,216,FF,307,catapult_fpga_area
Throughput,0.6054437872688492,catapult,LUT,748,FF,307,catapult_fpga_area
Throughput,0.6054437872688492,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.6054437872688492,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.6054437872688492,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.49170397060790344,catapult,CLB,143,FF,411,catapult_fpga_area
Throughput,0.49170397060790344,catapult,LUT,675,FF,411,catapult_fpga_area
Throughput,0.49170397060790344,catapult,FF,411,FF,411,catapult_fpga_area
Throughput,0.49170397060790344,catapult,DSP,1,FF,411,catapult_fpga_area
Throughput,0.49170397060790344,catapult,BRAM,0,FF,411,catapult_fpga_area
Throughput,0.46501073244770486,catapult,CLB,170,FF,415,catapult_fpga_area
Throughput,0.46501073244770486,catapult,LUT,818,FF,415,catapult_fpga_area
Throughput,0.46501073244770486,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.46501073244770486,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.46501073244770486,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.49873172522275855,catapult,CLB,218,FF,344,catapult_fpga_area
Throughput,0.49873172522275855,catapult,LUT,1074,FF,344,catapult_fpga_area
Throughput,0.49873172522275855,catapult,FF,344,FF,344,catapult_fpga_area
Throughput,0.49873172522275855,catapult,DSP,1,FF,344,catapult_fpga_area
Throughput,0.49873172522275855,catapult,BRAM,0,FF,344,catapult_fpga_area
Throughput,0.5416440304598937,catapult,CLB,191,FF,415,catapult_fpga_area
Throughput,0.5416440304598937,catapult,LUT,903,FF,415,catapult_fpga_area
Throughput,0.5416440304598937,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5416440304598937,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5416440304598937,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.5637344021737599,catapult,CLB,242,FF,417,catapult_fpga_area
Throughput,0.5637344021737599,catapult,LUT,1139,FF,417,catapult_fpga_area
Throughput,0.5637344021737599,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5637344021737599,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5637344021737599,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5481999307075288,catapult,CLB,304,FF,277,catapult_fpga_area
Throughput,0.5481999307075288,catapult,LUT,1445,FF,277,catapult_fpga_area
Throughput,0.5481999307075288,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5481999307075288,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5481999307075288,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5470100431043914,catapult,CLB,90,FF,333,catapult_fpga_area
Throughput,0.5470100431043914,catapult,LUT,433,FF,333,catapult_fpga_area
Throughput,0.5470100431043914,catapult,FF,333,FF,333,catapult_fpga_area
Throughput,0.5470100431043914,catapult,DSP,1,FF,333,catapult_fpga_area
Throughput,0.5470100431043914,catapult,BRAM,0,FF,333,catapult_fpga_area
Throughput,0.5987177859895249,catapult,CLB,131,FF,335,catapult_fpga_area
Throughput,0.5987177859895249,catapult,LUT,531,FF,335,catapult_fpga_area
Throughput,0.5987177859895249,catapult,FF,335,FF,335,catapult_fpga_area
Throughput,0.5987177859895249,catapult,DSP,1,FF,335,catapult_fpga_area
Throughput,0.5987177859895249,catapult,BRAM,0,FF,335,catapult_fpga_area
Throughput,0.5918080742742805,catapult,CLB,196,FF,308,catapult_fpga_area
Throughput,0.5918080742742805,catapult,LUT,749,FF,308,catapult_fpga_area
Throughput,0.5918080742742805,catapult,FF,308,FF,308,catapult_fpga_area
Throughput,0.5918080742742805,catapult,DSP,1,FF,308,catapult_fpga_area
Throughput,0.5918080742742805,catapult,BRAM,0,FF,308,catapult_fpga_area
Throughput,0.5221242311068042,catapult,CLB,137,FF,412,catapult_fpga_area
Throughput,0.5221242311068042,catapult,LUT,655,FF,412,catapult_fpga_area
Throughput,0.5221242311068042,catapult,FF,412,FF,412,catapult_fpga_area
Throughput,0.5221242311068042,catapult,DSP,1,FF,412,catapult_fpga_area
Throughput,0.5221242311068042,catapult,BRAM,0,FF,412,catapult_fpga_area
Throughput,0.5013991543401863,catapult,CLB,178,FF,414,catapult_fpga_area
Throughput,0.5013991543401863,catapult,LUT,768,FF,414,catapult_fpga_area
Throughput,0.5013991543401863,catapult,FF,414,FF,414,catapult_fpga_area
Throughput,0.5013991543401863,catapult,DSP,1,FF,414,catapult_fpga_area
Throughput,0.5013991543401863,catapult,BRAM,0,FF,414,catapult_fpga_area
Throughput,0.5247630432478214,catapult,CLB,230,FF,345,catapult_fpga_area
Throughput,0.5247630432478214,catapult,LUT,1015,FF,345,catapult_fpga_area
Throughput,0.5247630432478214,catapult,FF,345,FF,345,catapult_fpga_area
Throughput,0.5247630432478214,catapult,DSP,1,FF,345,catapult_fpga_area
Throughput,0.5247630432478214,catapult,BRAM,0,FF,345,catapult_fpga_area
Throughput,0.540937032765638,catapult,CLB,201,FF,416,catapult_fpga_area
Throughput,0.540937032765638,catapult,LUT,978,FF,416,catapult_fpga_area
Throughput,0.540937032765638,catapult,FF,416,FF,416,catapult_fpga_area
Throughput,0.540937032765638,catapult,DSP,1,FF,416,catapult_fpga_area
Throughput,0.540937032765638,catapult,BRAM,0,FF,416,catapult_fpga_area
Throughput,0.5131599878894243,catapult,CLB,233,FF,418,catapult_fpga_area
Throughput,0.5131599878894243,catapult,LUT,1105,FF,418,catapult_fpga_area
Throughput,0.5131599878894243,catapult,FF,418,FF,418,catapult_fpga_area
Throughput,0.5131599878894243,catapult,DSP,1,FF,418,catapult_fpga_area
Throughput,0.5131599878894243,catapult,BRAM,0,FF,418,catapult_fpga_area
Throughput,0.5427994665366843,catapult,CLB,274,FF,274,catapult_fpga_area
Throughput,0.5427994665366843,catapult,LUT,1359,FF,274,catapult_fpga_area
Throughput,0.5427994665366843,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5427994665366843,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5427994665366843,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4899669468297668,catapult,CLB,327,FF,573,catapult_fpga_area
Throughput,0.4899669468297668,catapult,LUT,1461,FF,573,catapult_fpga_area
Throughput,0.4899669468297668,catapult,FF,573,FF,573,catapult_fpga_area
Throughput,0.4899669468297668,catapult,DSP,1,FF,573,catapult_fpga_area
Throughput,0.4899669468297668,catapult,BRAM,0,FF,573,catapult_fpga_area
Throughput,0.5116976644583501,catapult,CLB,344,FF,576,catapult_fpga_area
Throughput,0.5116976644583501,catapult,LUT,1787,FF,576,catapult_fpga_area
Throughput,0.5116976644583501,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5116976644583501,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5116976644583501,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.536389465954556,catapult,CLB,466,FF,283,catapult_fpga_area
Throughput,0.536389465954556,catapult,LUT,2030,FF,283,catapult_fpga_area
Throughput,0.536389465954556,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.536389465954556,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.536389465954556,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5460276759587837,catapult,CLB,128,FF,331,catapult_fpga_area
Throughput,0.5460276759587837,catapult,LUT,638,FF,331,catapult_fpga_area
Throughput,0.5460276759587837,catapult,FF,331,FF,331,catapult_fpga_area
Throughput,0.5460276759587837,catapult,DSP,1,FF,331,catapult_fpga_area
Throughput,0.5460276759587837,catapult,BRAM,0,FF,331,catapult_fpga_area
Throughput,0.5269636774476408,catapult,CLB,198,FF,333,catapult_fpga_area
Throughput,0.5269636774476408,catapult,LUT,864,FF,333,catapult_fpga_area
Throughput,0.5269636774476408,catapult,FF,333,FF,333,catapult_fpga_area
Throughput,0.5269636774476408,catapult,DSP,1,FF,333,catapult_fpga_area
Throughput,0.5269636774476408,catapult,BRAM,0,FF,333,catapult_fpga_area
Throughput,0.4800141316160348,catapult,CLB,206,FF,264,catapult_fpga_area
Throughput,0.4800141316160348,catapult,LUT,994,FF,264,catapult_fpga_area
Throughput,0.4800141316160348,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.4800141316160348,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.4800141316160348,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5599684177812372,catapult,CLB,215,FF,419,catapult_fpga_area
Throughput,0.5599684177812372,catapult,LUT,1014,FF,419,catapult_fpga_area
Throughput,0.5599684177812372,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5599684177812372,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5599684177812372,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5209741591607314,catapult,CLB,251,FF,419,catapult_fpga_area
Throughput,0.5209741591607314,catapult,LUT,1140,FF,419,catapult_fpga_area
Throughput,0.5209741591607314,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5209741591607314,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5209741591607314,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5273635776345107,catapult,CLB,390,FF,277,catapult_fpga_area
Throughput,0.5273635776345107,catapult,LUT,1447,FF,277,catapult_fpga_area
Throughput,0.5273635776345107,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5273635776345107,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5273635776345107,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5393609435796091,catapult,CLB,313,FF,577,catapult_fpga_area
Throughput,0.5393609435796091,catapult,LUT,1331,FF,577,catapult_fpga_area
Throughput,0.5393609435796091,catapult,FF,577,FF,577,catapult_fpga_area
Throughput,0.5393609435796091,catapult,DSP,1,FF,577,catapult_fpga_area
Throughput,0.5393609435796091,catapult,BRAM,0,FF,577,catapult_fpga_area
Throughput,0.5310186584026003,catapult,CLB,337,FF,582,catapult_fpga_area
Throughput,0.5310186584026003,catapult,LUT,1754,FF,582,catapult_fpga_area
Throughput,0.5310186584026003,catapult,FF,582,FF,582,catapult_fpga_area
Throughput,0.5310186584026003,catapult,DSP,1,FF,582,catapult_fpga_area
Throughput,0.5310186584026003,catapult,BRAM,0,FF,582,catapult_fpga_area
Throughput,0.5312175293285197,catapult,CLB,438,FF,289,catapult_fpga_area
Throughput,0.5312175293285197,catapult,LUT,1979,FF,289,catapult_fpga_area
Throughput,0.5312175293285197,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5312175293285197,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5312175293285197,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.47653062829133747,catapult,CLB,504,FF,886,catapult_fpga_area
Throughput,0.47653062829133747,catapult,LUT,2310,FF,886,catapult_fpga_area
Throughput,0.47653062829133747,catapult,FF,886,FF,886,catapult_fpga_area
Throughput,0.47653062829133747,catapult,DSP,1,FF,886,catapult_fpga_area
Throughput,0.47653062829133747,catapult,BRAM,0,FF,886,catapult_fpga_area
Throughput,0.48828125,catapult,CLB,625,FF,894,catapult_fpga_area
Throughput,0.48828125,catapult,LUT,3289,FF,894,catapult_fpga_area
Throughput,0.48828125,catapult,FF,894,FF,894,catapult_fpga_area
Throughput,0.48828125,catapult,DSP,1,FF,894,catapult_fpga_area
Throughput,0.48828125,catapult,BRAM,0,FF,894,catapult_fpga_area
Throughput,0.4697477736304269,catapult,CLB,633,FF,298,catapult_fpga_area
Throughput,0.4697477736304269,catapult,LUT,3359,FF,298,catapult_fpga_area
Throughput,0.4697477736304269,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4697477736304269,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4697477736304269,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5439343971602273,catapult,CLB,223,FF,416,catapult_fpga_area
Throughput,0.5439343971602273,catapult,LUT,993,FF,416,catapult_fpga_area
Throughput,0.5439343971602273,catapult,FF,416,FF,416,catapult_fpga_area
Throughput,0.5439343971602273,catapult,DSP,1,FF,416,catapult_fpga_area
Throughput,0.5439343971602273,catapult,BRAM,0,FF,416,catapult_fpga_area
Throughput,0.5127437327333548,catapult,CLB,252,FF,420,catapult_fpga_area
Throughput,0.5127437327333548,catapult,LUT,1209,FF,420,catapult_fpga_area
Throughput,0.5127437327333548,catapult,FF,420,FF,420,catapult_fpga_area
Throughput,0.5127437327333548,catapult,DSP,1,FF,420,catapult_fpga_area
Throughput,0.5127437327333548,catapult,BRAM,0,FF,420,catapult_fpga_area
Throughput,0.5370029970137263,catapult,CLB,328,FF,282,catapult_fpga_area
Throughput,0.5370029970137263,catapult,LUT,1493,FF,282,catapult_fpga_area
Throughput,0.5370029970137263,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5370029970137263,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5370029970137263,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.49042398134034837,catapult,CLB,315,FF,578,catapult_fpga_area
Throughput,0.49042398134034837,catapult,LUT,1423,FF,578,catapult_fpga_area
Throughput,0.49042398134034837,catapult,FF,578,FF,578,catapult_fpga_area
Throughput,0.49042398134034837,catapult,DSP,1,FF,578,catapult_fpga_area
Throughput,0.49042398134034837,catapult,BRAM,0,FF,578,catapult_fpga_area
Throughput,0.49706680876149845,catapult,CLB,386,FF,580,catapult_fpga_area
Throughput,0.49706680876149845,catapult,LUT,1896,FF,580,catapult_fpga_area
Throughput,0.49706680876149845,catapult,FF,580,FF,580,catapult_fpga_area
Throughput,0.49706680876149845,catapult,DSP,1,FF,580,catapult_fpga_area
Throughput,0.49706680876149845,catapult,BRAM,0,FF,580,catapult_fpga_area
Throughput,0.5067111356359301,catapult,CLB,447,FF,288,catapult_fpga_area
Throughput,0.5067111356359301,catapult,LUT,2072,FF,288,catapult_fpga_area
Throughput,0.5067111356359301,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.5067111356359301,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.5067111356359301,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5026777644512317,catapult,CLB,488,FF,896,catapult_fpga_area
Throughput,0.5026777644512317,catapult,LUT,2293,FF,896,catapult_fpga_area
Throughput,0.5026777644512317,catapult,FF,896,FF,896,catapult_fpga_area
Throughput,0.5026777644512317,catapult,DSP,1,FF,896,catapult_fpga_area
Throughput,0.5026777644512317,catapult,BRAM,0,FF,896,catapult_fpga_area
Throughput,0.5078346185781138,catapult,CLB,562,FF,894,catapult_fpga_area
Throughput,0.5078346185781138,catapult,LUT,2908,FF,894,catapult_fpga_area
Throughput,0.5078346185781138,catapult,FF,894,FF,894,catapult_fpga_area
Throughput,0.5078346185781138,catapult,DSP,1,FF,894,catapult_fpga_area
Throughput,0.5078346185781138,catapult,BRAM,0,FF,894,catapult_fpga_area
Throughput,0.4887688255422768,catapult,CLB,602,FF,298,catapult_fpga_area
Throughput,0.4887688255422768,catapult,LUT,3096,FF,298,catapult_fpga_area
Throughput,0.4887688255422768,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4887688255422768,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4887688255422768,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.628267777779174,catapult,CLB,96,FF,277,catapult_fpga_area
Throughput,0.628267777779174,catapult,LUT,439,FF,277,catapult_fpga_area
Throughput,0.628267777779174,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.628267777779174,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.628267777779174,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5982875812848465,catapult,CLB,127,FF,283,catapult_fpga_area
Throughput,0.5982875812848465,catapult,LUT,580,FF,283,catapult_fpga_area
Throughput,0.5982875812848465,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5982875812848465,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5982875812848465,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5477723195309315,catapult,CLB,222,FF,295,catapult_fpga_area
Throughput,0.5477723195309315,catapult,LUT,813,FF,295,catapult_fpga_area
Throughput,0.5477723195309315,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5477723195309315,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5477723195309315,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.6044618959310043,catapult,CLB,102,FF,299,catapult_fpga_area
Throughput,0.6044618959310043,catapult,LUT,498,FF,299,catapult_fpga_area
Throughput,0.6044618959310043,catapult,FF,299,FF,299,catapult_fpga_area
Throughput,0.6044618959310043,catapult,DSP,1,FF,299,catapult_fpga_area
Throughput,0.6044618959310043,catapult,BRAM,0,FF,299,catapult_fpga_area
Throughput,0.5112952796708485,catapult,CLB,126,FF,301,catapult_fpga_area
Throughput,0.5112952796708485,catapult,LUT,592,FF,301,catapult_fpga_area
Throughput,0.5112952796708485,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.5112952796708485,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.5112952796708485,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.6152464215730006,catapult,CLB,175,FF,310,catapult_fpga_area
Throughput,0.6152464215730006,catapult,LUT,863,FF,310,catapult_fpga_area
Throughput,0.6152464215730006,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.6152464215730006,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.6152464215730006,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.5289130308303406,catapult,CLB,129,FF,256,catapult_fpga_area
Throughput,0.5289130308303406,catapult,LUT,706,FF,256,catapult_fpga_area
Throughput,0.5289130308303406,catapult,FF,256,FF,256,catapult_fpga_area
Throughput,0.5289130308303406,catapult,DSP,1,FF,256,catapult_fpga_area
Throughput,0.5289130308303406,catapult,BRAM,0,FF,256,catapult_fpga_area
Throughput,0.5276730200257188,catapult,CLB,190,FF,257,catapult_fpga_area
Throughput,0.5276730200257188,catapult,LUT,867,FF,257,catapult_fpga_area
Throughput,0.5276730200257188,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5276730200257188,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5276730200257188,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.4905656860095081,catapult,CLB,292,FF,265,catapult_fpga_area
Throughput,0.4905656860095081,catapult,LUT,1147,FF,265,catapult_fpga_area
Throughput,0.4905656860095081,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4905656860095081,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4905656860095081,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5481172992945182,catapult,CLB,196,FF,264,catapult_fpga_area
Throughput,0.5481172992945182,catapult,LUT,1020,FF,264,catapult_fpga_area
Throughput,0.5481172992945182,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5481172992945182,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5481172992945182,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.534284216763381,catapult,CLB,225,FF,270,catapult_fpga_area
Throughput,0.534284216763381,catapult,LUT,1131,FF,270,catapult_fpga_area
Throughput,0.534284216763381,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.534284216763381,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.534284216763381,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5701121011424477,catapult,CLB,337,FF,274,catapult_fpga_area
Throughput,0.5701121011424477,catapult,LUT,1572,FF,274,catapult_fpga_area
Throughput,0.5701121011424477,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5701121011424477,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5701121011424477,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5702769378865765,catapult,CLB,99,FF,300,catapult_fpga_area
Throughput,0.5702769378865765,catapult,LUT,498,FF,300,catapult_fpga_area
Throughput,0.5702769378865765,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5702769378865765,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5702769378865765,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.6399291470448392,catapult,CLB,137,FF,302,catapult_fpga_area
Throughput,0.6399291470448392,catapult,LUT,593,FF,302,catapult_fpga_area
Throughput,0.6399291470448392,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.6399291470448392,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.6399291470448392,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.6539255806532194,catapult,CLB,232,FF,311,catapult_fpga_area
Throughput,0.6539255806532194,catapult,LUT,862,FF,311,catapult_fpga_area
Throughput,0.6539255806532194,catapult,FF,311,FF,311,catapult_fpga_area
Throughput,0.6539255806532194,catapult,DSP,1,FF,311,catapult_fpga_area
Throughput,0.6539255806532194,catapult,BRAM,0,FF,311,catapult_fpga_area
Throughput,0.4887934329624695,catapult,CLB,152,FF,345,catapult_fpga_area
Throughput,0.4887934329624695,catapult,LUT,775,FF,345,catapult_fpga_area
Throughput,0.4887934329624695,catapult,FF,345,FF,345,catapult_fpga_area
Throughput,0.4887934329624695,catapult,DSP,1,FF,345,catapult_fpga_area
Throughput,0.4887934329624695,catapult,BRAM,0,FF,345,catapult_fpga_area
Throughput,0.498073948042918,catapult,CLB,204,FF,349,catapult_fpga_area
Throughput,0.498073948042918,catapult,LUT,985,FF,349,catapult_fpga_area
Throughput,0.498073948042918,catapult,FF,349,FF,349,catapult_fpga_area
Throughput,0.498073948042918,catapult,DSP,1,FF,349,catapult_fpga_area
Throughput,0.498073948042918,catapult,BRAM,0,FF,349,catapult_fpga_area
Throughput,0.4568337764620965,catapult,CLB,291,FF,356,catapult_fpga_area
Throughput,0.4568337764620965,catapult,LUT,1248,FF,356,catapult_fpga_area
Throughput,0.4568337764620965,catapult,FF,356,FF,356,catapult_fpga_area
Throughput,0.4568337764620965,catapult,DSP,1,FF,356,catapult_fpga_area
Throughput,0.4568337764620965,catapult,BRAM,0,FF,356,catapult_fpga_area
Throughput,0.5287172790093954,catapult,CLB,201,FF,264,catapult_fpga_area
Throughput,0.5287172790093954,catapult,LUT,1057,FF,264,catapult_fpga_area
Throughput,0.5287172790093954,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5287172790093954,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5287172790093954,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5273480038032338,catapult,CLB,242,FF,270,catapult_fpga_area
Throughput,0.5273480038032338,catapult,LUT,1236,FF,270,catapult_fpga_area
Throughput,0.5273480038032338,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5273480038032338,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5273480038032338,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5218139086366463,catapult,CLB,395,FF,274,catapult_fpga_area
Throughput,0.5218139086366463,catapult,LUT,1702,FF,274,catapult_fpga_area
Throughput,0.5218139086366463,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5218139086366463,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5218139086366463,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4920509174289356,catapult,CLB,290,FF,273,catapult_fpga_area
Throughput,0.4920509174289356,catapult,LUT,1540,FF,273,catapult_fpga_area
Throughput,0.4920509174289356,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4920509174289356,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4920509174289356,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.48918030990550987,catapult,CLB,339,FF,275,catapult_fpga_area
Throughput,0.48918030990550987,catapult,LUT,1786,FF,275,catapult_fpga_area
Throughput,0.48918030990550987,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.48918030990550987,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.48918030990550987,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5175378035488603,catapult,CLB,529,FF,284,catapult_fpga_area
Throughput,0.5175378035488603,catapult,LUT,2360,FF,284,catapult_fpga_area
Throughput,0.5175378035488603,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5175378035488603,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5175378035488603,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5116523710994181,catapult,CLB,127,FF,347,catapult_fpga_area
Throughput,0.5116523710994181,catapult,LUT,680,FF,347,catapult_fpga_area
Throughput,0.5116523710994181,catapult,FF,347,FF,347,catapult_fpga_area
Throughput,0.5116523710994181,catapult,DSP,1,FF,347,catapult_fpga_area
Throughput,0.5116523710994181,catapult,BRAM,0,FF,347,catapult_fpga_area
Throughput,0.4994004697360819,catapult,CLB,159,FF,348,catapult_fpga_area
Throughput,0.4994004697360819,catapult,LUT,784,FF,348,catapult_fpga_area
Throughput,0.4994004697360819,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.4994004697360819,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.4994004697360819,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5318942402768403,catapult,CLB,273,FF,356,catapult_fpga_area
Throughput,0.5318942402768403,catapult,LUT,1207,FF,356,catapult_fpga_area
Throughput,0.5318942402768403,catapult,FF,356,FF,356,catapult_fpga_area
Throughput,0.5318942402768403,catapult,DSP,1,FF,356,catapult_fpga_area
Throughput,0.5318942402768403,catapult,BRAM,0,FF,356,catapult_fpga_area
Throughput,0.5305169250814609,catapult,CLB,195,FF,264,catapult_fpga_area
Throughput,0.5305169250814609,catapult,LUT,1022,FF,264,catapult_fpga_area
Throughput,0.5305169250814609,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5305169250814609,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5305169250814609,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5251094196753249,catapult,CLB,246,FF,271,catapult_fpga_area
Throughput,0.5251094196753249,catapult,LUT,1209,FF,271,catapult_fpga_area
Throughput,0.5251094196753249,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5251094196753249,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5251094196753249,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5526645061168908,catapult,CLB,381,FF,277,catapult_fpga_area
Throughput,0.5526645061168908,catapult,LUT,1665,FF,277,catapult_fpga_area
Throughput,0.5526645061168908,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5526645061168908,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5526645061168908,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.49192069451331333,catapult,CLB,305,FF,269,catapult_fpga_area
Throughput,0.49192069451331333,catapult,LUT,1591,FF,269,catapult_fpga_area
Throughput,0.49192069451331333,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.49192069451331333,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.49192069451331333,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.47456069916078686,catapult,CLB,379,FF,275,catapult_fpga_area
Throughput,0.47456069916078686,catapult,LUT,1812,FF,275,catapult_fpga_area
Throughput,0.47456069916078686,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.47456069916078686,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.47456069916078686,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5215594418688101,catapult,CLB,536,FF,285,catapult_fpga_area
Throughput,0.5215594418688101,catapult,LUT,2459,FF,285,catapult_fpga_area
Throughput,0.5215594418688101,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5215594418688101,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5215594418688101,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5151065291813,catapult,CLB,479,FF,290,catapult_fpga_area
Throughput,0.5151065291813,catapult,LUT,2578,FF,290,catapult_fpga_area
Throughput,0.5151065291813,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.5151065291813,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.5151065291813,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.517976638217663,catapult,CLB,500,FF,289,catapult_fpga_area
Throughput,0.517976638217663,catapult,LUT,2752,FF,289,catapult_fpga_area
Throughput,0.517976638217663,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.517976638217663,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.517976638217663,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.46191574010218506,catapult,CLB,730,FF,296,catapult_fpga_area
Throughput,0.46191574010218506,catapult,LUT,3775,FF,296,catapult_fpga_area
Throughput,0.46191574010218506,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.46191574010218506,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.46191574010218506,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5342873568377027,catapult,CLB,180,FF,267,catapult_fpga_area
Throughput,0.5342873568377027,catapult,LUT,909,FF,267,catapult_fpga_area
Throughput,0.5342873568377027,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5342873568377027,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5342873568377027,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5747235436074363,catapult,CLB,187,FF,272,catapult_fpga_area
Throughput,0.5747235436074363,catapult,LUT,972,FF,272,catapult_fpga_area
Throughput,0.5747235436074363,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5747235436074363,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5747235436074363,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5014504454133581,catapult,CLB,359,FF,276,catapult_fpga_area
Throughput,0.5014504454133581,catapult,LUT,1381,FF,276,catapult_fpga_area
Throughput,0.5014504454133581,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5014504454133581,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5014504454133581,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5319027277567587,catapult,CLB,280,FF,276,catapult_fpga_area
Throughput,0.5319027277567587,catapult,LUT,1477,FF,276,catapult_fpga_area
Throughput,0.5319027277567587,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5319027277567587,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5319027277567587,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5044197256360229,catapult,CLB,361,FF,278,catapult_fpga_area
Throughput,0.5044197256360229,catapult,LUT,1826,FF,278,catapult_fpga_area
Throughput,0.5044197256360229,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5044197256360229,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5044197256360229,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5169831551378562,catapult,CLB,470,FF,283,catapult_fpga_area
Throughput,0.5169831551378562,catapult,LUT,2287,FF,283,catapult_fpga_area
Throughput,0.5169831551378562,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5169831551378562,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5169831551378562,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4791334966539712,catapult,CLB,462,FF,282,catapult_fpga_area
Throughput,0.4791334966539712,catapult,LUT,2493,FF,282,catapult_fpga_area
Throughput,0.4791334966539712,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4791334966539712,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4791334966539712,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5123730403652605,catapult,CLB,481,FF,287,catapult_fpga_area
Throughput,0.5123730403652605,catapult,LUT,2669,FF,287,catapult_fpga_area
Throughput,0.5123730403652605,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5123730403652605,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5123730403652605,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.45696362295383114,catapult,CLB,710,FF,299,catapult_fpga_area
Throughput,0.45696362295383114,catapult,LUT,3654,FF,299,catapult_fpga_area
Throughput,0.45696362295383114,catapult,FF,299,FF,299,catapult_fpga_area
Throughput,0.45696362295383114,catapult,DSP,1,FF,299,catapult_fpga_area
Throughput,0.45696362295383114,catapult,BRAM,0,FF,299,catapult_fpga_area
Throughput,0.4602750419540701,catapult,CLB,700,FF,306,catapult_fpga_area
Throughput,0.4602750419540701,catapult,LUT,3967,FF,306,catapult_fpga_area
Throughput,0.4602750419540701,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.4602750419540701,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.4602750419540701,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.6533458165940691,catapult,CLB,83,FF,277,catapult_fpga_area
Throughput,0.6533458165940691,catapult,LUT,379,FF,277,catapult_fpga_area
Throughput,0.6533458165940691,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.6533458165940691,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.6533458165940691,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.6662615796262539,catapult,CLB,134,FF,279,catapult_fpga_area
Throughput,0.6662615796262539,catapult,LUT,550,FF,279,catapult_fpga_area
Throughput,0.6662615796262539,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.6662615796262539,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.6662615796262539,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.6068425134445958,catapult,CLB,201,FF,289,catapult_fpga_area
Throughput,0.6068425134445958,catapult,LUT,815,FF,289,catapult_fpga_area
Throughput,0.6068425134445958,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.6068425134445958,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.6068425134445958,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.621081364764191,catapult,CLB,88,FF,300,catapult_fpga_area
Throughput,0.621081364764191,catapult,LUT,428,FF,300,catapult_fpga_area
Throughput,0.621081364764191,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.621081364764191,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.621081364764191,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.6281339960565747,catapult,CLB,141,FF,302,catapult_fpga_area
Throughput,0.6281339960565747,catapult,LUT,624,FF,302,catapult_fpga_area
Throughput,0.6281339960565747,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.6281339960565747,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.6281339960565747,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.5513229269293132,catapult,CLB,214,FF,311,catapult_fpga_area
Throughput,0.5513229269293132,catapult,LUT,868,FF,311,catapult_fpga_area
Throughput,0.5513229269293132,catapult,FF,311,FF,311,catapult_fpga_area
Throughput,0.5513229269293132,catapult,DSP,1,FF,311,catapult_fpga_area
Throughput,0.5513229269293132,catapult,BRAM,0,FF,311,catapult_fpga_area
Throughput,0.5376225577823285,catapult,CLB,108,FF,347,catapult_fpga_area
Throughput,0.5376225577823285,catapult,LUT,527,FF,347,catapult_fpga_area
Throughput,0.5376225577823285,catapult,FF,347,FF,347,catapult_fpga_area
Throughput,0.5376225577823285,catapult,DSP,1,FF,347,catapult_fpga_area
Throughput,0.5376225577823285,catapult,BRAM,0,FF,347,catapult_fpga_area
Throughput,0.5027917511985298,catapult,CLB,153,FF,349,catapult_fpga_area
Throughput,0.5027917511985298,catapult,LUT,744,FF,349,catapult_fpga_area
Throughput,0.5027917511985298,catapult,FF,349,FF,349,catapult_fpga_area
Throughput,0.5027917511985298,catapult,DSP,1,FF,349,catapult_fpga_area
Throughput,0.5027917511985298,catapult,BRAM,0,FF,349,catapult_fpga_area
Throughput,0.5175051284758232,catapult,CLB,220,FF,358,catapult_fpga_area
Throughput,0.5175051284758232,catapult,LUT,1176,FF,358,catapult_fpga_area
Throughput,0.5175051284758232,catapult,FF,358,FF,358,catapult_fpga_area
Throughput,0.5175051284758232,catapult,DSP,1,FF,358,catapult_fpga_area
Throughput,0.5175051284758232,catapult,BRAM,0,FF,358,catapult_fpga_area
Throughput,0.5775042460999694,catapult,CLB,110,FF,263,catapult_fpga_area
Throughput,0.5775042460999694,catapult,LUT,571,FF,263,catapult_fpga_area
Throughput,0.5775042460999694,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5775042460999694,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5775042460999694,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5736655392226603,catapult,CLB,173,FF,265,catapult_fpga_area
Throughput,0.5736655392226603,catapult,LUT,800,FF,265,catapult_fpga_area
Throughput,0.5736655392226603,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5736655392226603,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5736655392226603,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5979091118359098,catapult,CLB,270,FF,272,catapult_fpga_area
Throughput,0.5979091118359098,catapult,LUT,1150,FF,272,catapult_fpga_area
Throughput,0.5979091118359098,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5979091118359098,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5979091118359098,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6529507825288653,catapult,CLB,82,FF,301,catapult_fpga_area
Throughput,0.6529507825288653,catapult,LUT,427,FF,301,catapult_fpga_area
Throughput,0.6529507825288653,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.6529507825288653,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.6529507825288653,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.649021502731407,catapult,CLB,133,FF,303,catapult_fpga_area
Throughput,0.649021502731407,catapult,LUT,620,FF,303,catapult_fpga_area
Throughput,0.649021502731407,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.649021502731407,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.649021502731407,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5540774001801859,catapult,CLB,227,FF,312,catapult_fpga_area
Throughput,0.5540774001801859,catapult,LUT,871,FF,312,catapult_fpga_area
Throughput,0.5540774001801859,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.5540774001801859,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.5540774001801859,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.5135882614266969,catapult,CLB,126,FF,348,catapult_fpga_area
Throughput,0.5135882614266969,catapult,LUT,640,FF,348,catapult_fpga_area
Throughput,0.5135882614266969,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.5135882614266969,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.5135882614266969,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.45052269643240084,catapult,CLB,187,FF,350,catapult_fpga_area
Throughput,0.45052269643240084,catapult,LUT,889,FF,350,catapult_fpga_area
Throughput,0.45052269643240084,catapult,FF,350,FF,350,catapult_fpga_area
Throughput,0.45052269643240084,catapult,DSP,1,FF,350,catapult_fpga_area
Throughput,0.45052269643240084,catapult,BRAM,0,FF,350,catapult_fpga_area
Throughput,0.4717016732201752,catapult,CLB,294,FF,357,catapult_fpga_area
Throughput,0.4717016732201752,catapult,LUT,1212,FF,357,catapult_fpga_area
Throughput,0.4717016732201752,catapult,FF,357,FF,357,catapult_fpga_area
Throughput,0.4717016732201752,catapult,DSP,1,FF,357,catapult_fpga_area
Throughput,0.4717016732201752,catapult,BRAM,0,FF,357,catapult_fpga_area
Throughput,0.5205646460602887,catapult,CLB,122,FF,263,catapult_fpga_area
Throughput,0.5205646460602887,catapult,LUT,643,FF,263,catapult_fpga_area
Throughput,0.5205646460602887,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5205646460602887,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5205646460602887,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5482101486855565,catapult,CLB,178,FF,265,catapult_fpga_area
Throughput,0.5482101486855565,catapult,LUT,868,FF,265,catapult_fpga_area
Throughput,0.5482101486855565,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5482101486855565,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5482101486855565,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5276304223259427,catapult,CLB,276,FF,272,catapult_fpga_area
Throughput,0.5276304223259427,catapult,LUT,1229,FF,272,catapult_fpga_area
Throughput,0.5276304223259427,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5276304223259427,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5276304223259427,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5246975118843986,catapult,CLB,159,FF,264,catapult_fpga_area
Throughput,0.5246975118843986,catapult,LUT,789,FF,264,catapult_fpga_area
Throughput,0.5246975118843986,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5246975118843986,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5246975118843986,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5214008999379532,catapult,CLB,223,FF,266,catapult_fpga_area
Throughput,0.5214008999379532,catapult,LUT,1144,FF,266,catapult_fpga_area
Throughput,0.5214008999379532,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5214008999379532,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5214008999379532,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5084380376732248,catapult,CLB,303,FF,273,catapult_fpga_area
Throughput,0.5084380376732248,catapult,LUT,1543,FF,273,catapult_fpga_area
Throughput,0.5084380376732248,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5084380376732248,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5084380376732248,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4861994711122153,catapult,CLB,142,FF,350,catapult_fpga_area
Throughput,0.4861994711122153,catapult,LUT,700,FF,350,catapult_fpga_area
Throughput,0.4861994711122153,catapult,FF,350,FF,350,catapult_fpga_area
Throughput,0.4861994711122153,catapult,DSP,1,FF,350,catapult_fpga_area
Throughput,0.4861994711122153,catapult,BRAM,0,FF,350,catapult_fpga_area
Throughput,0.5386500245355086,catapult,CLB,207,FF,352,catapult_fpga_area
Throughput,0.5386500245355086,catapult,LUT,958,FF,352,catapult_fpga_area
Throughput,0.5386500245355086,catapult,FF,352,FF,352,catapult_fpga_area
Throughput,0.5386500245355086,catapult,DSP,1,FF,352,catapult_fpga_area
Throughput,0.5386500245355086,catapult,BRAM,0,FF,352,catapult_fpga_area
Throughput,0.5080730263522236,catapult,CLB,309,FF,363,catapult_fpga_area
Throughput,0.5080730263522236,catapult,LUT,1406,FF,363,catapult_fpga_area
Throughput,0.5080730263522236,catapult,FF,363,FF,363,catapult_fpga_area
Throughput,0.5080730263522236,catapult,DSP,1,FF,363,catapult_fpga_area
Throughput,0.5080730263522236,catapult,BRAM,0,FF,363,catapult_fpga_area
Throughput,0.5799269871923125,catapult,CLB,152,FF,263,catapult_fpga_area
Throughput,0.5799269871923125,catapult,LUT,807,FF,263,catapult_fpga_area
Throughput,0.5799269871923125,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5799269871923125,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5799269871923125,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5560124124210949,catapult,CLB,205,FF,265,catapult_fpga_area
Throughput,0.5560124124210949,catapult,LUT,1060,FF,265,catapult_fpga_area
Throughput,0.5560124124210949,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5560124124210949,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5560124124210949,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5331345807616253,catapult,CLB,305,FF,272,catapult_fpga_area
Throughput,0.5331345807616253,catapult,LUT,1500,FF,272,catapult_fpga_area
Throughput,0.5331345807616253,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5331345807616253,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5331345807616253,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5222660287361214,catapult,CLB,197,FF,264,catapult_fpga_area
Throughput,0.5222660287361214,catapult,LUT,1065,FF,264,catapult_fpga_area
Throughput,0.5222660287361214,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5222660287361214,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5222660287361214,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4955170571836594,catapult,CLB,279,FF,266,catapult_fpga_area
Throughput,0.4955170571836594,catapult,LUT,1356,FF,266,catapult_fpga_area
Throughput,0.4955170571836594,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4955170571836594,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4955170571836594,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5154038756309832,catapult,CLB,399,FF,273,catapult_fpga_area
Throughput,0.5154038756309832,catapult,LUT,1816,FF,273,catapult_fpga_area
Throughput,0.5154038756309832,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5154038756309832,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5154038756309832,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5385142714359644,catapult,CLB,266,FF,265,catapult_fpga_area
Throughput,0.5385142714359644,catapult,LUT,1393,FF,265,catapult_fpga_area
Throughput,0.5385142714359644,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5385142714359644,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5385142714359644,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5249531216862334,catapult,CLB,358,FF,267,catapult_fpga_area
Throughput,0.5249531216862334,catapult,LUT,1690,FF,267,catapult_fpga_area
Throughput,0.5249531216862334,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5249531216862334,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5249531216862334,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5021078487490486,catapult,CLB,563,FF,276,catapult_fpga_area
Throughput,0.5021078487490486,catapult,LUT,2730,FF,276,catapult_fpga_area
Throughput,0.5021078487490486,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5021078487490486,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5021078487490486,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5494203615185979,catapult,CLB,174,FF,263,catapult_fpga_area
Throughput,0.5494203615185979,catapult,LUT,832,FF,263,catapult_fpga_area
Throughput,0.5494203615185979,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5494203615185979,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5494203615185979,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5350426161443759,catapult,CLB,204,FF,265,catapult_fpga_area
Throughput,0.5350426161443759,catapult,LUT,1038,FF,265,catapult_fpga_area
Throughput,0.5350426161443759,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5350426161443759,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5350426161443759,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5000055000605007,catapult,CLB,358,FF,274,catapult_fpga_area
Throughput,0.5000055000605007,catapult,LUT,1706,FF,274,catapult_fpga_area
Throughput,0.5000055000605007,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5000055000605007,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5000055000605007,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.552523735038348,catapult,CLB,229,FF,264,catapult_fpga_area
Throughput,0.552523735038348,catapult,LUT,1169,FF,264,catapult_fpga_area
Throughput,0.552523735038348,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.552523735038348,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.552523735038348,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.48764217207526855,catapult,CLB,306,FF,268,catapult_fpga_area
Throughput,0.48764217207526855,catapult,LUT,1596,FF,268,catapult_fpga_area
Throughput,0.48764217207526855,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.48764217207526855,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.48764217207526855,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5336620691679408,catapult,CLB,464,FF,275,catapult_fpga_area
Throughput,0.5336620691679408,catapult,LUT,2221,FF,275,catapult_fpga_area
Throughput,0.5336620691679408,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5336620691679408,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5336620691679408,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5082406133041129,catapult,CLB,355,FF,269,catapult_fpga_area
Throughput,0.5082406133041129,catapult,LUT,1929,FF,269,catapult_fpga_area
Throughput,0.5082406133041129,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5082406133041129,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5082406133041129,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4901696477150742,catapult,CLB,460,FF,272,catapult_fpga_area
Throughput,0.4901696477150742,catapult,LUT,2484,FF,272,catapult_fpga_area
Throughput,0.4901696477150742,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4901696477150742,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4901696477150742,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5165145187066064,catapult,CLB,766,FF,282,catapult_fpga_area
Throughput,0.5165145187066064,catapult,LUT,4078,FF,282,catapult_fpga_area
Throughput,0.5165145187066064,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5165145187066064,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5165145187066064,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.6375237557289478,catapult,CLB,82,FF,282,catapult_fpga_area
Throughput,0.6375237557289478,catapult,LUT,366,FF,282,catapult_fpga_area
Throughput,0.6375237557289478,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.6375237557289478,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.6375237557289478,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.6183794747484742,catapult,CLB,111,FF,284,catapult_fpga_area
Throughput,0.6183794747484742,catapult,LUT,449,FF,284,catapult_fpga_area
Throughput,0.6183794747484742,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.6183794747484742,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.6183794747484742,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.6139937777870559,catapult,CLB,149,FF,294,catapult_fpga_area
Throughput,0.6139937777870559,catapult,LUT,594,FF,294,catapult_fpga_area
Throughput,0.6139937777870559,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6139937777870559,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6139937777870559,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6017122323283135,catapult,CLB,91,FF,310,catapult_fpga_area
Throughput,0.6017122323283135,catapult,LUT,392,FF,310,catapult_fpga_area
Throughput,0.6017122323283135,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.6017122323283135,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.6017122323283135,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.622640581347058,catapult,CLB,103,FF,312,catapult_fpga_area
Throughput,0.622640581347058,catapult,LUT,480,FF,312,catapult_fpga_area
Throughput,0.622640581347058,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.622640581347058,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.622640581347058,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.5215333288481466,catapult,CLB,164,FF,321,catapult_fpga_area
Throughput,0.5215333288481466,catapult,LUT,627,FF,321,catapult_fpga_area
Throughput,0.5215333288481466,catapult,FF,321,FF,321,catapult_fpga_area
Throughput,0.5215333288481466,catapult,DSP,1,FF,321,catapult_fpga_area
Throughput,0.5215333288481466,catapult,BRAM,0,FF,321,catapult_fpga_area
Throughput,0.5028999726925315,catapult,CLB,131,FF,367,catapult_fpga_area
Throughput,0.5028999726925315,catapult,LUT,603,FF,367,catapult_fpga_area
Throughput,0.5028999726925315,catapult,FF,367,FF,367,catapult_fpga_area
Throughput,0.5028999726925315,catapult,DSP,1,FF,367,catapult_fpga_area
Throughput,0.5028999726925315,catapult,BRAM,0,FF,367,catapult_fpga_area
Throughput,0.438594952298413,catapult,CLB,226,FF,370,catapult_fpga_area
Throughput,0.438594952298413,catapult,LUT,1053,FF,370,catapult_fpga_area
Throughput,0.438594952298413,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.438594952298413,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.438594952298413,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.4603913787110423,catapult,CLB,232,FF,378,catapult_fpga_area
Throughput,0.4603913787110423,catapult,LUT,977,FF,378,catapult_fpga_area
Throughput,0.4603913787110423,catapult,FF,378,FF,378,catapult_fpga_area
Throughput,0.4603913787110423,catapult,DSP,1,FF,378,catapult_fpga_area
Throughput,0.4603913787110423,catapult,BRAM,0,FF,378,catapult_fpga_area
Throughput,0.53125280567888,catapult,CLB,154,FF,263,catapult_fpga_area
Throughput,0.53125280567888,catapult,LUT,774,FF,263,catapult_fpga_area
Throughput,0.53125280567888,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.53125280567888,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.53125280567888,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.49690996538028276,catapult,CLB,245,FF,265,catapult_fpga_area
Throughput,0.49690996538028276,catapult,LUT,1253,FF,265,catapult_fpga_area
Throughput,0.49690996538028276,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.49690996538028276,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.49690996538028276,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5360852375527709,catapult,CLB,311,FF,274,catapult_fpga_area
Throughput,0.5360852375527709,catapult,LUT,1338,FF,274,catapult_fpga_area
Throughput,0.5360852375527709,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5360852375527709,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5360852375527709,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.6274344456491185,catapult,CLB,88,FF,255,catapult_fpga_area
Throughput,0.6274344456491185,catapult,LUT,376,FF,255,catapult_fpga_area
Throughput,0.6274344456491185,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6274344456491185,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6274344456491185,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.605752590046637,catapult,CLB,130,FF,257,catapult_fpga_area
Throughput,0.605752590046637,catapult,LUT,476,FF,257,catapult_fpga_area
Throughput,0.605752590046637,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.605752590046637,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.605752590046637,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.608446083462983,catapult,CLB,160,FF,264,catapult_fpga_area
Throughput,0.608446083462983,catapult,LUT,624,FF,264,catapult_fpga_area
Throughput,0.608446083462983,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.608446083462983,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.608446083462983,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5014982259500257,catapult,CLB,133,FF,368,catapult_fpga_area
Throughput,0.5014982259500257,catapult,LUT,626,FF,368,catapult_fpga_area
Throughput,0.5014982259500257,catapult,FF,368,FF,368,catapult_fpga_area
Throughput,0.5014982259500257,catapult,DSP,1,FF,368,catapult_fpga_area
Throughput,0.5014982259500257,catapult,BRAM,0,FF,368,catapult_fpga_area
Throughput,0.46787324939375324,catapult,CLB,194,FF,370,catapult_fpga_area
Throughput,0.46787324939375324,catapult,LUT,780,FF,370,catapult_fpga_area
Throughput,0.46787324939375324,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.46787324939375324,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.46787324939375324,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5262559624800549,catapult,CLB,221,FF,377,catapult_fpga_area
Throughput,0.5262559624800549,catapult,LUT,978,FF,377,catapult_fpga_area
Throughput,0.5262559624800549,catapult,FF,377,FF,377,catapult_fpga_area
Throughput,0.5262559624800549,catapult,DSP,1,FF,377,catapult_fpga_area
Throughput,0.5262559624800549,catapult,BRAM,0,FF,377,catapult_fpga_area
Throughput,0.5455793343277426,catapult,CLB,161,FF,263,catapult_fpga_area
Throughput,0.5455793343277426,catapult,LUT,772,FF,263,catapult_fpga_area
Throughput,0.5455793343277426,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5455793343277426,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5455793343277426,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5321005627495552,catapult,CLB,241,FF,265,catapult_fpga_area
Throughput,0.5321005627495552,catapult,LUT,1159,FF,265,catapult_fpga_area
Throughput,0.5321005627495552,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5321005627495552,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5321005627495552,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5626534285567996,catapult,CLB,313,FF,275,catapult_fpga_area
Throughput,0.5626534285567996,catapult,LUT,1434,FF,275,catapult_fpga_area
Throughput,0.5626534285567996,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5626534285567996,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5626534285567996,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5414903438734429,catapult,CLB,243,FF,264,catapult_fpga_area
Throughput,0.5414903438734429,catapult,LUT,1243,FF,264,catapult_fpga_area
Throughput,0.5414903438734429,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5414903438734429,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5414903438734429,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.49482413950082144,catapult,CLB,543,FF,342,catapult_fpga_area
Throughput,0.49482413950082144,catapult,LUT,3158,FF,342,catapult_fpga_area
Throughput,0.49482413950082144,catapult,FF,342,FF,342,catapult_fpga_area
Throughput,0.49482413950082144,catapult,DSP,1,FF,342,catapult_fpga_area
Throughput,0.49482413950082144,catapult,BRAM,0,FF,342,catapult_fpga_area
Throughput,0.4959230168782439,catapult,CLB,437,FF,281,catapult_fpga_area
Throughput,0.4959230168782439,catapult,LUT,2092,FF,281,catapult_fpga_area
Throughput,0.4959230168782439,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4959230168782439,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4959230168782439,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5039903435450177,catapult,CLB,135,FF,370,catapult_fpga_area
Throughput,0.5039903435450177,catapult,LUT,608,FF,370,catapult_fpga_area
Throughput,0.5039903435450177,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.5039903435450177,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.5039903435450177,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.4830983221029077,catapult,CLB,154,FF,372,catapult_fpga_area
Throughput,0.4830983221029077,catapult,LUT,698,FF,372,catapult_fpga_area
Throughput,0.4830983221029077,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.4830983221029077,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.4830983221029077,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.5144416636014517,catapult,CLB,213,FF,379,catapult_fpga_area
Throughput,0.5144416636014517,catapult,LUT,984,FF,379,catapult_fpga_area
Throughput,0.5144416636014517,catapult,FF,379,FF,379,catapult_fpga_area
Throughput,0.5144416636014517,catapult,DSP,1,FF,379,catapult_fpga_area
Throughput,0.5144416636014517,catapult,BRAM,0,FF,379,catapult_fpga_area
Throughput,0.5396432742100162,catapult,CLB,165,FF,263,catapult_fpga_area
Throughput,0.5396432742100162,catapult,LUT,799,FF,263,catapult_fpga_area
Throughput,0.5396432742100162,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5396432742100162,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5396432742100162,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5167694262670799,catapult,CLB,227,FF,265,catapult_fpga_area
Throughput,0.5167694262670799,catapult,LUT,1132,FF,265,catapult_fpga_area
Throughput,0.5167694262670799,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5167694262670799,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5167694262670799,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5382058906634734,catapult,CLB,295,FF,274,catapult_fpga_area
Throughput,0.5382058906634734,catapult,LUT,1372,FF,274,catapult_fpga_area
Throughput,0.5382058906634734,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5382058906634734,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5382058906634734,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5381748982311267,catapult,CLB,255,FF,264,catapult_fpga_area
Throughput,0.5381748982311267,catapult,LUT,1297,FF,264,catapult_fpga_area
Throughput,0.5381748982311267,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5381748982311267,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5381748982311267,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.48210103487808154,catapult,CLB,502,FF,337,catapult_fpga_area
Throughput,0.48210103487808154,catapult,LUT,2756,FF,337,catapult_fpga_area
Throughput,0.48210103487808154,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.48210103487808154,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.48210103487808154,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.5308359976876784,catapult,CLB,467,FF,279,catapult_fpga_area
Throughput,0.5308359976876784,catapult,LUT,2202,FF,279,catapult_fpga_area
Throughput,0.5308359976876784,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5308359976876784,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5308359976876784,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.49511298725925756,catapult,CLB,342,FF,268,catapult_fpga_area
Throughput,0.49511298725925756,catapult,LUT,1787,FF,268,catapult_fpga_area
Throughput,0.49511298725925756,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.49511298725925756,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.49511298725925756,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4780978589821679,catapult,CLB,580,FF,270,catapult_fpga_area
Throughput,0.4780978589821679,catapult,LUT,3073,FF,270,catapult_fpga_area
Throughput,0.4780978589821679,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4780978589821679,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4780978589821679,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5023224880233761,catapult,CLB,706,FF,282,catapult_fpga_area
Throughput,0.5023224880233761,catapult,LUT,3350,FF,282,catapult_fpga_area
Throughput,0.5023224880233761,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5023224880233761,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5023224880233761,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5198637333182227,catapult,CLB,155,FF,263,catapult_fpga_area
Throughput,0.5198637333182227,catapult,LUT,730,FF,263,catapult_fpga_area
Throughput,0.5198637333182227,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5198637333182227,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5198637333182227,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5242321048128701,catapult,CLB,201,FF,265,catapult_fpga_area
Throughput,0.5242321048128701,catapult,LUT,975,FF,265,catapult_fpga_area
Throughput,0.5242321048128701,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5242321048128701,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5242321048128701,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5237790448574849,catapult,CLB,327,FF,274,catapult_fpga_area
Throughput,0.5237790448574849,catapult,LUT,1305,FF,274,catapult_fpga_area
Throughput,0.5237790448574849,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5237790448574849,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5237790448574849,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.48760793201575164,catapult,CLB,249,FF,266,catapult_fpga_area
Throughput,0.48760793201575164,catapult,LUT,1265,FF,266,catapult_fpga_area
Throughput,0.48760793201575164,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48760793201575164,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.48760793201575164,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.47046757419861734,catapult,CLB,407,FF,273,catapult_fpga_area
Throughput,0.47046757419861734,catapult,LUT,2047,FF,273,catapult_fpga_area
Throughput,0.47046757419861734,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.47046757419861734,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.47046757419861734,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5499969200172479,catapult,CLB,481,FF,279,catapult_fpga_area
Throughput,0.5499969200172479,catapult,LUT,2222,FF,279,catapult_fpga_area
Throughput,0.5499969200172479,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5499969200172479,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5499969200172479,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4946342081104182,catapult,CLB,394,FF,270,catapult_fpga_area
Throughput,0.4946342081104182,catapult,LUT,2046,FF,270,catapult_fpga_area
Throughput,0.4946342081104182,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4946342081104182,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4946342081104182,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4718082759889691,catapult,CLB,737,FF,345,catapult_fpga_area
Throughput,0.4718082759889691,catapult,LUT,4251,FF,345,catapult_fpga_area
Throughput,0.4718082759889691,catapult,FF,345,FF,345,catapult_fpga_area
Throughput,0.4718082759889691,catapult,DSP,1,FF,345,catapult_fpga_area
Throughput,0.4718082759889691,catapult,BRAM,0,FF,345,catapult_fpga_area
Throughput,0.4856325606919293,catapult,CLB,696,FF,284,catapult_fpga_area
Throughput,0.4856325606919293,catapult,LUT,3464,FF,284,catapult_fpga_area
Throughput,0.4856325606919293,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4856325606919293,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4856325606919293,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.6059493317287795,catapult,CLB,88,FF,304,catapult_fpga_area
Throughput,0.6059493317287795,catapult,LUT,418,FF,304,catapult_fpga_area
Throughput,0.6059493317287795,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.6059493317287795,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.6059493317287795,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.6222306845595322,catapult,CLB,115,FF,306,catapult_fpga_area
Throughput,0.6222306845595322,catapult,LUT,486,FF,306,catapult_fpga_area
Throughput,0.6222306845595322,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.6222306845595322,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.6222306845595322,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5982081273752602,catapult,CLB,192,FF,298,catapult_fpga_area
Throughput,0.5982081273752602,catapult,LUT,726,FF,298,catapult_fpga_area
Throughput,0.5982081273752602,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5982081273752602,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5982081273752602,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5754296157511197,catapult,CLB,104,FF,295,catapult_fpga_area
Throughput,0.5754296157511197,catapult,LUT,490,FF,295,catapult_fpga_area
Throughput,0.5754296157511197,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5754296157511197,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5754296157511197,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.6197833609240226,catapult,CLB,162,FF,297,catapult_fpga_area
Throughput,0.6197833609240226,catapult,LUT,615,FF,297,catapult_fpga_area
Throughput,0.6197833609240226,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.6197833609240226,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.6197833609240226,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.6211384598374977,catapult,CLB,189,FF,266,catapult_fpga_area
Throughput,0.6211384598374977,catapult,LUT,864,FF,266,catapult_fpga_area
Throughput,0.6211384598374977,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.6211384598374977,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.6211384598374977,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5064681041582044,catapult,CLB,136,FF,449,catapult_fpga_area
Throughput,0.5064681041582044,catapult,LUT,697,FF,449,catapult_fpga_area
Throughput,0.5064681041582044,catapult,FF,449,FF,449,catapult_fpga_area
Throughput,0.5064681041582044,catapult,DSP,1,FF,449,catapult_fpga_area
Throughput,0.5064681041582044,catapult,BRAM,0,FF,449,catapult_fpga_area
Throughput,0.46416140191596544,catapult,CLB,232,FF,451,catapult_fpga_area
Throughput,0.46416140191596544,catapult,LUT,1115,FF,451,catapult_fpga_area
Throughput,0.46416140191596544,catapult,FF,451,FF,451,catapult_fpga_area
Throughput,0.46416140191596544,catapult,DSP,1,FF,451,catapult_fpga_area
Throughput,0.46416140191596544,catapult,BRAM,0,FF,451,catapult_fpga_area
Throughput,0.48370541566257486,catapult,CLB,295,FF,382,catapult_fpga_area
Throughput,0.48370541566257486,catapult,LUT,1196,FF,382,catapult_fpga_area
Throughput,0.48370541566257486,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.48370541566257486,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.48370541566257486,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.49266884130693217,catapult,CLB,193,FF,420,catapult_fpga_area
Throughput,0.49266884130693217,catapult,LUT,958,FF,420,catapult_fpga_area
Throughput,0.49266884130693217,catapult,FF,420,FF,420,catapult_fpga_area
Throughput,0.49266884130693217,catapult,DSP,1,FF,420,catapult_fpga_area
Throughput,0.49266884130693217,catapult,BRAM,0,FF,420,catapult_fpga_area
Throughput,0.5133797017879989,catapult,CLB,315,FF,423,catapult_fpga_area
Throughput,0.5133797017879989,catapult,LUT,1548,FF,423,catapult_fpga_area
Throughput,0.5133797017879989,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5133797017879989,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5133797017879989,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.533359787978817,catapult,CLB,333,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,LUT,1602,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5668535771861842,catapult,CLB,108,FF,296,catapult_fpga_area
Throughput,0.5668535771861842,catapult,LUT,529,FF,296,catapult_fpga_area
Throughput,0.5668535771861842,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.5668535771861842,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.5668535771861842,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5136877230688938,catapult,CLB,145,FF,298,catapult_fpga_area
Throughput,0.5136877230688938,catapult,LUT,642,FF,298,catapult_fpga_area
Throughput,0.5136877230688938,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5136877230688938,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5136877230688938,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5515193530898597,catapult,CLB,196,FF,267,catapult_fpga_area
Throughput,0.5515193530898597,catapult,LUT,888,FF,267,catapult_fpga_area
Throughput,0.5515193530898597,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5515193530898597,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5515193530898597,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.47964368230129195,catapult,CLB,135,FF,450,catapult_fpga_area
Throughput,0.47964368230129195,catapult,LUT,726,FF,450,catapult_fpga_area
Throughput,0.47964368230129195,catapult,FF,450,FF,450,catapult_fpga_area
Throughput,0.47964368230129195,catapult,DSP,1,FF,450,catapult_fpga_area
Throughput,0.47964368230129195,catapult,BRAM,0,FF,450,catapult_fpga_area
Throughput,0.4655489147589248,catapult,CLB,193,FF,452,catapult_fpga_area
Throughput,0.4655489147589248,catapult,LUT,912,FF,452,catapult_fpga_area
Throughput,0.4655489147589248,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.4655489147589248,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.4655489147589248,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5067943382963703,catapult,CLB,210,FF,387,catapult_fpga_area
Throughput,0.5067943382963703,catapult,LUT,1135,FF,387,catapult_fpga_area
Throughput,0.5067943382963703,catapult,FF,387,FF,387,catapult_fpga_area
Throughput,0.5067943382963703,catapult,DSP,1,FF,387,catapult_fpga_area
Throughput,0.5067943382963703,catapult,BRAM,0,FF,387,catapult_fpga_area
Throughput,0.4988215341256282,catapult,CLB,186,FF,421,catapult_fpga_area
Throughput,0.4988215341256282,catapult,LUT,956,FF,421,catapult_fpga_area
Throughput,0.4988215341256282,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.4988215341256282,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.4988215341256282,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5384626568070564,catapult,CLB,298,FF,421,catapult_fpga_area
Throughput,0.5384626568070564,catapult,LUT,1449,FF,421,catapult_fpga_area
Throughput,0.5384626568070564,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.5384626568070564,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.5384626568070564,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5392120386636601,catapult,CLB,358,FF,278,catapult_fpga_area
Throughput,0.5392120386636601,catapult,LUT,1628,FF,278,catapult_fpga_area
Throughput,0.5392120386636601,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5392120386636601,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5392120386636601,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49907272288088733,catapult,CLB,321,FF,588,catapult_fpga_area
Throughput,0.49907272288088733,catapult,LUT,1585,FF,588,catapult_fpga_area
Throughput,0.49907272288088733,catapult,FF,588,FF,588,catapult_fpga_area
Throughput,0.49907272288088733,catapult,DSP,1,FF,588,catapult_fpga_area
Throughput,0.49907272288088733,catapult,BRAM,0,FF,588,catapult_fpga_area
Throughput,0.4793163032250798,catapult,CLB,651,FF,658,catapult_fpga_area
Throughput,0.4793163032250798,catapult,LUT,3882,FF,658,catapult_fpga_area
Throughput,0.4793163032250798,catapult,FF,658,FF,658,catapult_fpga_area
Throughput,0.4793163032250798,catapult,DSP,1,FF,658,catapult_fpga_area
Throughput,0.4793163032250798,catapult,BRAM,0,FF,658,catapult_fpga_area
Throughput,0.5028410519434807,catapult,CLB,463,FF,295,catapult_fpga_area
Throughput,0.5028410519434807,catapult,LUT,2297,FF,295,catapult_fpga_area
Throughput,0.5028410519434807,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5028410519434807,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5028410519434807,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5013579279478467,catapult,CLB,141,FF,452,catapult_fpga_area
Throughput,0.5013579279478467,catapult,LUT,705,FF,452,catapult_fpga_area
Throughput,0.5013579279478467,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.5013579279478467,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.5013579279478467,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5012398166865742,catapult,CLB,206,FF,454,catapult_fpga_area
Throughput,0.5012398166865742,catapult,LUT,960,FF,454,catapult_fpga_area
Throughput,0.5012398166865742,catapult,FF,454,FF,454,catapult_fpga_area
Throughput,0.5012398166865742,catapult,DSP,1,FF,454,catapult_fpga_area
Throughput,0.5012398166865742,catapult,BRAM,0,FF,454,catapult_fpga_area
Throughput,0.483714306721307,catapult,CLB,255,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,LUT,1113,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,FF,389,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,DSP,1,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,BRAM,0,FF,389,catapult_fpga_area
Throughput,0.5248966347302058,catapult,CLB,218,FF,423,catapult_fpga_area
Throughput,0.5248966347302058,catapult,LUT,1071,FF,423,catapult_fpga_area
Throughput,0.5248966347302058,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5248966347302058,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5248966347302058,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.48526940458899864,catapult,CLB,304,FF,424,catapult_fpga_area
Throughput,0.48526940458899864,catapult,LUT,1501,FF,424,catapult_fpga_area
Throughput,0.48526940458899864,catapult,FF,424,FF,424,catapult_fpga_area
Throughput,0.48526940458899864,catapult,DSP,1,FF,424,catapult_fpga_area
Throughput,0.48526940458899864,catapult,BRAM,0,FF,424,catapult_fpga_area
Throughput,0.5280182314134942,catapult,CLB,384,FF,284,catapult_fpga_area
Throughput,0.5280182314134942,catapult,LUT,1670,FF,284,catapult_fpga_area
Throughput,0.5280182314134942,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5280182314134942,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5280182314134942,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4772066992185263,catapult,CLB,329,FF,583,catapult_fpga_area
Throughput,0.4772066992185263,catapult,LUT,1624,FF,583,catapult_fpga_area
Throughput,0.4772066992185263,catapult,FF,583,FF,583,catapult_fpga_area
Throughput,0.4772066992185263,catapult,DSP,1,FF,583,catapult_fpga_area
Throughput,0.4772066992185263,catapult,BRAM,0,FF,583,catapult_fpga_area
Throughput,0.48646650191667806,catapult,CLB,589,FF,660,catapult_fpga_area
Throughput,0.48646650191667806,catapult,LUT,3267,FF,660,catapult_fpga_area
Throughput,0.48646650191667806,catapult,FF,660,FF,660,catapult_fpga_area
Throughput,0.48646650191667806,catapult,DSP,1,FF,660,catapult_fpga_area
Throughput,0.48646650191667806,catapult,BRAM,0,FF,660,catapult_fpga_area
Throughput,0.47108792102305225,catapult,CLB,502,FF,291,catapult_fpga_area
Throughput,0.47108792102305225,catapult,LUT,2366,FF,291,catapult_fpga_area
Throughput,0.47108792102305225,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.47108792102305225,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.47108792102305225,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.4888268839143693,catapult,CLB,549,FF,895,catapult_fpga_area
Throughput,0.4888268839143693,catapult,LUT,2586,FF,895,catapult_fpga_area
Throughput,0.4888268839143693,catapult,FF,895,FF,895,catapult_fpga_area
Throughput,0.4888268839143693,catapult,DSP,1,FF,895,catapult_fpga_area
Throughput,0.4888268839143693,catapult,BRAM,0,FF,895,catapult_fpga_area
Throughput,0.47058424916871294,catapult,CLB,728,FF,903,catapult_fpga_area
Throughput,0.47058424916871294,catapult,LUT,4367,FF,903,catapult_fpga_area
Throughput,0.47058424916871294,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.47058424916871294,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.47058424916871294,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.4598210652306762,catapult,CLB,756,FF,307,catapult_fpga_area
Throughput,0.4598210652306762,catapult,LUT,3846,FF,307,catapult_fpga_area
Throughput,0.4598210652306762,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.4598210652306762,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.4598210652306762,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.509267393391237,catapult,CLB,192,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,LUT,957,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,FF,418,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,DSP,1,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,BRAM,0,FF,418,catapult_fpga_area
Throughput,0.5196392456500999,catapult,CLB,245,FF,421,catapult_fpga_area
Throughput,0.5196392456500999,catapult,LUT,1270,FF,421,catapult_fpga_area
Throughput,0.5196392456500999,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.5196392456500999,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.5196392456500999,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5302440607362757,catapult,CLB,342,FF,281,catapult_fpga_area
Throughput,0.5302440607362757,catapult,LUT,1587,FF,281,catapult_fpga_area
Throughput,0.5302440607362757,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5302440607362757,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5302440607362757,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5140695700630558,catapult,CLB,346,FF,589,catapult_fpga_area
Throughput,0.5140695700630558,catapult,LUT,1730,FF,589,catapult_fpga_area
Throughput,0.5140695700630558,catapult,FF,589,FF,589,catapult_fpga_area
Throughput,0.5140695700630558,catapult,DSP,1,FF,589,catapult_fpga_area
Throughput,0.5140695700630558,catapult,BRAM,0,FF,589,catapult_fpga_area
Throughput,0.48922458392672197,catapult,CLB,526,FF,603,catapult_fpga_area
Throughput,0.48922458392672197,catapult,LUT,2893,FF,603,catapult_fpga_area
Throughput,0.48922458392672197,catapult,FF,603,FF,603,catapult_fpga_area
Throughput,0.48922458392672197,catapult,DSP,1,FF,603,catapult_fpga_area
Throughput,0.48922458392672197,catapult,BRAM,0,FF,603,catapult_fpga_area
Throughput,0.47220350459997046,catapult,CLB,550,FF,301,catapult_fpga_area
Throughput,0.47220350459997046,catapult,LUT,2747,FF,301,catapult_fpga_area
Throughput,0.47220350459997046,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.47220350459997046,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.47220350459997046,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.4972504536167263,catapult,CLB,507,FF,903,catapult_fpga_area
Throughput,0.4972504536167263,catapult,LUT,2777,FF,903,catapult_fpga_area
Throughput,0.4972504536167263,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.4972504536167263,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.4972504536167263,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.47391680390507446,catapult,CLB,880,FF,975,catapult_fpga_area
Throughput,0.47391680390507446,catapult,LUT,5207,FF,975,catapult_fpga_area
Throughput,0.47391680390507446,catapult,FF,975,FF,975,catapult_fpga_area
Throughput,0.47391680390507446,catapult,DSP,1,FF,975,catapult_fpga_area
Throughput,0.47391680390507446,catapult,BRAM,0,FF,975,catapult_fpga_area
Throughput,0.4636064315193032,catapult,CLB,719,FF,313,catapult_fpga_area
Throughput,0.4636064315193032,catapult,LUT,3896,FF,313,catapult_fpga_area
Throughput,0.4636064315193032,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.4636064315193032,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.4636064315193032,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.6222066808820153,catapult,CLB,93,FF,286,catapult_fpga_area
Throughput,0.6222066808820153,catapult,LUT,467,FF,286,catapult_fpga_area
Throughput,0.6222066808820153,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.6222066808820153,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.6222066808820153,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.6247497096475725,catapult,CLB,117,FF,287,catapult_fpga_area
Throughput,0.6247497096475725,catapult,LUT,612,FF,287,catapult_fpga_area
Throughput,0.6247497096475725,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.6247497096475725,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.6247497096475725,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5652614079644201,catapult,CLB,213,FF,298,catapult_fpga_area
Throughput,0.5652614079644201,catapult,LUT,865,FF,298,catapult_fpga_area
Throughput,0.5652614079644201,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5652614079644201,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5652614079644201,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.47622222433876543,catapult,CLB,110,FF,317,catapult_fpga_area
Throughput,0.47622222433876543,catapult,LUT,583,FF,317,catapult_fpga_area
Throughput,0.47622222433876543,catapult,FF,317,FF,317,catapult_fpga_area
Throughput,0.47622222433876543,catapult,DSP,1,FF,317,catapult_fpga_area
Throughput,0.47622222433876543,catapult,BRAM,0,FF,317,catapult_fpga_area
Throughput,0.5230007902541941,catapult,CLB,160,FF,318,catapult_fpga_area
Throughput,0.5230007902541941,catapult,LUT,731,FF,318,catapult_fpga_area
Throughput,0.5230007902541941,catapult,FF,318,FF,318,catapult_fpga_area
Throughput,0.5230007902541941,catapult,DSP,1,FF,318,catapult_fpga_area
Throughput,0.5230007902541941,catapult,BRAM,0,FF,318,catapult_fpga_area
Throughput,0.5110747339472704,catapult,CLB,239,FF,326,catapult_fpga_area
Throughput,0.5110747339472704,catapult,LUT,1035,FF,326,catapult_fpga_area
Throughput,0.5110747339472704,catapult,FF,326,FF,326,catapult_fpga_area
Throughput,0.5110747339472704,catapult,DSP,1,FF,326,catapult_fpga_area
Throughput,0.5110747339472704,catapult,BRAM,0,FF,326,catapult_fpga_area
Throughput,0.5678553013835227,catapult,CLB,144,FF,265,catapult_fpga_area
Throughput,0.5678553013835227,catapult,LUT,737,FF,265,catapult_fpga_area
Throughput,0.5678553013835227,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5678553013835227,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5678553013835227,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5441104936061576,catapult,CLB,237,FF,271,catapult_fpga_area
Throughput,0.5441104936061576,catapult,LUT,1083,FF,271,catapult_fpga_area
Throughput,0.5441104936061576,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5441104936061576,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5441104936061576,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5632235310285476,catapult,CLB,269,FF,274,catapult_fpga_area
Throughput,0.5632235310285476,catapult,LUT,1211,FF,274,catapult_fpga_area
Throughput,0.5632235310285476,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5632235310285476,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5632235310285476,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5497190660712843,catapult,CLB,160,FF,271,catapult_fpga_area
Throughput,0.5497190660712843,catapult,LUT,916,FF,271,catapult_fpga_area
Throughput,0.5497190660712843,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5497190660712843,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5497190660712843,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5122292164276008,catapult,CLB,252,FF,276,catapult_fpga_area
Throughput,0.5122292164276008,catapult,LUT,1183,FF,276,catapult_fpga_area
Throughput,0.5122292164276008,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5122292164276008,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5122292164276008,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5362910859304569,catapult,CLB,331,FF,283,catapult_fpga_area
Throughput,0.5362910859304569,catapult,LUT,1439,FF,283,catapult_fpga_area
Throughput,0.5362910859304569,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5362910859304569,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5362910859304569,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5132089725351087,catapult,CLB,134,FF,318,catapult_fpga_area
Throughput,0.5132089725351087,catapult,LUT,700,FF,318,catapult_fpga_area
Throughput,0.5132089725351087,catapult,FF,318,FF,318,catapult_fpga_area
Throughput,0.5132089725351087,catapult,DSP,1,FF,318,catapult_fpga_area
Throughput,0.5132089725351087,catapult,BRAM,0,FF,318,catapult_fpga_area
Throughput,0.5175530711858021,catapult,CLB,159,FF,319,catapult_fpga_area
Throughput,0.5175530711858021,catapult,LUT,779,FF,319,catapult_fpga_area
Throughput,0.5175530711858021,catapult,FF,319,FF,319,catapult_fpga_area
Throughput,0.5175530711858021,catapult,DSP,1,FF,319,catapult_fpga_area
Throughput,0.5175530711858021,catapult,BRAM,0,FF,319,catapult_fpga_area
Throughput,0.48005422692547345,catapult,CLB,243,FF,327,catapult_fpga_area
Throughput,0.48005422692547345,catapult,LUT,1091,FF,327,catapult_fpga_area
Throughput,0.48005422692547345,catapult,FF,327,FF,327,catapult_fpga_area
Throughput,0.48005422692547345,catapult,DSP,1,FF,327,catapult_fpga_area
Throughput,0.48005422692547345,catapult,BRAM,0,FF,327,catapult_fpga_area
Throughput,0.5547185469036721,catapult,CLB,139,FF,265,catapult_fpga_area
Throughput,0.5547185469036721,catapult,LUT,778,FF,265,catapult_fpga_area
Throughput,0.5547185469036721,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5547185469036721,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5547185469036721,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5516447010940769,catapult,CLB,193,FF,271,catapult_fpga_area
Throughput,0.5516447010940769,catapult,LUT,919,FF,271,catapult_fpga_area
Throughput,0.5516447010940769,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5516447010940769,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5516447010940769,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5501557766081466,catapult,CLB,311,FF,274,catapult_fpga_area
Throughput,0.5501557766081466,catapult,LUT,1234,FF,274,catapult_fpga_area
Throughput,0.5501557766081466,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5501557766081466,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5501557766081466,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5458452714242905,catapult,CLB,207,FF,269,catapult_fpga_area
Throughput,0.5458452714242905,catapult,LUT,1065,FF,269,catapult_fpga_area
Throughput,0.5458452714242905,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5458452714242905,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5458452714242905,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.52990014561656,catapult,CLB,255,FF,277,catapult_fpga_area
Throughput,0.52990014561656,catapult,LUT,1201,FF,277,catapult_fpga_area
Throughput,0.52990014561656,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.52990014561656,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.52990014561656,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5306227707210844,catapult,CLB,378,FF,285,catapult_fpga_area
Throughput,0.5306227707210844,catapult,LUT,1645,FF,285,catapult_fpga_area
Throughput,0.5306227707210844,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5306227707210844,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5306227707210844,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5171796744250513,catapult,CLB,287,FF,269,catapult_fpga_area
Throughput,0.5171796744250513,catapult,LUT,1500,FF,269,catapult_fpga_area
Throughput,0.5171796744250513,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5171796744250513,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5171796744250513,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4937961915474931,catapult,CLB,514,FF,391,catapult_fpga_area
Throughput,0.4937961915474931,catapult,LUT,3000,FF,391,catapult_fpga_area
Throughput,0.4937961915474931,catapult,FF,391,FF,391,catapult_fpga_area
Throughput,0.4937961915474931,catapult,DSP,1,FF,391,catapult_fpga_area
Throughput,0.4937961915474931,catapult,BRAM,0,FF,391,catapult_fpga_area
Throughput,0.5212728858344615,catapult,CLB,427,FF,281,catapult_fpga_area
Throughput,0.5212728858344615,catapult,LUT,1938,FF,281,catapult_fpga_area
Throughput,0.5212728858344615,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5212728858344615,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5212728858344615,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5562267358167745,catapult,CLB,152,FF,265,catapult_fpga_area
Throughput,0.5562267358167745,catapult,LUT,765,FF,265,catapult_fpga_area
Throughput,0.5562267358167745,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5562267358167745,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5562267358167745,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.532094050816046,catapult,CLB,189,FF,271,catapult_fpga_area
Throughput,0.532094050816046,catapult,LUT,971,FF,271,catapult_fpga_area
Throughput,0.532094050816046,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.532094050816046,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.532094050816046,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5196265547876052,catapult,CLB,294,FF,274,catapult_fpga_area
Throughput,0.5196265547876052,catapult,LUT,1291,FF,274,catapult_fpga_area
Throughput,0.5196265547876052,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5196265547876052,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5196265547876052,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5398871311963521,catapult,CLB,195,FF,268,catapult_fpga_area
Throughput,0.5398871311963521,catapult,LUT,1008,FF,268,catapult_fpga_area
Throughput,0.5398871311963521,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5398871311963521,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5398871311963521,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.49164619369975066,catapult,CLB,286,FF,276,catapult_fpga_area
Throughput,0.49164619369975066,catapult,LUT,1416,FF,276,catapult_fpga_area
Throughput,0.49164619369975066,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.49164619369975066,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.49164619369975066,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5319041423630798,catapult,CLB,373,FF,281,catapult_fpga_area
Throughput,0.5319041423630798,catapult,LUT,1594,FF,281,catapult_fpga_area
Throughput,0.5319041423630798,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5319041423630798,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5319041423630798,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.534198307232404,catapult,CLB,339,FF,277,catapult_fpga_area
Throughput,0.534198307232404,catapult,LUT,1754,FF,277,catapult_fpga_area
Throughput,0.534198307232404,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.534198307232404,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.534198307232404,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5102579711224604,catapult,CLB,498,FF,389,catapult_fpga_area
Throughput,0.5102579711224604,catapult,LUT,2526,FF,389,catapult_fpga_area
Throughput,0.5102579711224604,catapult,FF,389,FF,389,catapult_fpga_area
Throughput,0.5102579711224604,catapult,DSP,1,FF,389,catapult_fpga_area
Throughput,0.5102579711224604,catapult,BRAM,0,FF,389,catapult_fpga_area
Throughput,0.5308858786479823,catapult,CLB,513,FF,295,catapult_fpga_area
Throughput,0.5308858786479823,catapult,LUT,2303,FF,295,catapult_fpga_area
Throughput,0.5308858786479823,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5308858786479823,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5308858786479823,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5143837117311378,catapult,CLB,352,FF,277,catapult_fpga_area
Throughput,0.5143837117311378,catapult,LUT,1850,FF,277,catapult_fpga_area
Throughput,0.5143837117311378,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5143837117311378,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5143837117311378,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.500551357320088,catapult,CLB,547,FF,319,catapult_fpga_area
Throughput,0.500551357320088,catapult,LUT,2964,FF,319,catapult_fpga_area
Throughput,0.500551357320088,catapult,FF,319,FF,319,catapult_fpga_area
Throughput,0.500551357320088,catapult,DSP,1,FF,319,catapult_fpga_area
Throughput,0.500551357320088,catapult,BRAM,0,FF,319,catapult_fpga_area
Throughput,0.499616544302248,catapult,CLB,727,FF,301,catapult_fpga_area
Throughput,0.499616544302248,catapult,LUT,3448,FF,301,catapult_fpga_area
Throughput,0.499616544302248,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.499616544302248,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.499616544302248,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.5206378229841815,catapult,CLB,193,FF,268,catapult_fpga_area
Throughput,0.5206378229841815,catapult,LUT,973,FF,268,catapult_fpga_area
Throughput,0.5206378229841815,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5206378229841815,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5206378229841815,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5084538072258404,catapult,CLB,225,FF,268,catapult_fpga_area
Throughput,0.5084538072258404,catapult,LUT,1198,FF,268,catapult_fpga_area
Throughput,0.5084538072258404,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5084538072258404,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5084538072258404,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5385209414638508,catapult,CLB,387,FF,278,catapult_fpga_area
Throughput,0.5385209414638508,catapult,LUT,1730,FF,278,catapult_fpga_area
Throughput,0.5385209414638508,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5385209414638508,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5385209414638508,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5359665728367853,catapult,CLB,370,FF,291,catapult_fpga_area
Throughput,0.5359665728367853,catapult,LUT,1976,FF,291,catapult_fpga_area
Throughput,0.5359665728367853,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.5359665728367853,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.5359665728367853,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.49551632057329253,catapult,CLB,426,FF,306,catapult_fpga_area
Throughput,0.49551632057329253,catapult,LUT,2267,FF,306,catapult_fpga_area
Throughput,0.49551632057329253,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.49551632057329253,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.49551632057329253,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5230650776647028,catapult,CLB,548,FF,283,catapult_fpga_area
Throughput,0.5230650776647028,catapult,LUT,2512,FF,283,catapult_fpga_area
Throughput,0.5230650776647028,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5230650776647028,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5230650776647028,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.6293060264862321,catapult,CLB,93,FF,286,catapult_fpga_area
Throughput,0.6293060264862321,catapult,LUT,432,FF,286,catapult_fpga_area
Throughput,0.6293060264862321,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.6293060264862321,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.6293060264862321,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.6154948363060708,catapult,CLB,140,FF,288,catapult_fpga_area
Throughput,0.6154948363060708,catapult,LUT,618,FF,288,catapult_fpga_area
Throughput,0.6154948363060708,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.6154948363060708,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.6154948363060708,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.604215003866976,catapult,CLB,218,FF,299,catapult_fpga_area
Throughput,0.604215003866976,catapult,LUT,921,FF,299,catapult_fpga_area
Throughput,0.604215003866976,catapult,FF,299,FF,299,catapult_fpga_area
Throughput,0.604215003866976,catapult,DSP,1,FF,299,catapult_fpga_area
Throughput,0.604215003866976,catapult,BRAM,0,FF,299,catapult_fpga_area
Throughput,0.5267088806277527,catapult,CLB,111,FF,318,catapult_fpga_area
Throughput,0.5267088806277527,catapult,LUT,608,FF,318,catapult_fpga_area
Throughput,0.5267088806277527,catapult,FF,318,FF,318,catapult_fpga_area
Throughput,0.5267088806277527,catapult,DSP,1,FF,318,catapult_fpga_area
Throughput,0.5267088806277527,catapult,BRAM,0,FF,318,catapult_fpga_area
Throughput,0.500120278927082,catapult,CLB,158,FF,320,catapult_fpga_area
Throughput,0.500120278927082,catapult,LUT,815,FF,320,catapult_fpga_area
Throughput,0.500120278927082,catapult,FF,320,FF,320,catapult_fpga_area
Throughput,0.500120278927082,catapult,DSP,1,FF,320,catapult_fpga_area
Throughput,0.500120278927082,catapult,BRAM,0,FF,320,catapult_fpga_area
Throughput,0.5198002303754621,catapult,CLB,261,FF,327,catapult_fpga_area
Throughput,0.5198002303754621,catapult,LUT,1196,FF,327,catapult_fpga_area
Throughput,0.5198002303754621,catapult,FF,327,FF,327,catapult_fpga_area
Throughput,0.5198002303754621,catapult,DSP,1,FF,327,catapult_fpga_area
Throughput,0.5198002303754621,catapult,BRAM,0,FF,327,catapult_fpga_area
Throughput,0.5594928309386108,catapult,CLB,136,FF,264,catapult_fpga_area
Throughput,0.5594928309386108,catapult,LUT,634,FF,264,catapult_fpga_area
Throughput,0.5594928309386108,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5594928309386108,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5594928309386108,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5434451815976419,catapult,CLB,242,FF,268,catapult_fpga_area
Throughput,0.5434451815976419,catapult,LUT,1215,FF,268,catapult_fpga_area
Throughput,0.5434451815976419,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5434451815976419,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5434451815976419,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5334459971279267,catapult,CLB,283,FF,275,catapult_fpga_area
Throughput,0.5334459971279267,catapult,LUT,1326,FF,275,catapult_fpga_area
Throughput,0.5334459971279267,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5334459971279267,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5334459971279267,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5246534663854524,catapult,CLB,163,FF,265,catapult_fpga_area
Throughput,0.5246534663854524,catapult,LUT,795,FF,265,catapult_fpga_area
Throughput,0.5246534663854524,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5246534663854524,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5246534663854524,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4984995164554691,catapult,CLB,285,FF,270,catapult_fpga_area
Throughput,0.4984995164554691,catapult,LUT,1434,FF,270,catapult_fpga_area
Throughput,0.4984995164554691,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4984995164554691,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4984995164554691,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.47166696538907804,catapult,CLB,363,FF,276,catapult_fpga_area
Throughput,0.47166696538907804,catapult,LUT,1532,FF,276,catapult_fpga_area
Throughput,0.47166696538907804,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.47166696538907804,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.47166696538907804,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5177953310395,catapult,CLB,111,FF,319,catapult_fpga_area
Throughput,0.5177953310395,catapult,LUT,575,FF,319,catapult_fpga_area
Throughput,0.5177953310395,catapult,FF,319,FF,319,catapult_fpga_area
Throughput,0.5177953310395,catapult,DSP,1,FF,319,catapult_fpga_area
Throughput,0.5177953310395,catapult,BRAM,0,FF,319,catapult_fpga_area
Throughput,0.5387214093814023,catapult,CLB,155,FF,321,catapult_fpga_area
Throughput,0.5387214093814023,catapult,LUT,786,FF,321,catapult_fpga_area
Throughput,0.5387214093814023,catapult,FF,321,FF,321,catapult_fpga_area
Throughput,0.5387214093814023,catapult,DSP,1,FF,321,catapult_fpga_area
Throughput,0.5387214093814023,catapult,BRAM,0,FF,321,catapult_fpga_area
Throughput,0.5050790751800102,catapult,CLB,245,FF,330,catapult_fpga_area
Throughput,0.5050790751800102,catapult,LUT,1144,FF,330,catapult_fpga_area
Throughput,0.5050790751800102,catapult,FF,330,FF,330,catapult_fpga_area
Throughput,0.5050790751800102,catapult,DSP,1,FF,330,catapult_fpga_area
Throughput,0.5050790751800102,catapult,BRAM,0,FF,330,catapult_fpga_area
Throughput,0.5404155146809279,catapult,CLB,149,FF,264,catapult_fpga_area
Throughput,0.5404155146809279,catapult,LUT,721,FF,264,catapult_fpga_area
Throughput,0.5404155146809279,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5404155146809279,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5404155146809279,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5341341071868277,catapult,CLB,222,FF,266,catapult_fpga_area
Throughput,0.5341341071868277,catapult,LUT,1017,FF,266,catapult_fpga_area
Throughput,0.5341341071868277,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5341341071868277,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5341341071868277,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5311128567020335,catapult,CLB,263,FF,273,catapult_fpga_area
Throughput,0.5311128567020335,catapult,LUT,1247,FF,273,catapult_fpga_area
Throughput,0.5311128567020335,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5311128567020335,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5311128567020335,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5244443512098932,catapult,CLB,187,FF,265,catapult_fpga_area
Throughput,0.5244443512098932,catapult,LUT,1009,FF,265,catapult_fpga_area
Throughput,0.5244443512098932,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5244443512098932,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5244443512098932,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4924024759966103,catapult,CLB,298,FF,267,catapult_fpga_area
Throughput,0.4924024759966103,catapult,LUT,1490,FF,267,catapult_fpga_area
Throughput,0.4924024759966103,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4924024759966103,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4924024759966103,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5271964850755947,catapult,CLB,378,FF,277,catapult_fpga_area
Throughput,0.5271964850755947,catapult,LUT,1750,FF,277,catapult_fpga_area
Throughput,0.5271964850755947,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5271964850755947,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5271964850755947,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.49804021176669805,catapult,CLB,279,FF,271,catapult_fpga_area
Throughput,0.49804021176669805,catapult,LUT,1458,FF,271,catapult_fpga_area
Throughput,0.49804021176669805,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49804021176669805,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49804021176669805,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.46890261314737275,catapult,CLB,659,FF,359,catapult_fpga_area
Throughput,0.46890261314737275,catapult,LUT,3676,FF,359,catapult_fpga_area
Throughput,0.46890261314737275,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.46890261314737275,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.46890261314737275,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.5164993122811657,catapult,CLB,501,FF,279,catapult_fpga_area
Throughput,0.5164993122811657,catapult,LUT,2542,FF,279,catapult_fpga_area
Throughput,0.5164993122811657,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5164993122811657,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5164993122811657,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5445632439414616,catapult,CLB,144,FF,264,catapult_fpga_area
Throughput,0.5445632439414616,catapult,LUT,736,FF,264,catapult_fpga_area
Throughput,0.5445632439414616,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5445632439414616,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5445632439414616,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.555847066461522,catapult,CLB,197,FF,266,catapult_fpga_area
Throughput,0.555847066461522,catapult,LUT,971,FF,266,catapult_fpga_area
Throughput,0.555847066461522,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.555847066461522,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.555847066461522,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5341246924777083,catapult,CLB,271,FF,273,catapult_fpga_area
Throughput,0.5341246924777083,catapult,LUT,1385,FF,273,catapult_fpga_area
Throughput,0.5341246924777083,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5341246924777083,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5341246924777083,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5139253204838299,catapult,CLB,198,FF,266,catapult_fpga_area
Throughput,0.5139253204838299,catapult,LUT,1050,FF,266,catapult_fpga_area
Throughput,0.5139253204838299,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5139253204838299,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5139253204838299,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4795762847608881,catapult,CLB,317,FF,269,catapult_fpga_area
Throughput,0.4795762847608881,catapult,LUT,1588,FF,269,catapult_fpga_area
Throughput,0.4795762847608881,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4795762847608881,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4795762847608881,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4864350295484959,catapult,CLB,434,FF,274,catapult_fpga_area
Throughput,0.4864350295484959,catapult,LUT,1959,FF,274,catapult_fpga_area
Throughput,0.4864350295484959,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4864350295484959,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4864350295484959,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5174711186431907,catapult,CLB,302,FF,268,catapult_fpga_area
Throughput,0.5174711186431907,catapult,LUT,1524,FF,268,catapult_fpga_area
Throughput,0.5174711186431907,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5174711186431907,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5174711186431907,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.47998325818395454,catapult,CLB,562,FF,361,catapult_fpga_area
Throughput,0.47998325818395454,catapult,LUT,3336,FF,361,catapult_fpga_area
Throughput,0.47998325818395454,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.47998325818395454,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.47998325818395454,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.5167283037411646,catapult,CLB,604,FF,279,catapult_fpga_area
Throughput,0.5167283037411646,catapult,LUT,2836,FF,279,catapult_fpga_area
Throughput,0.5167283037411646,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5167283037411646,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5167283037411646,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5044372825560038,catapult,CLB,422,FF,277,catapult_fpga_area
Throughput,0.5044372825560038,catapult,LUT,2353,FF,277,catapult_fpga_area
Throughput,0.5044372825560038,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5044372825560038,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5044372825560038,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.47269947799796647,catapult,CLB,724,FF,284,catapult_fpga_area
Throughput,0.47269947799796647,catapult,LUT,4100,FF,284,catapult_fpga_area
Throughput,0.47269947799796647,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.47269947799796647,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.47269947799796647,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5072740563307548,catapult,CLB,180,FF,265,catapult_fpga_area
Throughput,0.5072740563307548,catapult,LUT,924,FF,265,catapult_fpga_area
Throughput,0.5072740563307548,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5072740563307548,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5072740563307548,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5278576895668928,catapult,CLB,268,FF,270,catapult_fpga_area
Throughput,0.5278576895668928,catapult,LUT,1388,FF,270,catapult_fpga_area
Throughput,0.5278576895668928,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5278576895668928,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5278576895668928,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5187284306234441,catapult,CLB,351,FF,275,catapult_fpga_area
Throughput,0.5187284306234441,catapult,LUT,1680,FF,275,catapult_fpga_area
Throughput,0.5187284306234441,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5187284306234441,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5187284306234441,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4947930453868713,catapult,CLB,300,FF,270,catapult_fpga_area
Throughput,0.4947930453868713,catapult,LUT,1600,FF,270,catapult_fpga_area
Throughput,0.4947930453868713,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4947930453868713,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4947930453868713,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.487313048440379,catapult,CLB,507,FF,277,catapult_fpga_area
Throughput,0.487313048440379,catapult,LUT,2664,FF,277,catapult_fpga_area
Throughput,0.487313048440379,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.487313048440379,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.487313048440379,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.47682351617290003,catapult,CLB,617,FF,282,catapult_fpga_area
Throughput,0.47682351617290003,catapult,LUT,3045,FF,282,catapult_fpga_area
Throughput,0.47682351617290003,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.47682351617290003,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.47682351617290003,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4988854898157516,catapult,CLB,448,FF,273,catapult_fpga_area
Throughput,0.4988854898157516,catapult,LUT,2465,FF,273,catapult_fpga_area
Throughput,0.4988854898157516,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4988854898157516,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4988854898157516,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4644000230342412,catapult,CLB,838,FF,369,catapult_fpga_area
Throughput,0.4644000230342412,catapult,LUT,4922,FF,369,catapult_fpga_area
Throughput,0.4644000230342412,catapult,FF,369,FF,369,catapult_fpga_area
Throughput,0.4644000230342412,catapult,DSP,1,FF,369,catapult_fpga_area
Throughput,0.4644000230342412,catapult,BRAM,0,FF,369,catapult_fpga_area
Throughput,0.5506750450039181,catapult,CLB,90,FF,300,catapult_fpga_area
Throughput,0.5506750450039181,catapult,LUT,406,FF,300,catapult_fpga_area
Throughput,0.5506750450039181,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5506750450039181,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5506750450039181,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.602897040860744,catapult,CLB,127,FF,302,catapult_fpga_area
Throughput,0.602897040860744,catapult,LUT,472,FF,302,catapult_fpga_area
Throughput,0.602897040860744,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.602897040860744,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.602897040860744,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.6358443249622308,catapult,CLB,153,FF,313,catapult_fpga_area
Throughput,0.6358443249622308,catapult,LUT,604,FF,313,catapult_fpga_area
Throughput,0.6358443249622308,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.6358443249622308,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.6358443249622308,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.5943741299848673,catapult,CLB,107,FF,257,catapult_fpga_area
Throughput,0.5943741299848673,catapult,LUT,512,FF,257,catapult_fpga_area
Throughput,0.5943741299848673,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5943741299848673,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5943741299848673,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5346672925838438,catapult,CLB,165,FF,260,catapult_fpga_area
Throughput,0.5346672925838438,catapult,LUT,628,FF,260,catapult_fpga_area
Throughput,0.5346672925838438,catapult,FF,260,FF,260,catapult_fpga_area
Throughput,0.5346672925838438,catapult,DSP,1,FF,260,catapult_fpga_area
Throughput,0.5346672925838438,catapult,BRAM,0,FF,260,catapult_fpga_area
Throughput,0.5275613896811102,catapult,CLB,233,FF,266,catapult_fpga_area
Throughput,0.5275613896811102,catapult,LUT,901,FF,266,catapult_fpga_area
Throughput,0.5275613896811102,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5275613896811102,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5275613896811102,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5386369683787782,catapult,CLB,146,FF,265,catapult_fpga_area
Throughput,0.5386369683787782,catapult,LUT,705,FF,265,catapult_fpga_area
Throughput,0.5386369683787782,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5386369683787782,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5386369683787782,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5386369683787782,catapult,CLB,189,FF,267,catapult_fpga_area
Throughput,0.5386369683787782,catapult,LUT,861,FF,267,catapult_fpga_area
Throughput,0.5386369683787782,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5386369683787782,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5386369683787782,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5386369683787782,catapult,CLB,241,FF,274,catapult_fpga_area
Throughput,0.5386369683787782,catapult,LUT,1191,FF,274,catapult_fpga_area
Throughput,0.5386369683787782,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5386369683787782,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5386369683787782,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5333131385424872,catapult,CLB,199,FF,266,catapult_fpga_area
Throughput,0.5333131385424872,catapult,LUT,964,FF,266,catapult_fpga_area
Throughput,0.5333131385424872,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5333131385424872,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5333131385424872,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5290621790907221,catapult,CLB,239,FF,268,catapult_fpga_area
Throughput,0.5290621790907221,catapult,LUT,1154,FF,268,catapult_fpga_area
Throughput,0.5290621790907221,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5290621790907221,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5290621790907221,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4940496658248061,catapult,CLB,457,FF,283,catapult_fpga_area
Throughput,0.4940496658248061,catapult,LUT,1956,FF,283,catapult_fpga_area
Throughput,0.4940496658248061,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.4940496658248061,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.4940496658248061,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.481279201615558,catapult,CLB,126,FF,346,catapult_fpga_area
Throughput,0.481279201615558,catapult,LUT,587,FF,346,catapult_fpga_area
Throughput,0.481279201615558,catapult,FF,346,FF,346,catapult_fpga_area
Throughput,0.481279201615558,catapult,DSP,1,FF,346,catapult_fpga_area
Throughput,0.481279201615558,catapult,BRAM,0,FF,346,catapult_fpga_area
Throughput,0.5152018019698226,catapult,CLB,161,FF,348,catapult_fpga_area
Throughput,0.5152018019698226,catapult,LUT,779,FF,348,catapult_fpga_area
Throughput,0.5152018019698226,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.5152018019698226,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.5152018019698226,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.522491154224759,catapult,CLB,201,FF,359,catapult_fpga_area
Throughput,0.522491154224759,catapult,LUT,959,FF,359,catapult_fpga_area
Throughput,0.522491154224759,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.522491154224759,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.522491154224759,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.5321889142920397,catapult,CLB,150,FF,265,catapult_fpga_area
Throughput,0.5321889142920397,catapult,LUT,726,FF,265,catapult_fpga_area
Throughput,0.5321889142920397,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5321889142920397,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5321889142920397,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5081835335322364,catapult,CLB,207,FF,267,catapult_fpga_area
Throughput,0.5081835335322364,catapult,LUT,901,FF,267,catapult_fpga_area
Throughput,0.5081835335322364,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5081835335322364,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5081835335322364,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5796123668413039,catapult,CLB,318,FF,278,catapult_fpga_area
Throughput,0.5796123668413039,catapult,LUT,1298,FF,278,catapult_fpga_area
Throughput,0.5796123668413039,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5796123668413039,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5796123668413039,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5216375245169637,catapult,CLB,217,FF,266,catapult_fpga_area
Throughput,0.5216375245169637,catapult,LUT,1068,FF,266,catapult_fpga_area
Throughput,0.5216375245169637,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5216375245169637,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5216375245169637,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4652458987410911,catapult,CLB,266,FF,268,catapult_fpga_area
Throughput,0.4652458987410911,catapult,LUT,1341,FF,268,catapult_fpga_area
Throughput,0.4652458987410911,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4652458987410911,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.4652458987410911,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.49814639725581106,catapult,CLB,489,FF,283,catapult_fpga_area
Throughput,0.49814639725581106,catapult,LUT,2060,FF,283,catapult_fpga_area
Throughput,0.49814639725581106,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.49814639725581106,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.49814639725581106,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5214637069081948,catapult,CLB,325,FF,274,catapult_fpga_area
Throughput,0.5214637069081948,catapult,LUT,1782,FF,274,catapult_fpga_area
Throughput,0.5214637069081948,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5214637069081948,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5214637069081948,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4785762929576063,catapult,CLB,486,FF,276,catapult_fpga_area
Throughput,0.4785762929576063,catapult,LUT,2422,FF,276,catapult_fpga_area
Throughput,0.4785762929576063,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4785762929576063,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4785762929576063,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5141422539070956,catapult,CLB,655,FF,284,catapult_fpga_area
Throughput,0.5141422539070956,catapult,LUT,3069,FF,284,catapult_fpga_area
Throughput,0.5141422539070956,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5141422539070956,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5141422539070956,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5301223469364494,catapult,CLB,147,FF,265,catapult_fpga_area
Throughput,0.5301223469364494,catapult,LUT,698,FF,265,catapult_fpga_area
Throughput,0.5301223469364494,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5301223469364494,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5301223469364494,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5265727015233221,catapult,CLB,209,FF,267,catapult_fpga_area
Throughput,0.5265727015233221,catapult,LUT,959,FF,267,catapult_fpga_area
Throughput,0.5265727015233221,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5265727015233221,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5265727015233221,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5593057002759055,catapult,CLB,297,FF,276,catapult_fpga_area
Throughput,0.5593057002759055,catapult,LUT,1269,FF,276,catapult_fpga_area
Throughput,0.5593057002759055,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5593057002759055,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5593057002759055,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5150237580459587,catapult,CLB,221,FF,266,catapult_fpga_area
Throughput,0.5150237580459587,catapult,LUT,1060,FF,266,catapult_fpga_area
Throughput,0.5150237580459587,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5150237580459587,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5150237580459587,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4939410718422471,catapult,CLB,348,FF,268,catapult_fpga_area
Throughput,0.4939410718422471,catapult,LUT,1795,FF,268,catapult_fpga_area
Throughput,0.4939410718422471,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4939410718422471,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.4939410718422471,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4899527832502782,catapult,CLB,483,FF,278,catapult_fpga_area
Throughput,0.4899527832502782,catapult,LUT,2064,FF,278,catapult_fpga_area
Throughput,0.4899527832502782,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4899527832502782,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4899527832502782,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4808348832244403,catapult,CLB,320,FF,267,catapult_fpga_area
Throughput,0.4808348832244403,catapult,LUT,1636,FF,267,catapult_fpga_area
Throughput,0.4808348832244403,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4808348832244403,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4808348832244403,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.492486381520335,catapult,CLB,447,FF,271,catapult_fpga_area
Throughput,0.492486381520335,catapult,LUT,2199,FF,271,catapult_fpga_area
Throughput,0.492486381520335,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.492486381520335,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.492486381520335,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5061602229939478,catapult,CLB,607,FF,284,catapult_fpga_area
Throughput,0.5061602229939478,catapult,LUT,3084,FF,284,catapult_fpga_area
Throughput,0.5061602229939478,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5061602229939478,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5061602229939478,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5264421355862249,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5264421355862249,catapult,LUT,1036,FF,266,catapult_fpga_area
Throughput,0.5264421355862249,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5264421355862249,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5264421355862249,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4691052005940749,catapult,CLB,281,FF,270,catapult_fpga_area
Throughput,0.4691052005940749,catapult,LUT,1313,FF,270,catapult_fpga_area
Throughput,0.4691052005940749,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4691052005940749,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4691052005940749,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5027593949391234,catapult,CLB,451,FF,277,catapult_fpga_area
Throughput,0.5027593949391234,catapult,LUT,2005,FF,277,catapult_fpga_area
Throughput,0.5027593949391234,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5027593949391234,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5027593949391234,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4761659876539682,catapult,CLB,328,FF,273,catapult_fpga_area
Throughput,0.4761659876539682,catapult,LUT,1758,FF,273,catapult_fpga_area
Throughput,0.4761659876539682,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4761659876539682,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4761659876539682,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.47351175256169853,catapult,CLB,592,FF,281,catapult_fpga_area
Throughput,0.47351175256169853,catapult,LUT,3268,FF,281,catapult_fpga_area
Throughput,0.47351175256169853,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.47351175256169853,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.47351175256169853,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.46303284662407385,catapult,CLB,663,FF,291,catapult_fpga_area
Throughput,0.46303284662407385,catapult,LUT,3219,FF,291,catapult_fpga_area
Throughput,0.46303284662407385,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.46303284662407385,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.46303284662407385,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.6523629564828243,catapult,CLB,96,FF,320,catapult_fpga_area
Throughput,0.6523629564828243,catapult,LUT,434,FF,320,catapult_fpga_area
Throughput,0.6523629564828243,catapult,FF,320,FF,320,catapult_fpga_area
Throughput,0.6523629564828243,catapult,DSP,1,FF,320,catapult_fpga_area
Throughput,0.6523629564828243,catapult,BRAM,0,FF,320,catapult_fpga_area
Throughput,0.6090523450037914,catapult,CLB,128,FF,322,catapult_fpga_area
Throughput,0.6090523450037914,catapult,LUT,543,FF,322,catapult_fpga_area
Throughput,0.6090523450037914,catapult,FF,322,FF,322,catapult_fpga_area
Throughput,0.6090523450037914,catapult,DSP,1,FF,322,catapult_fpga_area
Throughput,0.6090523450037914,catapult,BRAM,0,FF,322,catapult_fpga_area
Throughput,0.6461375833679017,catapult,CLB,183,FF,314,catapult_fpga_area
Throughput,0.6461375833679017,catapult,LUT,755,FF,314,catapult_fpga_area
Throughput,0.6461375833679017,catapult,FF,314,FF,314,catapult_fpga_area
Throughput,0.6461375833679017,catapult,DSP,1,FF,314,catapult_fpga_area
Throughput,0.6461375833679017,catapult,BRAM,0,FF,314,catapult_fpga_area
Throughput,0.5059169517087092,catapult,CLB,153,FF,385,catapult_fpga_area
Throughput,0.5059169517087092,catapult,LUT,707,FF,385,catapult_fpga_area
Throughput,0.5059169517087092,catapult,FF,385,FF,385,catapult_fpga_area
Throughput,0.5059169517087092,catapult,DSP,1,FF,385,catapult_fpga_area
Throughput,0.5059169517087092,catapult,BRAM,0,FF,385,catapult_fpga_area
Throughput,0.5043024564068349,catapult,CLB,214,FF,387,catapult_fpga_area
Throughput,0.5043024564068349,catapult,LUT,900,FF,387,catapult_fpga_area
Throughput,0.5043024564068349,catapult,FF,387,FF,387,catapult_fpga_area
Throughput,0.5043024564068349,catapult,DSP,1,FF,387,catapult_fpga_area
Throughput,0.5043024564068349,catapult,BRAM,0,FF,387,catapult_fpga_area
Throughput,0.475417583034058,catapult,CLB,235,FF,358,catapult_fpga_area
Throughput,0.475417583034058,catapult,LUT,1118,FF,358,catapult_fpga_area
Throughput,0.475417583034058,catapult,FF,358,FF,358,catapult_fpga_area
Throughput,0.475417583034058,catapult,DSP,1,FF,358,catapult_fpga_area
Throughput,0.475417583034058,catapult,BRAM,0,FF,358,catapult_fpga_area
Throughput,0.5206462260958301,catapult,CLB,187,FF,341,catapult_fpga_area
Throughput,0.5206462260958301,catapult,LUT,925,FF,341,catapult_fpga_area
Throughput,0.5206462260958301,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.5206462260958301,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.5206462260958301,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5344058502477238,catapult,CLB,248,FF,347,catapult_fpga_area
Throughput,0.5344058502477238,catapult,LUT,1109,FF,347,catapult_fpga_area
Throughput,0.5344058502477238,catapult,FF,347,FF,347,catapult_fpga_area
Throughput,0.5344058502477238,catapult,DSP,1,FF,347,catapult_fpga_area
Throughput,0.5344058502477238,catapult,BRAM,0,FF,347,catapult_fpga_area
Throughput,0.5377058136214863,catapult,CLB,353,FF,279,catapult_fpga_area
Throughput,0.5377058136214863,catapult,LUT,1546,FF,279,catapult_fpga_area
Throughput,0.5377058136214863,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5377058136214863,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5377058136214863,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5230899761837133,catapult,CLB,283,FF,423,catapult_fpga_area
Throughput,0.5230899761837133,catapult,LUT,1375,FF,423,catapult_fpga_area
Throughput,0.5230899761837133,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5230899761837133,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5230899761837133,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.49321995193078344,catapult,CLB,369,FF,431,catapult_fpga_area
Throughput,0.49321995193078344,catapult,LUT,1857,FF,431,catapult_fpga_area
Throughput,0.49321995193078344,catapult,FF,431,FF,431,catapult_fpga_area
Throughput,0.49321995193078344,catapult,DSP,1,FF,431,catapult_fpga_area
Throughput,0.49321995193078344,catapult,BRAM,0,FF,431,catapult_fpga_area
Throughput,0.4947066389630949,catapult,CLB,484,FF,287,catapult_fpga_area
Throughput,0.4947066389630949,catapult,LUT,2279,FF,287,catapult_fpga_area
Throughput,0.4947066389630949,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4947066389630949,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4947066389630949,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5380003066601748,catapult,CLB,125,FF,295,catapult_fpga_area
Throughput,0.5380003066601748,catapult,LUT,630,FF,295,catapult_fpga_area
Throughput,0.5380003066601748,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5380003066601748,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5380003066601748,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5181978116506414,catapult,CLB,157,FF,297,catapult_fpga_area
Throughput,0.5181978116506414,catapult,LUT,756,FF,297,catapult_fpga_area
Throughput,0.5181978116506414,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.5181978116506414,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.5181978116506414,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5014464222048499,catapult,CLB,258,FF,266,catapult_fpga_area
Throughput,0.5014464222048499,catapult,LUT,1082,FF,266,catapult_fpga_area
Throughput,0.5014464222048499,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5014464222048499,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5014464222048499,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5199756443408191,catapult,CLB,181,FF,341,catapult_fpga_area
Throughput,0.5199756443408191,catapult,LUT,965,FF,341,catapult_fpga_area
Throughput,0.5199756443408191,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.5199756443408191,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.5199756443408191,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.547395410527399,catapult,CLB,217,FF,343,catapult_fpga_area
Throughput,0.547395410527399,catapult,LUT,1138,FF,343,catapult_fpga_area
Throughput,0.547395410527399,catapult,FF,343,FF,343,catapult_fpga_area
Throughput,0.547395410527399,catapult,DSP,1,FF,343,catapult_fpga_area
Throughput,0.547395410527399,catapult,BRAM,0,FF,343,catapult_fpga_area
Throughput,0.5330334131995064,catapult,CLB,363,FF,283,catapult_fpga_area
Throughput,0.5330334131995064,catapult,LUT,1583,FF,283,catapult_fpga_area
Throughput,0.5330334131995064,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5330334131995064,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5330334131995064,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.48032170026196747,catapult,CLB,292,FF,425,catapult_fpga_area
Throughput,0.48032170026196747,catapult,LUT,1415,FF,425,catapult_fpga_area
Throughput,0.48032170026196747,catapult,FF,425,FF,425,catapult_fpga_area
Throughput,0.48032170026196747,catapult,DSP,1,FF,425,catapult_fpga_area
Throughput,0.48032170026196747,catapult,BRAM,0,FF,425,catapult_fpga_area
Throughput,0.5247445936876374,catapult,CLB,370,FF,431,catapult_fpga_area
Throughput,0.5247445936876374,catapult,LUT,1833,FF,431,catapult_fpga_area
Throughput,0.5247445936876374,catapult,FF,431,FF,431,catapult_fpga_area
Throughput,0.5247445936876374,catapult,DSP,1,FF,431,catapult_fpga_area
Throughput,0.5247445936876374,catapult,BRAM,0,FF,431,catapult_fpga_area
Throughput,0.5029705440330592,catapult,CLB,486,FF,293,catapult_fpga_area
Throughput,0.5029705440330592,catapult,LUT,2339,FF,293,catapult_fpga_area
Throughput,0.5029705440330592,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5029705440330592,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5029705440330592,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.5066310403719076,catapult,CLB,492,FF,584,catapult_fpga_area
Throughput,0.5066310403719076,catapult,LUT,2310,FF,584,catapult_fpga_area
Throughput,0.5066310403719076,catapult,FF,584,FF,584,catapult_fpga_area
Throughput,0.5066310403719076,catapult,DSP,1,FF,584,catapult_fpga_area
Throughput,0.5066310403719076,catapult,BRAM,0,FF,584,catapult_fpga_area
Throughput,0.49922171334888904,catapult,CLB,583,FF,602,catapult_fpga_area
Throughput,0.49922171334888904,catapult,LUT,3289,FF,602,catapult_fpga_area
Throughput,0.49922171334888904,catapult,FF,602,FF,602,catapult_fpga_area
Throughput,0.49922171334888904,catapult,DSP,1,FF,602,catapult_fpga_area
Throughput,0.49922171334888904,catapult,BRAM,0,FF,602,catapult_fpga_area
Throughput,0.5105716411151089,catapult,CLB,732,FF,303,catapult_fpga_area
Throughput,0.5105716411151089,catapult,LUT,3643,FF,303,catapult_fpga_area
Throughput,0.5105716411151089,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.5105716411151089,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.5105716411151089,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5529951878358754,catapult,CLB,186,FF,343,catapult_fpga_area
Throughput,0.5529951878358754,catapult,LUT,870,FF,343,catapult_fpga_area
Throughput,0.5529951878358754,catapult,FF,343,FF,343,catapult_fpga_area
Throughput,0.5529951878358754,catapult,DSP,1,FF,343,catapult_fpga_area
Throughput,0.5529951878358754,catapult,BRAM,0,FF,343,catapult_fpga_area
Throughput,0.5384078633391625,catapult,CLB,249,FF,343,catapult_fpga_area
Throughput,0.5384078633391625,catapult,LUT,1173,FF,343,catapult_fpga_area
Throughput,0.5384078633391625,catapult,FF,343,FF,343,catapult_fpga_area
Throughput,0.5384078633391625,catapult,DSP,1,FF,343,catapult_fpga_area
Throughput,0.5384078633391625,catapult,BRAM,0,FF,343,catapult_fpga_area
Throughput,0.5204741519524286,catapult,CLB,308,FF,274,catapult_fpga_area
Throughput,0.5204741519524286,catapult,LUT,1316,FF,274,catapult_fpga_area
Throughput,0.5204741519524286,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5204741519524286,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5204741519524286,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5006338023938306,catapult,CLB,300,FF,423,catapult_fpga_area
Throughput,0.5006338023938306,catapult,LUT,1418,FF,423,catapult_fpga_area
Throughput,0.5006338023938306,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5006338023938306,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5006338023938306,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.48842601298334026,catapult,CLB,432,FF,430,catapult_fpga_area
Throughput,0.48842601298334026,catapult,LUT,2108,FF,430,catapult_fpga_area
Throughput,0.48842601298334026,catapult,FF,430,FF,430,catapult_fpga_area
Throughput,0.48842601298334026,catapult,DSP,1,FF,430,catapult_fpga_area
Throughput,0.48842601298334026,catapult,BRAM,0,FF,430,catapult_fpga_area
Throughput,0.5049594593298077,catapult,CLB,496,FF,294,catapult_fpga_area
Throughput,0.5049594593298077,catapult,LUT,2472,FF,294,catapult_fpga_area
Throughput,0.5049594593298077,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.5049594593298077,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.5049594593298077,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.47529239988440886,catapult,CLB,487,FF,589,catapult_fpga_area
Throughput,0.47529239988440886,catapult,LUT,2441,FF,589,catapult_fpga_area
Throughput,0.47529239988440886,catapult,FF,589,FF,589,catapult_fpga_area
Throughput,0.47529239988440886,catapult,DSP,1,FF,589,catapult_fpga_area
Throughput,0.47529239988440886,catapult,BRAM,0,FF,589,catapult_fpga_area
Throughput,0.46518746357000673,catapult,CLB,558,FF,586,catapult_fpga_area
Throughput,0.46518746357000673,catapult,LUT,3031,FF,586,catapult_fpga_area
Throughput,0.46518746357000673,catapult,FF,586,FF,586,catapult_fpga_area
Throughput,0.46518746357000673,catapult,DSP,1,FF,586,catapult_fpga_area
Throughput,0.46518746357000673,catapult,BRAM,0,FF,586,catapult_fpga_area
Throughput,0.5111045121839649,catapult,CLB,690,FF,300,catapult_fpga_area
Throughput,0.5111045121839649,catapult,LUT,3593,FF,300,catapult_fpga_area
Throughput,0.5111045121839649,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5111045121839649,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5111045121839649,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.491848835178996,catapult,CLB,219,FF,423,catapult_fpga_area
Throughput,0.491848835178996,catapult,LUT,1034,FF,423,catapult_fpga_area
Throughput,0.491848835178996,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.491848835178996,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.491848835178996,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.5178205347946919,catapult,CLB,285,FF,426,catapult_fpga_area
Throughput,0.5178205347946919,catapult,LUT,1378,FF,426,catapult_fpga_area
Throughput,0.5178205347946919,catapult,FF,426,FF,426,catapult_fpga_area
Throughput,0.5178205347946919,catapult,DSP,1,FF,426,catapult_fpga_area
Throughput,0.5178205347946919,catapult,BRAM,0,FF,426,catapult_fpga_area
Throughput,0.5371873301145068,catapult,CLB,421,FF,286,catapult_fpga_area
Throughput,0.5371873301145068,catapult,LUT,1806,FF,286,catapult_fpga_area
Throughput,0.5371873301145068,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5371873301145068,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5371873301145068,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.500340231357323,catapult,CLB,479,FF,596,catapult_fpga_area
Throughput,0.500340231357323,catapult,LUT,2395,FF,596,catapult_fpga_area
Throughput,0.500340231357323,catapult,FF,596,FF,596,catapult_fpga_area
Throughput,0.500340231357323,catapult,DSP,1,FF,596,catapult_fpga_area
Throughput,0.500340231357323,catapult,BRAM,0,FF,596,catapult_fpga_area
Throughput,0.4722605933954356,catapult,CLB,814,FF,613,catapult_fpga_area
Throughput,0.4722605933954356,catapult,LUT,4631,FF,613,catapult_fpga_area
Throughput,0.4722605933954356,catapult,FF,613,FF,613,catapult_fpga_area
Throughput,0.4722605933954356,catapult,DSP,1,FF,613,catapult_fpga_area
Throughput,0.4722605933954356,catapult,BRAM,0,FF,613,catapult_fpga_area
Throughput,0.48333555667689404,catapult,CLB,790,FF,313,catapult_fpga_area
Throughput,0.48333555667689404,catapult,LUT,3969,FF,313,catapult_fpga_area
Throughput,0.48333555667689404,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.48333555667689404,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.48333555667689404,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.6245397922405928,catapult,CLB,87,FF,303,catapult_fpga_area
Throughput,0.6245397922405928,catapult,LUT,476,FF,303,catapult_fpga_area
Throughput,0.6245397922405928,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.6245397922405928,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.6245397922405928,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5637375801564372,catapult,CLB,145,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,LUT,620,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.6741610907926449,catapult,CLB,218,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,LUT,871,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.47937029917500373,catapult,CLB,147,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,LUT,747,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5109775869901019,catapult,CLB,192,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,LUT,945,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,FF,358,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,DSP,1,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,BRAM,0,FF,358,catapult_fpga_area
Throughput,0.4332796933073019,catapult,CLB,297,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,LUT,1317,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,FF,366,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,DSP,1,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,BRAM,0,FF,366,catapult_fpga_area
Throughput,0.5491889303282447,catapult,CLB,194,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,LUT,959,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.534198021864725,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,LUT,1145,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5119292309031199,catapult,CLB,349,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,LUT,1608,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.49191101526498265,catapult,CLB,260,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,LUT,1310,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5244765330842419,catapult,CLB,324,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,LUT,1645,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5289426858863281,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,LUT,2392,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.43715273679470873,catapult,CLB,144,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,LUT,758,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,FF,352,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,DSP,1,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,BRAM,0,FF,352,catapult_fpga_area
Throughput,0.48720525908844875,catapult,CLB,225,FF,360,catapult_fpga_area
Throughput,0.48720525908844875,catapult,LUT,984,FF,360,catapult_fpga_area
Throughput,0.48720525908844875,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.48720525908844875,catapult,DSP,1,FF,360,catapult_fpga_area
Throughput,0.48720525908844875,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.46149387413031484,catapult,CLB,274,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,LUT,1229,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.5638911193915389,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.5638911193915389,catapult,LUT,1009,FF,265,catapult_fpga_area
Throughput,0.5638911193915389,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5638911193915389,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5638911193915389,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.503474223881897,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,LUT,1173,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5344272703272085,catapult,CLB,407,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,LUT,1695,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5113188088112502,catapult,CLB,293,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,LUT,1510,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5343981394394377,catapult,CLB,353,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,LUT,1775,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5054691764896176,catapult,CLB,495,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,LUT,2458,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.48119721868007603,catapult,CLB,375,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,LUT,2103,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4686226664348546,catapult,CLB,595,FF,285,catapult_fpga_area
Throughput,0.4686226664348546,catapult,LUT,3117,FF,285,catapult_fpga_area
Throughput,0.4686226664348546,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4686226664348546,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4686226664348546,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.49400915102551357,catapult,CLB,684,FF,292,catapult_fpga_area
Throughput,0.49400915102551357,catapult,LUT,3545,FF,292,catapult_fpga_area
Throughput,0.49400915102551357,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.49400915102551357,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.49400915102551357,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.5260862497362992,catapult,CLB,204,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,LUT,986,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4969810883786439,catapult,CLB,254,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,LUT,1276,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5380425688519624,catapult,CLB,364,FF,274,catapult_fpga_area
Throughput,0.5380425688519624,catapult,LUT,1625,FF,274,catapult_fpga_area
Throughput,0.5380425688519624,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5380425688519624,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5380425688519624,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5273902777711854,catapult,CLB,296,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,LUT,1597,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5036517268454933,catapult,CLB,406,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,LUT,2114,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.49304802287742827,catapult,CLB,501,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,LUT,2507,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4706648706095204,catapult,CLB,460,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,LUT,2366,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.4740486791107606,catapult,CLB,571,FF,290,catapult_fpga_area
Throughput,0.4740486791107606,catapult,LUT,2998,FF,290,catapult_fpga_area
Throughput,0.4740486791107606,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.4740486791107606,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.4740486791107606,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.48897603528451067,catapult,CLB,724,FF,298,catapult_fpga_area
Throughput,0.48897603528451067,catapult,LUT,3737,FF,298,catapult_fpga_area
Throughput,0.48897603528451067,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.48897603528451067,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.48897603528451067,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5244765330842419,catapult,CLB,310,FF,275,catapult_fpga_area
Throughput,0.5244765330842419,catapult,LUT,1588,FF,275,catapult_fpga_area
Throughput,0.5244765330842419,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5244765330842419,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5244765330842419,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,CLB,362,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,LUT,1758,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5032264362963138,catapult,CLB,520,FF,284,catapult_fpga_area
Throughput,0.5032264362963138,catapult,LUT,2371,FF,284,catapult_fpga_area
Throughput,0.5032264362963138,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5032264362963138,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5032264362963138,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5167077449323888,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,LUT,2625,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.48589283050551807,catapult,CLB,724,FF,310,catapult_fpga_area
Throughput,0.48589283050551807,catapult,LUT,4244,FF,310,catapult_fpga_area
Throughput,0.48589283050551807,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.48589283050551807,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.48589283050551807,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.47490844952364314,catapult,CLB,808,FF,307,catapult_fpga_area
Throughput,0.47490844952364314,catapult,LUT,4178,FF,307,catapult_fpga_area
Throughput,0.47490844952364314,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.47490844952364314,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.47490844952364314,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.6158416646446532,catapult,CLB,84,FF,304,catapult_fpga_area
Throughput,0.6158416646446532,catapult,LUT,435,FF,304,catapult_fpga_area
Throughput,0.6158416646446532,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.6158416646446532,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.6158416646446532,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.5754355759592223,catapult,CLB,145,FF,306,catapult_fpga_area
Throughput,0.5754355759592223,catapult,LUT,625,FF,306,catapult_fpga_area
Throughput,0.5754355759592223,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.5754355759592223,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.5754355759592223,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5494756079535495,catapult,CLB,257,FF,317,catapult_fpga_area
Throughput,0.5494756079535495,catapult,LUT,921,FF,317,catapult_fpga_area
Throughput,0.5494756079535495,catapult,FF,317,FF,317,catapult_fpga_area
Throughput,0.5494756079535495,catapult,DSP,1,FF,317,catapult_fpga_area
Throughput,0.5494756079535495,catapult,BRAM,0,FF,317,catapult_fpga_area
Throughput,0.49535358338782226,catapult,CLB,124,FF,353,catapult_fpga_area
Throughput,0.49535358338782226,catapult,LUT,686,FF,353,catapult_fpga_area
Throughput,0.49535358338782226,catapult,FF,353,FF,353,catapult_fpga_area
Throughput,0.49535358338782226,catapult,DSP,1,FF,353,catapult_fpga_area
Throughput,0.49535358338782226,catapult,BRAM,0,FF,353,catapult_fpga_area
Throughput,0.49535358338782226,catapult,CLB,204,FF,356,catapult_fpga_area
Throughput,0.49535358338782226,catapult,LUT,969,FF,356,catapult_fpga_area
Throughput,0.49535358338782226,catapult,FF,356,FF,356,catapult_fpga_area
Throughput,0.49535358338782226,catapult,DSP,1,FF,356,catapult_fpga_area
Throughput,0.49535358338782226,catapult,BRAM,0,FF,356,catapult_fpga_area
Throughput,0.49792018737732485,catapult,CLB,304,FF,364,catapult_fpga_area
Throughput,0.49792018737732485,catapult,LUT,1371,FF,364,catapult_fpga_area
Throughput,0.49792018737732485,catapult,FF,364,FF,364,catapult_fpga_area
Throughput,0.49792018737732485,catapult,DSP,1,FF,364,catapult_fpga_area
Throughput,0.49792018737732485,catapult,BRAM,0,FF,364,catapult_fpga_area
Throughput,0.5470893478968518,catapult,CLB,155,FF,265,catapult_fpga_area
Throughput,0.5470893478968518,catapult,LUT,798,FF,265,catapult_fpga_area
Throughput,0.5470893478968518,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5470893478968518,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5470893478968518,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4887267836450514,catapult,CLB,228,FF,267,catapult_fpga_area
Throughput,0.4887267836450514,catapult,LUT,1051,FF,267,catapult_fpga_area
Throughput,0.4887267836450514,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4887267836450514,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4887267836450514,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5094523794482835,catapult,CLB,333,FF,274,catapult_fpga_area
Throughput,0.5094523794482835,catapult,LUT,1561,FF,274,catapult_fpga_area
Throughput,0.5094523794482835,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5094523794482835,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5094523794482835,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5608735718055585,catapult,CLB,241,FF,266,catapult_fpga_area
Throughput,0.5608735718055585,catapult,LUT,1231,FF,266,catapult_fpga_area
Throughput,0.5608735718055585,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5608735718055585,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5608735718055585,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5391294784137948,catapult,CLB,315,FF,268,catapult_fpga_area
Throughput,0.5391294784137948,catapult,LUT,1579,FF,268,catapult_fpga_area
Throughput,0.5391294784137948,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5391294784137948,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5391294784137948,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5228356304116756,catapult,CLB,480,FF,277,catapult_fpga_area
Throughput,0.5228356304116756,catapult,LUT,2273,FF,277,catapult_fpga_area
Throughput,0.5228356304116756,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5228356304116756,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5228356304116756,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5185686468210445,catapult,CLB,135,FF,354,catapult_fpga_area
Throughput,0.5185686468210445,catapult,LUT,683,FF,354,catapult_fpga_area
Throughput,0.5185686468210445,catapult,FF,354,FF,354,catapult_fpga_area
Throughput,0.5185686468210445,catapult,DSP,1,FF,354,catapult_fpga_area
Throughput,0.5185686468210445,catapult,BRAM,0,FF,354,catapult_fpga_area
Throughput,0.4860416139108998,catapult,CLB,231,FF,357,catapult_fpga_area
Throughput,0.4860416139108998,catapult,LUT,946,FF,357,catapult_fpga_area
Throughput,0.4860416139108998,catapult,FF,357,FF,357,catapult_fpga_area
Throughput,0.4860416139108998,catapult,DSP,1,FF,357,catapult_fpga_area
Throughput,0.4860416139108998,catapult,BRAM,0,FF,357,catapult_fpga_area
Throughput,0.49647773868291406,catapult,CLB,309,FF,367,catapult_fpga_area
Throughput,0.49647773868291406,catapult,LUT,1374,FF,367,catapult_fpga_area
Throughput,0.49647773868291406,catapult,FF,367,FF,367,catapult_fpga_area
Throughput,0.49647773868291406,catapult,DSP,1,FF,367,catapult_fpga_area
Throughput,0.49647773868291406,catapult,BRAM,0,FF,367,catapult_fpga_area
Throughput,0.5367306234877615,catapult,CLB,166,FF,265,catapult_fpga_area
Throughput,0.5367306234877615,catapult,LUT,846,FF,265,catapult_fpga_area
Throughput,0.5367306234877615,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5367306234877615,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5367306234877615,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4845308675234465,catapult,CLB,220,FF,268,catapult_fpga_area
Throughput,0.4845308675234465,catapult,LUT,1043,FF,268,catapult_fpga_area
Throughput,0.4845308675234465,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4845308675234465,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.4845308675234465,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4860012208350667,catapult,CLB,319,FF,278,catapult_fpga_area
Throughput,0.4860012208350667,catapult,LUT,1597,FF,278,catapult_fpga_area
Throughput,0.4860012208350667,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4860012208350667,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4860012208350667,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5142384924995744,catapult,CLB,226,FF,266,catapult_fpga_area
Throughput,0.5142384924995744,catapult,LUT,1143,FF,266,catapult_fpga_area
Throughput,0.5142384924995744,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5142384924995744,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5142384924995744,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.48933518432522394,catapult,CLB,305,FF,268,catapult_fpga_area
Throughput,0.48933518432522394,catapult,LUT,1492,FF,268,catapult_fpga_area
Throughput,0.48933518432522394,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.48933518432522394,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.48933518432522394,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5129575645595567,catapult,CLB,529,FF,277,catapult_fpga_area
Throughput,0.5129575645595567,catapult,LUT,2307,FF,277,catapult_fpga_area
Throughput,0.5129575645595567,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5129575645595567,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5129575645595567,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4837692981620153,catapult,CLB,339,FF,272,catapult_fpga_area
Throughput,0.4837692981620153,catapult,LUT,1863,FF,272,catapult_fpga_area
Throughput,0.4837692981620153,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4837692981620153,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4837692981620153,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5170850056724225,catapult,CLB,568,FF,277,catapult_fpga_area
Throughput,0.5170850056724225,catapult,LUT,3122,FF,277,catapult_fpga_area
Throughput,0.5170850056724225,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5170850056724225,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5170850056724225,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.47625783265538035,catapult,CLB,667,FF,286,catapult_fpga_area
Throughput,0.47625783265538035,catapult,LUT,3512,FF,286,catapult_fpga_area
Throughput,0.47625783265538035,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.47625783265538035,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.47625783265538035,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5495459651236149,catapult,CLB,153,FF,265,catapult_fpga_area
Throughput,0.5495459651236149,catapult,LUT,829,FF,265,catapult_fpga_area
Throughput,0.5495459651236149,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5495459651236149,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5495459651236149,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5040012660511803,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.5040012660511803,catapult,LUT,1238,FF,267,catapult_fpga_area
Throughput,0.5040012660511803,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5040012660511803,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5040012660511803,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5413581376413893,catapult,CLB,372,FF,276,catapult_fpga_area
Throughput,0.5413581376413893,catapult,LUT,1717,FF,276,catapult_fpga_area
Throughput,0.5413581376413893,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5413581376413893,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5413581376413893,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5288540103792888,catapult,CLB,255,FF,266,catapult_fpga_area
Throughput,0.5288540103792888,catapult,LUT,1289,FF,266,catapult_fpga_area
Throughput,0.5288540103792888,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5288540103792888,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5288540103792888,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4898548609032629,catapult,CLB,380,FF,271,catapult_fpga_area
Throughput,0.4898548609032629,catapult,LUT,1928,FF,271,catapult_fpga_area
Throughput,0.4898548609032629,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4898548609032629,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4898548609032629,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.49524049125875774,catapult,CLB,501,FF,277,catapult_fpga_area
Throughput,0.49524049125875774,catapult,LUT,2373,FF,277,catapult_fpga_area
Throughput,0.49524049125875774,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.49524049125875774,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.49524049125875774,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5055225814409516,catapult,CLB,345,FF,267,catapult_fpga_area
Throughput,0.5055225814409516,catapult,LUT,1838,FF,267,catapult_fpga_area
Throughput,0.5055225814409516,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5055225814409516,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5055225814409516,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5030530288319813,catapult,CLB,431,FF,270,catapult_fpga_area
Throughput,0.5030530288319813,catapult,LUT,2284,FF,270,catapult_fpga_area
Throughput,0.5030530288319813,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5030530288319813,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5030530288319813,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.46497635362753625,catapult,CLB,647,FF,282,catapult_fpga_area
Throughput,0.46497635362753625,catapult,LUT,3213,FF,282,catapult_fpga_area
Throughput,0.46497635362753625,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.46497635362753625,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.46497635362753625,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5520015853485531,catapult,CLB,252,FF,266,catapult_fpga_area
Throughput,0.5520015853485531,catapult,LUT,1282,FF,266,catapult_fpga_area
Throughput,0.5520015853485531,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5520015853485531,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5520015853485531,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5112720140947469,catapult,CLB,353,FF,270,catapult_fpga_area
Throughput,0.5112720140947469,catapult,LUT,1842,FF,270,catapult_fpga_area
Throughput,0.5112720140947469,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5112720140947469,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5112720140947469,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5020700347532878,catapult,CLB,489,FF,281,catapult_fpga_area
Throughput,0.5020700347532878,catapult,LUT,2400,FF,281,catapult_fpga_area
Throughput,0.5020700347532878,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5020700347532878,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5020700347532878,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5822592590867379,catapult,CLB,400,FF,271,catapult_fpga_area
Throughput,0.5822592590867379,catapult,LUT,2110,FF,271,catapult_fpga_area
Throughput,0.5822592590867379,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5822592590867379,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5822592590867379,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4915811806993431,catapult,CLB,658,FF,283,catapult_fpga_area
Throughput,0.4915811806993431,catapult,LUT,3835,FF,283,catapult_fpga_area
Throughput,0.4915811806993431,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.4915811806993431,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.4915811806993431,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5288540103792888,catapult,CLB,759,FF,282,catapult_fpga_area
Throughput,0.5288540103792888,catapult,LUT,3816,FF,282,catapult_fpga_area
Throughput,0.5288540103792888,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5288540103792888,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5288540103792888,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5090872066384972,catapult,CLB,139,FF,335,catapult_fpga_area
Throughput,0.5090872066384972,catapult,LUT,590,FF,335,catapult_fpga_area
Throughput,0.5090872066384972,catapult,FF,335,FF,335,catapult_fpga_area
Throughput,0.5090872066384972,catapult,DSP,1,FF,335,catapult_fpga_area
Throughput,0.5090872066384972,catapult,BRAM,0,FF,335,catapult_fpga_area
Throughput,0.48413185234172157,catapult,CLB,137,FF,337,catapult_fpga_area
Throughput,0.48413185234172157,catapult,LUT,625,FF,337,catapult_fpga_area
Throughput,0.48413185234172157,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.48413185234172157,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.48413185234172157,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.4996829511674842,catapult,CLB,210,FF,344,catapult_fpga_area
Throughput,0.4996829511674842,catapult,LUT,910,FF,344,catapult_fpga_area
Throughput,0.4996829511674842,catapult,FF,344,FF,344,catapult_fpga_area
Throughput,0.4996829511674842,catapult,DSP,1,FF,344,catapult_fpga_area
Throughput,0.4996829511674842,catapult,BRAM,0,FF,344,catapult_fpga_area
Throughput,0.5493980245844629,catapult,CLB,124,FF,265,catapult_fpga_area
Throughput,0.5493980245844629,catapult,LUT,595,FF,265,catapult_fpga_area
Throughput,0.5493980245844629,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5493980245844629,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5493980245844629,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5015228742075312,catapult,CLB,202,FF,267,catapult_fpga_area
Throughput,0.5015228742075312,catapult,LUT,864,FF,267,catapult_fpga_area
Throughput,0.5015228742075312,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5015228742075312,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5015228742075312,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5201319678828912,catapult,CLB,278,FF,278,catapult_fpga_area
Throughput,0.5201319678828912,catapult,LUT,1151,FF,278,catapult_fpga_area
Throughput,0.5201319678828912,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5201319678828912,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5201319678828912,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.52668224943882,catapult,CLB,167,FF,266,catapult_fpga_area
Throughput,0.52668224943882,catapult,LUT,842,FF,266,catapult_fpga_area
Throughput,0.52668224943882,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.52668224943882,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.52668224943882,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5316926008594279,catapult,CLB,233,FF,270,catapult_fpga_area
Throughput,0.5316926008594279,catapult,LUT,1142,FF,270,catapult_fpga_area
Throughput,0.5316926008594279,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5316926008594279,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5316926008594279,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5197861807566839,catapult,CLB,389,FF,277,catapult_fpga_area
Throughput,0.5197861807566839,catapult,LUT,1629,FF,277,catapult_fpga_area
Throughput,0.5197861807566839,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5197861807566839,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5197861807566839,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4755753986748567,catapult,CLB,278,FF,267,catapult_fpga_area
Throughput,0.4755753986748567,catapult,LUT,1397,FF,267,catapult_fpga_area
Throughput,0.4755753986748567,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4755753986748567,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4755753986748567,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5177135697903777,catapult,CLB,341,FF,271,catapult_fpga_area
Throughput,0.5177135697903777,catapult,LUT,1670,FF,271,catapult_fpga_area
Throughput,0.5177135697903777,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5177135697903777,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5177135697903777,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5255277744056412,catapult,CLB,544,FF,281,catapult_fpga_area
Throughput,0.5255277744056412,catapult,LUT,2428,FF,281,catapult_fpga_area
Throughput,0.5255277744056412,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5255277744056412,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5255277744056412,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5480458056684377,catapult,CLB,139,FF,265,catapult_fpga_area
Throughput,0.5480458056684377,catapult,LUT,697,FF,265,catapult_fpga_area
Throughput,0.5480458056684377,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5480458056684377,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5480458056684377,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.558496661027712,catapult,CLB,187,FF,267,catapult_fpga_area
Throughput,0.558496661027712,catapult,LUT,807,FF,267,catapult_fpga_area
Throughput,0.558496661027712,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.558496661027712,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.558496661027712,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5420994427217729,catapult,CLB,321,FF,278,catapult_fpga_area
Throughput,0.5420994427217729,catapult,LUT,1238,FF,278,catapult_fpga_area
Throughput,0.5420994427217729,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5420994427217729,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5420994427217729,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5259935492151124,catapult,CLB,209,FF,266,catapult_fpga_area
Throughput,0.5259935492151124,catapult,LUT,910,FF,266,catapult_fpga_area
Throughput,0.5259935492151124,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5259935492151124,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5259935492151124,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4774504907713595,catapult,CLB,230,FF,269,catapult_fpga_area
Throughput,0.4774504907713595,catapult,LUT,1168,FF,269,catapult_fpga_area
Throughput,0.4774504907713595,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4774504907713595,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4774504907713595,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.50034148306219,catapult,CLB,379,FF,281,catapult_fpga_area
Throughput,0.50034148306219,catapult,LUT,1668,FF,281,catapult_fpga_area
Throughput,0.50034148306219,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.50034148306219,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.50034148306219,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5300341182961947,catapult,CLB,252,FF,267,catapult_fpga_area
Throughput,0.5300341182961947,catapult,LUT,1271,FF,267,catapult_fpga_area
Throughput,0.5300341182961947,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5300341182961947,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5300341182961947,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5262908599066359,catapult,CLB,327,FF,271,catapult_fpga_area
Throughput,0.5262908599066359,catapult,LUT,1669,FF,271,catapult_fpga_area
Throughput,0.5262908599066359,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5262908599066359,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5262908599066359,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5081582262432218,catapult,CLB,504,FF,280,catapult_fpga_area
Throughput,0.5081582262432218,catapult,LUT,2417,FF,280,catapult_fpga_area
Throughput,0.5081582262432218,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5081582262432218,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5081582262432218,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5226825952445292,catapult,CLB,445,FF,271,catapult_fpga_area
Throughput,0.5226825952445292,catapult,LUT,2379,FF,271,catapult_fpga_area
Throughput,0.5226825952445292,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5226825952445292,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5226825952445292,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5152018019698226,catapult,CLB,188,FF,266,catapult_fpga_area
Throughput,0.5152018019698226,catapult,LUT,954,FF,266,catapult_fpga_area
Throughput,0.5152018019698226,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5152018019698226,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5152018019698226,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.49792588970642787,catapult,CLB,264,FF,270,catapult_fpga_area
Throughput,0.49792588970642787,catapult,LUT,1226,FF,270,catapult_fpga_area
Throughput,0.49792588970642787,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49792588970642787,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49792588970642787,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.524362126582066,catapult,CLB,392,FF,277,catapult_fpga_area
Throughput,0.524362126582066,catapult,LUT,1775,FF,277,catapult_fpga_area
Throughput,0.524362126582066,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.524362126582066,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.524362126582066,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5030677068765331,catapult,CLB,306,FF,267,catapult_fpga_area
Throughput,0.5030677068765331,catapult,LUT,1501,FF,267,catapult_fpga_area
Throughput,0.5030677068765331,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5030677068765331,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5030677068765331,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.46424738071627797,catapult,CLB,356,FF,269,catapult_fpga_area
Throughput,0.46424738071627797,catapult,LUT,1862,FF,269,catapult_fpga_area
Throughput,0.46424738071627797,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.46424738071627797,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.46424738071627797,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49125613210466906,catapult,CLB,583,FF,283,catapult_fpga_area
Throughput,0.49125613210466906,catapult,LUT,2826,FF,283,catapult_fpga_area
Throughput,0.49125613210466906,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.49125613210466906,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.49125613210466906,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.46210784950256395,catapult,CLB,305,FF,268,catapult_fpga_area
Throughput,0.46210784950256395,catapult,LUT,1550,FF,268,catapult_fpga_area
Throughput,0.46210784950256395,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.46210784950256395,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.46210784950256395,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5064165509082834,catapult,CLB,275,FF,267,catapult_fpga_area
Throughput,0.5064165509082834,catapult,LUT,1464,FF,267,catapult_fpga_area
Throughput,0.5064165509082834,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5064165509082834,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5064165509082834,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5228771839926378,catapult,CLB,398,FF,271,catapult_fpga_area
Throughput,0.5228771839926378,catapult,LUT,2189,FF,271,catapult_fpga_area
Throughput,0.5228771839926378,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5228771839926378,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5228771839926378,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5078093460278899,catapult,CLB,591,FF,282,catapult_fpga_area
Throughput,0.5078093460278899,catapult,LUT,3063,FF,282,catapult_fpga_area
Throughput,0.5078093460278899,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5078093460278899,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5078093460278899,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4886563319110176,catapult,CLB,429,FF,275,catapult_fpga_area
Throughput,0.4886563319110176,catapult,LUT,2294,FF,275,catapult_fpga_area
Throughput,0.4886563319110176,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4886563319110176,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4886563319110176,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5084993117461816,catapult,CLB,131,FF,355,catapult_fpga_area
Throughput,0.5084993117461816,catapult,LUT,629,FF,355,catapult_fpga_area
Throughput,0.5084993117461816,catapult,FF,355,FF,355,catapult_fpga_area
Throughput,0.5084993117461816,catapult,DSP,1,FF,355,catapult_fpga_area
Throughput,0.5084993117461816,catapult,BRAM,0,FF,355,catapult_fpga_area
Throughput,0.4966587284046577,catapult,CLB,150,FF,357,catapult_fpga_area
Throughput,0.4966587284046577,catapult,LUT,749,FF,357,catapult_fpga_area
Throughput,0.4966587284046577,catapult,FF,357,FF,357,catapult_fpga_area
Throughput,0.4966587284046577,catapult,DSP,1,FF,357,catapult_fpga_area
Throughput,0.4966587284046577,catapult,BRAM,0,FF,357,catapult_fpga_area
Throughput,0.48802222648428295,catapult,CLB,256,FF,345,catapult_fpga_area
Throughput,0.48802222648428295,catapult,LUT,1078,FF,345,catapult_fpga_area
Throughput,0.48802222648428295,catapult,FF,345,FF,345,catapult_fpga_area
Throughput,0.48802222648428295,catapult,DSP,1,FF,345,catapult_fpga_area
Throughput,0.48802222648428295,catapult,BRAM,0,FF,345,catapult_fpga_area
Throughput,0.5434900758712146,catapult,CLB,171,FF,303,catapult_fpga_area
Throughput,0.5434900758712146,catapult,LUT,831,FF,303,catapult_fpga_area
Throughput,0.5434900758712146,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.5434900758712146,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.5434900758712146,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5094814497804135,catapult,CLB,211,FF,305,catapult_fpga_area
Throughput,0.5094814497804135,catapult,LUT,997,FF,305,catapult_fpga_area
Throughput,0.5094814497804135,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5094814497804135,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5094814497804135,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5067583831772433,catapult,CLB,327,FF,277,catapult_fpga_area
Throughput,0.5067583831772433,catapult,LUT,1401,FF,277,catapult_fpga_area
Throughput,0.5067583831772433,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5067583831772433,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5067583831772433,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5181803578553551,catapult,CLB,228,FF,345,catapult_fpga_area
Throughput,0.5181803578553551,catapult,LUT,1165,FF,345,catapult_fpga_area
Throughput,0.5181803578553551,catapult,FF,345,FF,345,catapult_fpga_area
Throughput,0.5181803578553551,catapult,DSP,1,FF,345,catapult_fpga_area
Throughput,0.5181803578553551,catapult,BRAM,0,FF,345,catapult_fpga_area
Throughput,0.5141216360378702,catapult,CLB,297,FF,350,catapult_fpga_area
Throughput,0.5141216360378702,catapult,LUT,1519,FF,350,catapult_fpga_area
Throughput,0.5141216360378702,catapult,FF,350,FF,350,catapult_fpga_area
Throughput,0.5141216360378702,catapult,DSP,1,FF,350,catapult_fpga_area
Throughput,0.5141216360378702,catapult,BRAM,0,FF,350,catapult_fpga_area
Throughput,0.5268826042331856,catapult,CLB,450,FF,281,catapult_fpga_area
Throughput,0.5268826042331856,catapult,LUT,2061,FF,281,catapult_fpga_area
Throughput,0.5268826042331856,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5268826042331856,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5268826042331856,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.49591416320931836,catapult,CLB,394,FF,429,catapult_fpga_area
Throughput,0.49591416320931836,catapult,LUT,2014,FF,429,catapult_fpga_area
Throughput,0.49591416320931836,catapult,FF,429,FF,429,catapult_fpga_area
Throughput,0.49591416320931836,catapult,DSP,1,FF,429,catapult_fpga_area
Throughput,0.49591416320931836,catapult,BRAM,0,FF,429,catapult_fpga_area
Throughput,0.4819660358534534,catapult,CLB,486,FF,432,catapult_fpga_area
Throughput,0.4819660358534534,catapult,LUT,2495,FF,432,catapult_fpga_area
Throughput,0.4819660358534534,catapult,FF,432,FF,432,catapult_fpga_area
Throughput,0.4819660358534534,catapult,DSP,1,FF,432,catapult_fpga_area
Throughput,0.4819660358534534,catapult,BRAM,0,FF,432,catapult_fpga_area
Throughput,0.5047132648235548,catapult,CLB,637,FF,298,catapult_fpga_area
Throughput,0.5047132648235548,catapult,LUT,3287,FF,298,catapult_fpga_area
Throughput,0.5047132648235548,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5047132648235548,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5047132648235548,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5265774153052885,catapult,CLB,166,FF,303,catapult_fpga_area
Throughput,0.5265774153052885,catapult,LUT,812,FF,303,catapult_fpga_area
Throughput,0.5265774153052885,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.5265774153052885,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.5265774153052885,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5354342344869978,catapult,CLB,206,FF,305,catapult_fpga_area
Throughput,0.5354342344869978,catapult,LUT,1018,FF,305,catapult_fpga_area
Throughput,0.5354342344869978,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5354342344869978,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5354342344869978,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5376612916667339,catapult,CLB,299,FF,274,catapult_fpga_area
Throughput,0.5376612916667339,catapult,LUT,1451,FF,274,catapult_fpga_area
Throughput,0.5376612916667339,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5376612916667339,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5376612916667339,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5286742330522901,catapult,CLB,243,FF,345,catapult_fpga_area
Throughput,0.5286742330522901,catapult,LUT,1220,FF,345,catapult_fpga_area
Throughput,0.5286742330522901,catapult,FF,345,FF,345,catapult_fpga_area
Throughput,0.5286742330522901,catapult,DSP,1,FF,345,catapult_fpga_area
Throughput,0.5286742330522901,catapult,BRAM,0,FF,345,catapult_fpga_area
Throughput,0.5149548024169919,catapult,CLB,311,FF,354,catapult_fpga_area
Throughput,0.5149548024169919,catapult,LUT,1603,FF,354,catapult_fpga_area
Throughput,0.5149548024169919,catapult,FF,354,FF,354,catapult_fpga_area
Throughput,0.5149548024169919,catapult,DSP,1,FF,354,catapult_fpga_area
Throughput,0.5149548024169919,catapult,BRAM,0,FF,354,catapult_fpga_area
Throughput,0.49736545518389086,catapult,CLB,427,FF,286,catapult_fpga_area
Throughput,0.49736545518389086,catapult,LUT,2160,FF,286,catapult_fpga_area
Throughput,0.49736545518389086,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49736545518389086,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49736545518389086,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4866772113395791,catapult,CLB,361,FF,431,catapult_fpga_area
Throughput,0.4866772113395791,catapult,LUT,1898,FF,431,catapult_fpga_area
Throughput,0.4866772113395791,catapult,FF,431,FF,431,catapult_fpga_area
Throughput,0.4866772113395791,catapult,DSP,1,FF,431,catapult_fpga_area
Throughput,0.4866772113395791,catapult,BRAM,0,FF,431,catapult_fpga_area
Throughput,0.4956091507291154,catapult,CLB,491,FF,435,catapult_fpga_area
Throughput,0.4956091507291154,catapult,LUT,2623,FF,435,catapult_fpga_area
Throughput,0.4956091507291154,catapult,FF,435,FF,435,catapult_fpga_area
Throughput,0.4956091507291154,catapult,DSP,1,FF,435,catapult_fpga_area
Throughput,0.4956091507291154,catapult,BRAM,0,FF,435,catapult_fpga_area
Throughput,0.5039210093739387,catapult,CLB,688,FF,298,catapult_fpga_area
Throughput,0.5039210093739387,catapult,LUT,3403,FF,298,catapult_fpga_area
Throughput,0.5039210093739387,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5039210093739387,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5039210093739387,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.4715270734342118,catapult,CLB,578,FF,594,catapult_fpga_area
Throughput,0.4715270734342118,catapult,LUT,3163,FF,594,catapult_fpga_area
Throughput,0.4715270734342118,catapult,FF,594,FF,594,catapult_fpga_area
Throughput,0.4715270734342118,catapult,DSP,1,FF,594,catapult_fpga_area
Throughput,0.4715270734342118,catapult,BRAM,0,FF,594,catapult_fpga_area
Throughput,0.5159415623948769,catapult,CLB,230,FF,346,catapult_fpga_area
Throughput,0.5159415623948769,catapult,LUT,1111,FF,346,catapult_fpga_area
Throughput,0.5159415623948769,catapult,FF,346,FF,346,catapult_fpga_area
Throughput,0.5159415623948769,catapult,DSP,1,FF,346,catapult_fpga_area
Throughput,0.5159415623948769,catapult,BRAM,0,FF,346,catapult_fpga_area
Throughput,0.5247638693778767,catapult,CLB,307,FF,349,catapult_fpga_area
Throughput,0.5247638693778767,catapult,LUT,1590,FF,349,catapult_fpga_area
Throughput,0.5247638693778767,catapult,FF,349,FF,349,catapult_fpga_area
Throughput,0.5247638693778767,catapult,DSP,1,FF,349,catapult_fpga_area
Throughput,0.5247638693778767,catapult,BRAM,0,FF,349,catapult_fpga_area
Throughput,0.5105690342944115,catapult,CLB,465,FF,284,catapult_fpga_area
Throughput,0.5105690342944115,catapult,LUT,2053,FF,284,catapult_fpga_area
Throughput,0.5105690342944115,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5105690342944115,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5105690342944115,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.47404463414657266,catapult,CLB,360,FF,428,catapult_fpga_area
Throughput,0.47404463414657266,catapult,LUT,1906,FF,428,catapult_fpga_area
Throughput,0.47404463414657266,catapult,FF,428,FF,428,catapult_fpga_area
Throughput,0.47404463414657266,catapult,DSP,1,FF,428,catapult_fpga_area
Throughput,0.47404463414657266,catapult,BRAM,0,FF,428,catapult_fpga_area
Throughput,0.4984113139368264,catapult,CLB,491,FF,439,catapult_fpga_area
Throughput,0.4984113139368264,catapult,LUT,2559,FF,439,catapult_fpga_area
Throughput,0.4984113139368264,catapult,FF,439,FF,439,catapult_fpga_area
Throughput,0.4984113139368264,catapult,DSP,1,FF,439,catapult_fpga_area
Throughput,0.4984113139368264,catapult,BRAM,0,FF,439,catapult_fpga_area
Throughput,0.46298439742580677,catapult,CLB,689,FF,297,catapult_fpga_area
Throughput,0.46298439742580677,catapult,LUT,3456,FF,297,catapult_fpga_area
Throughput,0.46298439742580677,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.46298439742580677,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.46298439742580677,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.4935454130876399,catapult,CLB,579,FF,593,catapult_fpga_area
Throughput,0.4935454130876399,catapult,LUT,3051,FF,593,catapult_fpga_area
Throughput,0.4935454130876399,catapult,FF,593,FF,593,catapult_fpga_area
Throughput,0.4935454130876399,catapult,DSP,1,FF,593,catapult_fpga_area
Throughput,0.4935454130876399,catapult,BRAM,0,FF,593,catapult_fpga_area
Throughput,0.49167882752300074,catapult,CLB,359,FF,432,catapult_fpga_area
Throughput,0.49167882752300074,catapult,LUT,1784,FF,432,catapult_fpga_area
Throughput,0.49167882752300074,catapult,FF,432,FF,432,catapult_fpga_area
Throughput,0.49167882752300074,catapult,DSP,1,FF,432,catapult_fpga_area
Throughput,0.49167882752300074,catapult,BRAM,0,FF,432,catapult_fpga_area
Throughput,0.47646659992957824,catapult,CLB,447,FF,441,catapult_fpga_area
Throughput,0.47646659992957824,catapult,LUT,2467,FF,441,catapult_fpga_area
Throughput,0.47646659992957824,catapult,FF,441,FF,441,catapult_fpga_area
Throughput,0.47646659992957824,catapult,DSP,1,FF,441,catapult_fpga_area
Throughput,0.47646659992957824,catapult,BRAM,0,FF,441,catapult_fpga_area
Throughput,0.497470115726473,catapult,CLB,623,FF,297,catapult_fpga_area
Throughput,0.497470115726473,catapult,LUT,3198,FF,297,catapult_fpga_area
Throughput,0.497470115726473,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.497470115726473,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.497470115726473,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.4498526732495108,catapult,CLB,626,FF,594,catapult_fpga_area
Throughput,0.4498526732495108,catapult,LUT,3231,FF,594,catapult_fpga_area
Throughput,0.4498526732495108,catapult,FF,594,FF,594,catapult_fpga_area
Throughput,0.4498526732495108,catapult,DSP,1,FF,594,catapult_fpga_area
Throughput,0.4498526732495108,catapult,BRAM,0,FF,594,catapult_fpga_area
Throughput,0.49906450358802423,catapult,CLB,133,FF,339,catapult_fpga_area
Throughput,0.49906450358802423,catapult,LUT,678,FF,339,catapult_fpga_area
Throughput,0.49906450358802423,catapult,FF,339,FF,339,catapult_fpga_area
Throughput,0.49906450358802423,catapult,DSP,1,FF,339,catapult_fpga_area
Throughput,0.49906450358802423,catapult,BRAM,0,FF,339,catapult_fpga_area
Throughput,0.48319449544830784,catapult,CLB,191,FF,345,catapult_fpga_area
Throughput,0.48319449544830784,catapult,LUT,853,FF,345,catapult_fpga_area
Throughput,0.48319449544830784,catapult,FF,345,FF,345,catapult_fpga_area
Throughput,0.48319449544830784,catapult,DSP,1,FF,345,catapult_fpga_area
Throughput,0.48319449544830784,catapult,BRAM,0,FF,345,catapult_fpga_area
Throughput,0.45541156453910525,catapult,CLB,322,FF,348,catapult_fpga_area
Throughput,0.45541156453910525,catapult,LUT,1241,FF,348,catapult_fpga_area
Throughput,0.45541156453910525,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.45541156453910525,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.45541156453910525,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5265474703606429,catapult,CLB,174,FF,266,catapult_fpga_area
Throughput,0.5265474703606429,catapult,LUT,915,FF,266,catapult_fpga_area
Throughput,0.5265474703606429,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5265474703606429,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5265474703606429,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5253855804775124,catapult,CLB,260,FF,267,catapult_fpga_area
Throughput,0.5253855804775124,catapult,LUT,1149,FF,267,catapult_fpga_area
Throughput,0.5253855804775124,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5253855804775124,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5253855804775124,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.527454814264699,catapult,CLB,383,FF,282,catapult_fpga_area
Throughput,0.527454814264699,catapult,LUT,1679,FF,282,catapult_fpga_area
Throughput,0.527454814264699,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.527454814264699,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.527454814264699,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5421720387783129,catapult,CLB,249,FF,271,catapult_fpga_area
Throughput,0.5421720387783129,catapult,LUT,1355,FF,271,catapult_fpga_area
Throughput,0.5421720387783129,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5421720387783129,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5421720387783129,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5127865900153272,catapult,CLB,360,FF,272,catapult_fpga_area
Throughput,0.5127865900153272,catapult,LUT,1683,FF,272,catapult_fpga_area
Throughput,0.5127865900153272,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5127865900153272,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5127865900153272,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5229860200606977,catapult,CLB,444,FF,286,catapult_fpga_area
Throughput,0.5229860200606977,catapult,LUT,2205,FF,286,catapult_fpga_area
Throughput,0.5229860200606977,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5229860200606977,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5229860200606977,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4784574531709767,catapult,CLB,374,FF,283,catapult_fpga_area
Throughput,0.4784574531709767,catapult,LUT,1944,FF,283,catapult_fpga_area
Throughput,0.4784574531709767,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.4784574531709767,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.4784574531709767,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4961821266266711,catapult,CLB,463,FF,284,catapult_fpga_area
Throughput,0.4961821266266711,catapult,LUT,2360,FF,284,catapult_fpga_area
Throughput,0.4961821266266711,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4961821266266711,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4961821266266711,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.472914306036089,catapult,CLB,678,FF,287,catapult_fpga_area
Throughput,0.472914306036089,catapult,LUT,3279,FF,287,catapult_fpga_area
Throughput,0.472914306036089,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.472914306036089,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.472914306036089,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4992974884337737,catapult,CLB,192,FF,266,catapult_fpga_area
Throughput,0.4992974884337737,catapult,LUT,979,FF,266,catapult_fpga_area
Throughput,0.4992974884337737,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4992974884337737,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4992974884337737,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5234511342662629,catapult,CLB,232,FF,267,catapult_fpga_area
Throughput,0.5234511342662629,catapult,LUT,1109,FF,267,catapult_fpga_area
Throughput,0.5234511342662629,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5234511342662629,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5234511342662629,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5161370240571467,catapult,CLB,329,FF,277,catapult_fpga_area
Throughput,0.5161370240571467,catapult,LUT,1541,FF,277,catapult_fpga_area
Throughput,0.5161370240571467,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5161370240571467,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5161370240571467,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5230773898229016,catapult,CLB,254,FF,269,catapult_fpga_area
Throughput,0.5230773898229016,catapult,LUT,1352,FF,269,catapult_fpga_area
Throughput,0.5230773898229016,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5230773898229016,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5230773898229016,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5336287502094493,catapult,CLB,357,FF,273,catapult_fpga_area
Throughput,0.5336287502094493,catapult,LUT,1640,FF,273,catapult_fpga_area
Throughput,0.5336287502094493,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5336287502094493,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5336287502094493,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5140426161890526,catapult,CLB,472,FF,283,catapult_fpga_area
Throughput,0.5140426161890526,catapult,LUT,2180,FF,283,catapult_fpga_area
Throughput,0.5140426161890526,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5140426161890526,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5140426161890526,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.492572499283307,catapult,CLB,352,FF,280,catapult_fpga_area
Throughput,0.492572499283307,catapult,LUT,1956,FF,280,catapult_fpga_area
Throughput,0.492572499283307,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.492572499283307,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.492572499283307,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4794578674001733,catapult,CLB,465,FF,279,catapult_fpga_area
Throughput,0.4794578674001733,catapult,LUT,2401,FF,279,catapult_fpga_area
Throughput,0.4794578674001733,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4794578674001733,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4794578674001733,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4694789394095175,catapult,CLB,662,FF,284,catapult_fpga_area
Throughput,0.4694789394095175,catapult,LUT,3139,FF,284,catapult_fpga_area
Throughput,0.4694789394095175,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4694789394095175,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4694789394095175,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4644082185393619,catapult,CLB,533,FF,290,catapult_fpga_area
Throughput,0.4644082185393619,catapult,LUT,3054,FF,290,catapult_fpga_area
Throughput,0.4644082185393619,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.4644082185393619,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.4644082185393619,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.5256344012997888,catapult,CLB,272,FF,270,catapult_fpga_area
Throughput,0.5256344012997888,catapult,LUT,1442,FF,270,catapult_fpga_area
Throughput,0.5256344012997888,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5256344012997888,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5256344012997888,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4972118843584599,catapult,CLB,327,FF,273,catapult_fpga_area
Throughput,0.4972118843584599,catapult,LUT,1617,FF,273,catapult_fpga_area
Throughput,0.4972118843584599,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4972118843584599,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4972118843584599,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5287477508392548,catapult,CLB,514,FF,290,catapult_fpga_area
Throughput,0.5287477508392548,catapult,LUT,2404,FF,290,catapult_fpga_area
Throughput,0.5287477508392548,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.5287477508392548,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.5287477508392548,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4775013310349603,catapult,CLB,391,FF,281,catapult_fpga_area
Throughput,0.4775013310349603,catapult,LUT,2119,FF,281,catapult_fpga_area
Throughput,0.4775013310349603,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4775013310349603,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4775013310349603,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4757518782684155,catapult,CLB,520,FF,287,catapult_fpga_area
Throughput,0.4757518782684155,catapult,LUT,2601,FF,287,catapult_fpga_area
Throughput,0.4757518782684155,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4757518782684155,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4757518782684155,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.49768600890161196,catapult,CLB,685,FF,295,catapult_fpga_area
Throughput,0.49768600890161196,catapult,LUT,3322,FF,295,catapult_fpga_area
Throughput,0.49768600890161196,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.49768600890161196,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.49768600890161196,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.4665658884347647,catapult,CLB,558,FF,294,catapult_fpga_area
Throughput,0.4665658884347647,catapult,LUT,3057,FF,294,catapult_fpga_area
Throughput,0.4665658884347647,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.4665658884347647,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.4665658884347647,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.48064745134285686,catapult,CLB,363,FF,285,catapult_fpga_area
Throughput,0.48064745134285686,catapult,LUT,1951,FF,285,catapult_fpga_area
Throughput,0.48064745134285686,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.48064745134285686,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.48064745134285686,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5224302829848114,catapult,CLB,486,FF,286,catapult_fpga_area
Throughput,0.5224302829848114,catapult,LUT,2525,FF,286,catapult_fpga_area
Throughput,0.5224302829848114,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5224302829848114,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5224302829848114,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.514958780124445,catapult,CLB,702,FF,298,catapult_fpga_area
Throughput,0.514958780124445,catapult,LUT,3461,FF,298,catapult_fpga_area
Throughput,0.514958780124445,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.514958780124445,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.514958780124445,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.4980908178950084,catapult,CLB,519,FF,294,catapult_fpga_area
Throughput,0.4980908178950084,catapult,LUT,2848,FF,294,catapult_fpga_area
Throughput,0.4980908178950084,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.4980908178950084,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.4980908178950084,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.5220116659167099,catapult,CLB,133,FF,339,catapult_fpga_area
Throughput,0.5220116659167099,catapult,LUT,643,FF,339,catapult_fpga_area
Throughput,0.5220116659167099,catapult,FF,339,FF,339,catapult_fpga_area
Throughput,0.5220116659167099,catapult,DSP,1,FF,339,catapult_fpga_area
Throughput,0.5220116659167099,catapult,BRAM,0,FF,339,catapult_fpga_area
Throughput,0.4865334829910327,catapult,CLB,194,FF,341,catapult_fpga_area
Throughput,0.4865334829910327,catapult,LUT,940,FF,341,catapult_fpga_area
Throughput,0.4865334829910327,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.4865334829910327,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.4865334829910327,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5271670254916887,catapult,CLB,292,FF,349,catapult_fpga_area
Throughput,0.5271670254916887,catapult,LUT,1315,FF,349,catapult_fpga_area
Throughput,0.5271670254916887,catapult,FF,349,FF,349,catapult_fpga_area
Throughput,0.5271670254916887,catapult,DSP,1,FF,349,catapult_fpga_area
Throughput,0.5271670254916887,catapult,BRAM,0,FF,349,catapult_fpga_area
Throughput,0.5549127815835546,catapult,CLB,137,FF,265,catapult_fpga_area
Throughput,0.5549127815835546,catapult,LUT,709,FF,265,catapult_fpga_area
Throughput,0.5549127815835546,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5549127815835546,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5549127815835546,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5682570476659694,catapult,CLB,200,FF,267,catapult_fpga_area
Throughput,0.5682570476659694,catapult,LUT,944,FF,267,catapult_fpga_area
Throughput,0.5682570476659694,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5682570476659694,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5682570476659694,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5251927063337715,catapult,CLB,285,FF,276,catapult_fpga_area
Throughput,0.5251927063337715,catapult,LUT,1428,FF,276,catapult_fpga_area
Throughput,0.5251927063337715,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5251927063337715,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5251927063337715,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5418118948299767,catapult,CLB,224,FF,266,catapult_fpga_area
Throughput,0.5418118948299767,catapult,LUT,1123,FF,266,catapult_fpga_area
Throughput,0.5418118948299767,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5418118948299767,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5418118948299767,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5052268241088178,catapult,CLB,288,FF,268,catapult_fpga_area
Throughput,0.5052268241088178,catapult,LUT,1348,FF,268,catapult_fpga_area
Throughput,0.5052268241088178,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5052268241088178,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5052268241088178,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5149728351829441,catapult,CLB,451,FF,280,catapult_fpga_area
Throughput,0.5149728351829441,catapult,LUT,2317,FF,280,catapult_fpga_area
Throughput,0.5149728351829441,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5149728351829441,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5149728351829441,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5001035214289358,catapult,CLB,262,FF,267,catapult_fpga_area
Throughput,0.5001035214289358,catapult,LUT,1337,FF,267,catapult_fpga_area
Throughput,0.5001035214289358,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5001035214289358,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5001035214289358,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49483932072416764,catapult,CLB,405,FF,271,catapult_fpga_area
Throughput,0.49483932072416764,catapult,LUT,2176,FF,271,catapult_fpga_area
Throughput,0.49483932072416764,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49483932072416764,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49483932072416764,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5269123096726873,catapult,CLB,618,FF,278,catapult_fpga_area
Throughput,0.5269123096726873,catapult,LUT,3181,FF,278,catapult_fpga_area
Throughput,0.5269123096726873,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5269123096726873,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5269123096726873,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.543262432153313,catapult,CLB,157,FF,265,catapult_fpga_area
Throughput,0.543262432153313,catapult,LUT,777,FF,265,catapult_fpga_area
Throughput,0.543262432153313,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.543262432153313,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.543262432153313,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5596459455889825,catapult,CLB,198,FF,267,catapult_fpga_area
Throughput,0.5596459455889825,catapult,LUT,995,FF,267,catapult_fpga_area
Throughput,0.5596459455889825,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5596459455889825,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5596459455889825,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.530010520708836,catapult,CLB,290,FF,276,catapult_fpga_area
Throughput,0.530010520708836,catapult,LUT,1483,FF,276,catapult_fpga_area
Throughput,0.530010520708836,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.530010520708836,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.530010520708836,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5228435578876702,catapult,CLB,217,FF,266,catapult_fpga_area
Throughput,0.5228435578876702,catapult,LUT,1172,FF,266,catapult_fpga_area
Throughput,0.5228435578876702,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5228435578876702,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5228435578876702,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5159197352712654,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.5159197352712654,catapult,LUT,1596,FF,269,catapult_fpga_area
Throughput,0.5159197352712654,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5159197352712654,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5159197352712654,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5030170965450773,catapult,CLB,461,FF,281,catapult_fpga_area
Throughput,0.5030170965450773,catapult,LUT,2213,FF,281,catapult_fpga_area
Throughput,0.5030170965450773,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5030170965450773,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5030170965450773,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5232602251588749,catapult,CLB,303,FF,267,catapult_fpga_area
Throughput,0.5232602251588749,catapult,LUT,1585,FF,267,catapult_fpga_area
Throughput,0.5232602251588749,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5232602251588749,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5232602251588749,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4883957177463468,catapult,CLB,418,FF,271,catapult_fpga_area
Throughput,0.4883957177463468,catapult,LUT,2186,FF,271,catapult_fpga_area
Throughput,0.4883957177463468,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4883957177463468,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4883957177463468,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5154641832289604,catapult,CLB,654,FF,283,catapult_fpga_area
Throughput,0.5154641832289604,catapult,LUT,3153,FF,283,catapult_fpga_area
Throughput,0.5154641832289604,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5154641832289604,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5154641832289604,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.48242036084078144,catapult,CLB,441,FF,273,catapult_fpga_area
Throughput,0.48242036084078144,catapult,LUT,2461,FF,273,catapult_fpga_area
Throughput,0.48242036084078144,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.48242036084078144,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.48242036084078144,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5323597538155554,catapult,CLB,210,FF,266,catapult_fpga_area
Throughput,0.5323597538155554,catapult,LUT,1044,FF,266,catapult_fpga_area
Throughput,0.5323597538155554,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5323597538155554,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5323597538155554,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5317053225297901,catapult,CLB,289,FF,270,catapult_fpga_area
Throughput,0.5317053225297901,catapult,LUT,1510,FF,270,catapult_fpga_area
Throughput,0.5317053225297901,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5317053225297901,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5317053225297901,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5259490092435538,catapult,CLB,451,FF,283,catapult_fpga_area
Throughput,0.5259490092435538,catapult,LUT,2209,FF,283,catapult_fpga_area
Throughput,0.5259490092435538,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5259490092435538,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5259490092435538,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.508159775596643,catapult,CLB,316,FF,267,catapult_fpga_area
Throughput,0.508159775596643,catapult,LUT,1799,FF,267,catapult_fpga_area
Throughput,0.508159775596643,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.508159775596643,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.508159775596643,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4994156836501294,catapult,CLB,434,FF,271,catapult_fpga_area
Throughput,0.4994156836501294,catapult,LUT,2363,FF,271,catapult_fpga_area
Throughput,0.4994156836501294,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4994156836501294,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4994156836501294,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4819927508290275,catapult,CLB,640,FF,282,catapult_fpga_area
Throughput,0.4819927508290275,catapult,LUT,3235,FF,282,catapult_fpga_area
Throughput,0.4819927508290275,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4819927508290275,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4819927508290275,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4953322366677613,catapult,CLB,479,FF,271,catapult_fpga_area
Throughput,0.4953322366677613,catapult,LUT,2643,FF,271,catapult_fpga_area
Throughput,0.4953322366677613,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4953322366677613,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4953322366677613,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5294265886503646,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.5294265886503646,catapult,LUT,1606,FF,267,catapult_fpga_area
Throughput,0.5294265886503646,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5294265886503646,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5294265886503646,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5001535471389716,catapult,CLB,462,FF,271,catapult_fpga_area
Throughput,0.5001535471389716,catapult,LUT,2319,FF,271,catapult_fpga_area
Throughput,0.5001535471389716,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5001535471389716,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5001535471389716,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4975062499222646,catapult,CLB,655,FF,281,catapult_fpga_area
Throughput,0.4975062499222646,catapult,LUT,3276,FF,281,catapult_fpga_area
Throughput,0.4975062499222646,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4975062499222646,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4975062499222646,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4980352509350611,catapult,CLB,497,FF,276,catapult_fpga_area
Throughput,0.4980352509350611,catapult,LUT,2720,FF,276,catapult_fpga_area
Throughput,0.4980352509350611,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4980352509350611,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4980352509350611,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.6317322920700541,catapult,CLB,81,FF,282,catapult_fpga_area
Throughput,0.6317322920700541,catapult,LUT,352,FF,282,catapult_fpga_area
Throughput,0.6317322920700541,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.6317322920700541,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.6317322920700541,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.6156869650449883,catapult,CLB,128,FF,284,catapult_fpga_area
Throughput,0.6156869650449883,catapult,LUT,447,FF,284,catapult_fpga_area
Throughput,0.6156869650449883,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.6156869650449883,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.6156869650449883,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.6052338199816736,catapult,CLB,147,FF,294,catapult_fpga_area
Throughput,0.6052338199816736,catapult,LUT,575,FF,294,catapult_fpga_area
Throughput,0.6052338199816736,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6052338199816736,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6052338199816736,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6159512905719415,catapult,CLB,85,FF,310,catapult_fpga_area
Throughput,0.6159512905719415,catapult,LUT,378,FF,310,catapult_fpga_area
Throughput,0.6159512905719415,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.6159512905719415,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.6159512905719415,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.5835061484042857,catapult,CLB,102,FF,312,catapult_fpga_area
Throughput,0.5835061484042857,catapult,LUT,479,FF,312,catapult_fpga_area
Throughput,0.5835061484042857,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.5835061484042857,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.5835061484042857,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.5958811503128078,catapult,CLB,153,FF,321,catapult_fpga_area
Throughput,0.5958811503128078,catapult,LUT,624,FF,321,catapult_fpga_area
Throughput,0.5958811503128078,catapult,FF,321,FF,321,catapult_fpga_area
Throughput,0.5958811503128078,catapult,DSP,1,FF,321,catapult_fpga_area
Throughput,0.5958811503128078,catapult,BRAM,0,FF,321,catapult_fpga_area
Throughput,0.5073499791479159,catapult,CLB,135,FF,367,catapult_fpga_area
Throughput,0.5073499791479159,catapult,LUT,596,FF,367,catapult_fpga_area
Throughput,0.5073499791479159,catapult,FF,367,FF,367,catapult_fpga_area
Throughput,0.5073499791479159,catapult,DSP,1,FF,367,catapult_fpga_area
Throughput,0.5073499791479159,catapult,BRAM,0,FF,367,catapult_fpga_area
Throughput,0.4481376965812024,catapult,CLB,164,FF,369,catapult_fpga_area
Throughput,0.4481376965812024,catapult,LUT,724,FF,369,catapult_fpga_area
Throughput,0.4481376965812024,catapult,FF,369,FF,369,catapult_fpga_area
Throughput,0.4481376965812024,catapult,DSP,1,FF,369,catapult_fpga_area
Throughput,0.4481376965812024,catapult,BRAM,0,FF,369,catapult_fpga_area
Throughput,0.5115707062335914,catapult,CLB,207,FF,376,catapult_fpga_area
Throughput,0.5115707062335914,catapult,LUT,1010,FF,376,catapult_fpga_area
Throughput,0.5115707062335914,catapult,FF,376,FF,376,catapult_fpga_area
Throughput,0.5115707062335914,catapult,DSP,1,FF,376,catapult_fpga_area
Throughput,0.5115707062335914,catapult,BRAM,0,FF,376,catapult_fpga_area
Throughput,0.5268987058313988,catapult,CLB,157,FF,263,catapult_fpga_area
Throughput,0.5268987058313988,catapult,LUT,815,FF,263,catapult_fpga_area
Throughput,0.5268987058313988,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5268987058313988,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5268987058313988,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5569122556895548,catapult,CLB,208,FF,265,catapult_fpga_area
Throughput,0.5569122556895548,catapult,LUT,1093,FF,265,catapult_fpga_area
Throughput,0.5569122556895548,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5569122556895548,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5569122556895548,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5321855156132587,catapult,CLB,292,FF,272,catapult_fpga_area
Throughput,0.5321855156132587,catapult,LUT,1337,FF,272,catapult_fpga_area
Throughput,0.5321855156132587,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5321855156132587,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5321855156132587,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6007766840972009,catapult,CLB,93,FF,255,catapult_fpga_area
Throughput,0.6007766840972009,catapult,LUT,375,FF,255,catapult_fpga_area
Throughput,0.6007766840972009,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6007766840972009,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6007766840972009,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.5824641027373483,catapult,CLB,125,FF,257,catapult_fpga_area
Throughput,0.5824641027373483,catapult,LUT,471,FF,257,catapult_fpga_area
Throughput,0.5824641027373483,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5824641027373483,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5824641027373483,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6071398431272073,catapult,CLB,148,FF,266,catapult_fpga_area
Throughput,0.6071398431272073,catapult,LUT,633,FF,266,catapult_fpga_area
Throughput,0.6071398431272073,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.6071398431272073,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.6071398431272073,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5296060366614482,catapult,CLB,132,FF,368,catapult_fpga_area
Throughput,0.5296060366614482,catapult,LUT,627,FF,368,catapult_fpga_area
Throughput,0.5296060366614482,catapult,FF,368,FF,368,catapult_fpga_area
Throughput,0.5296060366614482,catapult,DSP,1,FF,368,catapult_fpga_area
Throughput,0.5296060366614482,catapult,BRAM,0,FF,368,catapult_fpga_area
Throughput,0.5225613238777603,catapult,CLB,182,FF,370,catapult_fpga_area
Throughput,0.5225613238777603,catapult,LUT,791,FF,370,catapult_fpga_area
Throughput,0.5225613238777603,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.5225613238777603,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.5225613238777603,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5078614411787261,catapult,CLB,237,FF,377,catapult_fpga_area
Throughput,0.5078614411787261,catapult,LUT,978,FF,377,catapult_fpga_area
Throughput,0.5078614411787261,catapult,FF,377,FF,377,catapult_fpga_area
Throughput,0.5078614411787261,catapult,DSP,1,FF,377,catapult_fpga_area
Throughput,0.5078614411787261,catapult,BRAM,0,FF,377,catapult_fpga_area
Throughput,0.5285873239473844,catapult,CLB,181,FF,263,catapult_fpga_area
Throughput,0.5285873239473844,catapult,LUT,802,FF,263,catapult_fpga_area
Throughput,0.5285873239473844,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5285873239473844,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5285873239473844,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5266844686017054,catapult,CLB,225,FF,265,catapult_fpga_area
Throughput,0.5266844686017054,catapult,LUT,1027,FF,265,catapult_fpga_area
Throughput,0.5266844686017054,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5266844686017054,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5266844686017054,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5121266468712646,catapult,CLB,319,FF,274,catapult_fpga_area
Throughput,0.5121266468712646,catapult,LUT,1347,FF,274,catapult_fpga_area
Throughput,0.5121266468712646,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5121266468712646,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5121266468712646,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5088281687274208,catapult,CLB,234,FF,264,catapult_fpga_area
Throughput,0.5088281687274208,catapult,LUT,1211,FF,264,catapult_fpga_area
Throughput,0.5088281687274208,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5088281687274208,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5088281687274208,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.52755415343385,catapult,CLB,279,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,LUT,1426,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5251383739615388,catapult,CLB,454,FF,279,catapult_fpga_area
Throughput,0.5251383739615388,catapult,LUT,2022,FF,279,catapult_fpga_area
Throughput,0.5251383739615388,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5251383739615388,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5251383739615388,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.47551682735172796,catapult,CLB,119,FF,370,catapult_fpga_area
Throughput,0.47551682735172796,catapult,LUT,602,FF,370,catapult_fpga_area
Throughput,0.47551682735172796,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.47551682735172796,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.47551682735172796,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5055519717538003,catapult,CLB,176,FF,372,catapult_fpga_area
Throughput,0.5055519717538003,catapult,LUT,747,FF,372,catapult_fpga_area
Throughput,0.5055519717538003,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.5055519717538003,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.5055519717538003,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.512081801995378,catapult,CLB,227,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,LUT,948,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,FF,379,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,DSP,1,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,BRAM,0,FF,379,catapult_fpga_area
Throughput,0.5589086972341285,catapult,CLB,163,FF,263,catapult_fpga_area
Throughput,0.5589086972341285,catapult,LUT,795,FF,263,catapult_fpga_area
Throughput,0.5589086972341285,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5589086972341285,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5589086972341285,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4924754673345947,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.4924754673345947,catapult,LUT,961,FF,265,catapult_fpga_area
Throughput,0.4924754673345947,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4924754673345947,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4924754673345947,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5341403838439627,catapult,CLB,276,FF,272,catapult_fpga_area
Throughput,0.5341403838439627,catapult,LUT,1386,FF,272,catapult_fpga_area
Throughput,0.5341403838439627,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5341403838439627,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5341403838439627,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5092380881572609,catapult,CLB,261,FF,264,catapult_fpga_area
Throughput,0.5092380881572609,catapult,LUT,1279,FF,264,catapult_fpga_area
Throughput,0.5092380881572609,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5092380881572609,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5092380881572609,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5078361659588277,catapult,CLB,310,FF,267,catapult_fpga_area
Throughput,0.5078361659588277,catapult,LUT,1584,FF,267,catapult_fpga_area
Throughput,0.5078361659588277,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5078361659588277,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5078361659588277,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4851328609109533,catapult,CLB,469,FF,280,catapult_fpga_area
Throughput,0.4851328609109533,catapult,LUT,2191,FF,280,catapult_fpga_area
Throughput,0.4851328609109533,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4851328609109533,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4851328609109533,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.45956009069877946,catapult,CLB,358,FF,269,catapult_fpga_area
Throughput,0.45956009069877946,catapult,LUT,1816,FF,269,catapult_fpga_area
Throughput,0.45956009069877946,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.45956009069877946,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.45956009069877946,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.46864572632589246,catapult,CLB,465,FF,272,catapult_fpga_area
Throughput,0.46864572632589246,catapult,LUT,2527,FF,272,catapult_fpga_area
Throughput,0.46864572632589246,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.46864572632589246,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.46864572632589246,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.48855701753528846,catapult,CLB,688,FF,283,catapult_fpga_area
Throughput,0.48855701753528846,catapult,LUT,3465,FF,283,catapult_fpga_area
Throughput,0.48855701753528846,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.48855701753528846,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.48855701753528846,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5307252785511625,catapult,CLB,154,FF,263,catapult_fpga_area
Throughput,0.5307252785511625,catapult,LUT,782,FF,263,catapult_fpga_area
Throughput,0.5307252785511625,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5307252785511625,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5307252785511625,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5508488580903171,catapult,CLB,199,FF,265,catapult_fpga_area
Throughput,0.5508488580903171,catapult,LUT,916,FF,265,catapult_fpga_area
Throughput,0.5508488580903171,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5508488580903171,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5508488580903171,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5229398002160787,catapult,CLB,330,FF,274,catapult_fpga_area
Throughput,0.5229398002160787,catapult,LUT,1334,FF,274,catapult_fpga_area
Throughput,0.5229398002160787,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5229398002160787,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5229398002160787,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.48526563683593216,catapult,CLB,226,FF,264,catapult_fpga_area
Throughput,0.48526563683593216,catapult,LUT,1159,FF,264,catapult_fpga_area
Throughput,0.48526563683593216,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.48526563683593216,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.48526563683593216,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.47483786661044586,catapult,CLB,289,FF,266,catapult_fpga_area
Throughput,0.47483786661044586,catapult,LUT,1491,FF,266,catapult_fpga_area
Throughput,0.47483786661044586,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.47483786661044586,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.47483786661044586,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5282218362681339,catapult,CLB,507,FF,285,catapult_fpga_area
Throughput,0.5282218362681339,catapult,LUT,2194,FF,285,catapult_fpga_area
Throughput,0.5282218362681339,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5282218362681339,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5282218362681339,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.48117174944424657,catapult,CLB,401,FF,268,catapult_fpga_area
Throughput,0.48117174944424657,catapult,LUT,2045,FF,268,catapult_fpga_area
Throughput,0.48117174944424657,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.48117174944424657,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.48117174944424657,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5181937837473701,catapult,CLB,508,FF,274,catapult_fpga_area
Throughput,0.5181937837473701,catapult,LUT,2721,FF,274,catapult_fpga_area
Throughput,0.5181937837473701,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5181937837473701,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5181937837473701,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4885403099495142,catapult,CLB,695,FF,284,catapult_fpga_area
Throughput,0.4885403099495142,catapult,LUT,3443,FF,284,catapult_fpga_area
Throughput,0.4885403099495142,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4885403099495142,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4885403099495142,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.6576688795032233,catapult,CLB,90,FF,322,catapult_fpga_area
Throughput,0.6576688795032233,catapult,LUT,421,FF,322,catapult_fpga_area
Throughput,0.6576688795032233,catapult,FF,322,FF,322,catapult_fpga_area
Throughput,0.6576688795032233,catapult,DSP,1,FF,322,catapult_fpga_area
Throughput,0.6576688795032233,catapult,BRAM,0,FF,322,catapult_fpga_area
Throughput,0.6071582746261879,catapult,CLB,121,FF,325,catapult_fpga_area
Throughput,0.6071582746261879,catapult,LUT,547,FF,325,catapult_fpga_area
Throughput,0.6071582746261879,catapult,FF,325,FF,325,catapult_fpga_area
Throughput,0.6071582746261879,catapult,DSP,1,FF,325,catapult_fpga_area
Throughput,0.6071582746261879,catapult,BRAM,0,FF,325,catapult_fpga_area
Throughput,0.5256645188014428,catapult,CLB,207,FF,297,catapult_fpga_area
Throughput,0.5256645188014428,catapult,LUT,745,FF,297,catapult_fpga_area
Throughput,0.5256645188014428,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.5256645188014428,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.5256645188014428,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5768316712890111,catapult,CLB,112,FF,332,catapult_fpga_area
Throughput,0.5768316712890111,catapult,LUT,545,FF,332,catapult_fpga_area
Throughput,0.5768316712890111,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.5768316712890111,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.5768316712890111,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5316405896957421,catapult,CLB,166,FF,334,catapult_fpga_area
Throughput,0.5316405896957421,catapult,LUT,711,FF,334,catapult_fpga_area
Throughput,0.5316405896957421,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.5316405896957421,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.5316405896957421,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.554683162204333,catapult,CLB,221,FF,265,catapult_fpga_area
Throughput,0.554683162204333,catapult,LUT,880,FF,265,catapult_fpga_area
Throughput,0.554683162204333,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.554683162204333,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.554683162204333,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4630519289585731,catapult,CLB,153,FF,527,catapult_fpga_area
Throughput,0.4630519289585731,catapult,LUT,677,FF,527,catapult_fpga_area
Throughput,0.4630519289585731,catapult,FF,527,FF,527,catapult_fpga_area
Throughput,0.4630519289585731,catapult,DSP,1,FF,527,catapult_fpga_area
Throughput,0.4630519289585731,catapult,BRAM,0,FF,527,catapult_fpga_area
Throughput,0.47108747717581173,catapult,CLB,210,FF,529,catapult_fpga_area
Throughput,0.47108747717581173,catapult,LUT,985,FF,529,catapult_fpga_area
Throughput,0.47108747717581173,catapult,FF,529,FF,529,catapult_fpga_area
Throughput,0.47108747717581173,catapult,DSP,1,FF,529,catapult_fpga_area
Throughput,0.47108747717581173,catapult,BRAM,0,FF,529,catapult_fpga_area
Throughput,0.500402573870679,catapult,CLB,269,FF,388,catapult_fpga_area
Throughput,0.500402573870679,catapult,LUT,1152,FF,388,catapult_fpga_area
Throughput,0.500402573870679,catapult,FF,388,FF,388,catapult_fpga_area
Throughput,0.500402573870679,catapult,DSP,1,FF,388,catapult_fpga_area
Throughput,0.500402573870679,catapult,BRAM,0,FF,388,catapult_fpga_area
Throughput,0.5543805767221139,catapult,CLB,236,FF,571,catapult_fpga_area
Throughput,0.5543805767221139,catapult,LUT,1143,FF,571,catapult_fpga_area
Throughput,0.5543805767221139,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5543805767221139,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5543805767221139,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.5334932390401816,catapult,CLB,315,FF,575,catapult_fpga_area
Throughput,0.5334932390401816,catapult,LUT,1514,FF,575,catapult_fpga_area
Throughput,0.5334932390401816,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.5334932390401816,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.5334932390401816,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.5384130812842228,catapult,CLB,385,FF,281,catapult_fpga_area
Throughput,0.5384130812842228,catapult,LUT,1696,FF,281,catapult_fpga_area
Throughput,0.5384130812842228,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5384130812842228,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5384130812842228,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5763612355571079,catapult,CLB,110,FF,332,catapult_fpga_area
Throughput,0.5763612355571079,catapult,LUT,527,FF,332,catapult_fpga_area
Throughput,0.5763612355571079,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.5763612355571079,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.5763612355571079,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5523058493055583,catapult,CLB,171,FF,334,catapult_fpga_area
Throughput,0.5523058493055583,catapult,LUT,796,FF,334,catapult_fpga_area
Throughput,0.5523058493055583,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.5523058493055583,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.5523058493055583,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.5523058493055583,catapult,CLB,201,FF,265,catapult_fpga_area
Throughput,0.5523058493055583,catapult,LUT,851,FF,265,catapult_fpga_area
Throughput,0.5523058493055583,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5523058493055583,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5523058493055583,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5493213683815015,catapult,CLB,179,FF,416,catapult_fpga_area
Throughput,0.5493213683815015,catapult,LUT,927,FF,416,catapult_fpga_area
Throughput,0.5493213683815015,catapult,FF,416,FF,416,catapult_fpga_area
Throughput,0.5493213683815015,catapult,DSP,1,FF,416,catapult_fpga_area
Throughput,0.5493213683815015,catapult,BRAM,0,FF,416,catapult_fpga_area
Throughput,0.5486140637215234,catapult,CLB,238,FF,419,catapult_fpga_area
Throughput,0.5486140637215234,catapult,LUT,1095,FF,419,catapult_fpga_area
Throughput,0.5486140637215234,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5486140637215234,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5486140637215234,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5559135020827299,catapult,CLB,271,FF,275,catapult_fpga_area
Throughput,0.5559135020827299,catapult,LUT,1366,FF,275,catapult_fpga_area
Throughput,0.5559135020827299,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5559135020827299,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5559135020827299,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.549359693808881,catapult,CLB,246,FF,571,catapult_fpga_area
Throughput,0.549359693808881,catapult,LUT,1147,FF,571,catapult_fpga_area
Throughput,0.549359693808881,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.549359693808881,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.549359693808881,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.5366995126768425,catapult,CLB,296,FF,574,catapult_fpga_area
Throughput,0.5366995126768425,catapult,LUT,1506,FF,574,catapult_fpga_area
Throughput,0.5366995126768425,catapult,FF,574,FF,574,catapult_fpga_area
Throughput,0.5366995126768425,catapult,DSP,1,FF,574,catapult_fpga_area
Throughput,0.5366995126768425,catapult,BRAM,0,FF,574,catapult_fpga_area
Throughput,0.5487230391793737,catapult,CLB,377,FF,281,catapult_fpga_area
Throughput,0.5487230391793737,catapult,LUT,1802,FF,281,catapult_fpga_area
Throughput,0.5487230391793737,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5487230391793737,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5487230391793737,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5107346202483805,catapult,CLB,423,FF,884,catapult_fpga_area
Throughput,0.5107346202483805,catapult,LUT,1855,FF,884,catapult_fpga_area
Throughput,0.5107346202483805,catapult,FF,884,FF,884,catapult_fpga_area
Throughput,0.5107346202483805,catapult,DSP,1,FF,884,catapult_fpga_area
Throughput,0.5107346202483805,catapult,BRAM,0,FF,884,catapult_fpga_area
Throughput,0.4759441184491646,catapult,CLB,497,FF,890,catapult_fpga_area
Throughput,0.4759441184491646,catapult,LUT,2523,FF,890,catapult_fpga_area
Throughput,0.4759441184491646,catapult,FF,890,FF,890,catapult_fpga_area
Throughput,0.4759441184491646,catapult,DSP,1,FF,890,catapult_fpga_area
Throughput,0.4759441184491646,catapult,BRAM,0,FF,890,catapult_fpga_area
Throughput,0.507571700847391,catapult,CLB,536,FF,289,catapult_fpga_area
Throughput,0.507571700847391,catapult,LUT,2581,FF,289,catapult_fpga_area
Throughput,0.507571700847391,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.507571700847391,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.507571700847391,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5656498921305656,catapult,CLB,161,FF,416,catapult_fpga_area
Throughput,0.5656498921305656,catapult,LUT,784,FF,416,catapult_fpga_area
Throughput,0.5656498921305656,catapult,FF,416,FF,416,catapult_fpga_area
Throughput,0.5656498921305656,catapult,DSP,1,FF,416,catapult_fpga_area
Throughput,0.5656498921305656,catapult,BRAM,0,FF,416,catapult_fpga_area
Throughput,0.5702678319899724,catapult,CLB,229,FF,418,catapult_fpga_area
Throughput,0.5702678319899724,catapult,LUT,971,FF,418,catapult_fpga_area
Throughput,0.5702678319899724,catapult,FF,418,FF,418,catapult_fpga_area
Throughput,0.5702678319899724,catapult,DSP,1,FF,418,catapult_fpga_area
Throughput,0.5702678319899724,catapult,BRAM,0,FF,418,catapult_fpga_area
Throughput,0.5357776222832056,catapult,CLB,280,FF,273,catapult_fpga_area
Throughput,0.5357776222832056,catapult,LUT,1116,FF,273,catapult_fpga_area
Throughput,0.5357776222832056,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5357776222832056,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5357776222832056,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5013099228283505,catapult,CLB,234,FF,571,catapult_fpga_area
Throughput,0.5013099228283505,catapult,LUT,1061,FF,571,catapult_fpga_area
Throughput,0.5013099228283505,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5013099228283505,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5013099228283505,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.5029664963957421,catapult,CLB,300,FF,577,catapult_fpga_area
Throughput,0.5029664963957421,catapult,LUT,1480,FF,577,catapult_fpga_area
Throughput,0.5029664963957421,catapult,FF,577,FF,577,catapult_fpga_area
Throughput,0.5029664963957421,catapult,DSP,1,FF,577,catapult_fpga_area
Throughput,0.5029664963957421,catapult,BRAM,0,FF,577,catapult_fpga_area
Throughput,0.5573679302755015,catapult,CLB,372,FF,280,catapult_fpga_area
Throughput,0.5573679302755015,catapult,LUT,1572,FF,280,catapult_fpga_area
Throughput,0.5573679302755015,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5573679302755015,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5573679302755015,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4748141933357929,catapult,CLB,407,FF,885,catapult_fpga_area
Throughput,0.4748141933357929,catapult,LUT,1866,FF,885,catapult_fpga_area
Throughput,0.4748141933357929,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.4748141933357929,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.4748141933357929,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.4679842607533424,catapult,CLB,505,FF,890,catapult_fpga_area
Throughput,0.4679842607533424,catapult,LUT,2550,FF,890,catapult_fpga_area
Throughput,0.4679842607533424,catapult,FF,890,FF,890,catapult_fpga_area
Throughput,0.4679842607533424,catapult,DSP,1,FF,890,catapult_fpga_area
Throughput,0.4679842607533424,catapult,BRAM,0,FF,890,catapult_fpga_area
Throughput,0.5002856631136379,catapult,CLB,557,FF,295,catapult_fpga_area
Throughput,0.5002856631136379,catapult,LUT,2701,FF,295,catapult_fpga_area
Throughput,0.5002856631136379,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5002856631136379,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5002856631136379,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.4647853086941346,catapult,CLB,727,FF,1503,catapult_fpga_area
Throughput,0.4647853086941346,catapult,LUT,3088,FF,1503,catapult_fpga_area
Throughput,0.4647853086941346,catapult,FF,1503,FF,1503,catapult_fpga_area
Throughput,0.4647853086941346,catapult,DSP,1,FF,1503,catapult_fpga_area
Throughput,0.4647853086941346,catapult,BRAM,0,FF,1503,catapult_fpga_area
Throughput,0.4827366145584674,catapult,CLB,863,FF,1509,catapult_fpga_area
Throughput,0.4827366145584674,catapult,LUT,4487,FF,1509,catapult_fpga_area
Throughput,0.4827366145584674,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.4827366145584674,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.4827366145584674,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.502071043052592,catapult,CLB,871,FF,305,catapult_fpga_area
Throughput,0.502071043052592,catapult,LUT,4441,FF,305,catapult_fpga_area
Throughput,0.502071043052592,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.502071043052592,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.502071043052592,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5883789277970799,catapult,CLB,207,FF,569,catapult_fpga_area
Throughput,0.5883789277970799,catapult,LUT,952,FF,569,catapult_fpga_area
Throughput,0.5883789277970799,catapult,FF,569,FF,569,catapult_fpga_area
Throughput,0.5883789277970799,catapult,DSP,1,FF,569,catapult_fpga_area
Throughput,0.5883789277970799,catapult,BRAM,0,FF,569,catapult_fpga_area
Throughput,0.5576548161300541,catapult,CLB,261,FF,571,catapult_fpga_area
Throughput,0.5576548161300541,catapult,LUT,1233,FF,571,catapult_fpga_area
Throughput,0.5576548161300541,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5576548161300541,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5576548161300541,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.5227629275351258,catapult,CLB,286,FF,281,catapult_fpga_area
Throughput,0.5227629275351258,catapult,LUT,1395,FF,281,catapult_fpga_area
Throughput,0.5227629275351258,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5227629275351258,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5227629275351258,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.520473339273669,catapult,CLB,408,FF,887,catapult_fpga_area
Throughput,0.520473339273669,catapult,LUT,1816,FF,887,catapult_fpga_area
Throughput,0.520473339273669,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.520473339273669,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.520473339273669,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.48827171344309683,catapult,CLB,500,FF,888,catapult_fpga_area
Throughput,0.48827171344309683,catapult,LUT,2562,FF,888,catapult_fpga_area
Throughput,0.48827171344309683,catapult,FF,888,FF,888,catapult_fpga_area
Throughput,0.48827171344309683,catapult,DSP,1,FF,888,catapult_fpga_area
Throughput,0.48827171344309683,catapult,BRAM,0,FF,888,catapult_fpga_area
Throughput,0.49193521410004387,catapult,CLB,474,FF,293,catapult_fpga_area
Throughput,0.49193521410004387,catapult,LUT,2505,FF,293,catapult_fpga_area
Throughput,0.49193521410004387,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.49193521410004387,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.49193521410004387,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.47370600100236193,catapult,CLB,730,FF,1510,catapult_fpga_area
Throughput,0.47370600100236193,catapult,LUT,3141,FF,1510,catapult_fpga_area
Throughput,0.47370600100236193,catapult,FF,1510,FF,1510,catapult_fpga_area
Throughput,0.47370600100236193,catapult,DSP,1,FF,1510,catapult_fpga_area
Throughput,0.47370600100236193,catapult,BRAM,0,FF,1510,catapult_fpga_area
Throughput,0.4950556318766321,catapult,CLB,881,FF,1506,catapult_fpga_area
Throughput,0.4950556318766321,catapult,LUT,4847,FF,1506,catapult_fpga_area
Throughput,0.4950556318766321,catapult,FF,1506,FF,1506,catapult_fpga_area
Throughput,0.4950556318766321,catapult,DSP,1,FF,1506,catapult_fpga_area
Throughput,0.4950556318766321,catapult,BRAM,0,FF,1506,catapult_fpga_area
Throughput,0.4853033169996414,catapult,CLB,876,FF,307,catapult_fpga_area
Throughput,0.4853033169996414,catapult,LUT,4296,FF,307,catapult_fpga_area
Throughput,0.4853033169996414,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.4853033169996414,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.4853033169996414,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.6347562028376141,catapult,CLB,98,FF,289,catapult_fpga_area
Throughput,0.6347562028376141,catapult,LUT,499,FF,289,catapult_fpga_area
Throughput,0.6347562028376141,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.6347562028376141,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.6347562028376141,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.6260290352266539,catapult,CLB,138,FF,291,catapult_fpga_area
Throughput,0.6260290352266539,catapult,LUT,589,FF,291,catapult_fpga_area
Throughput,0.6260290352266539,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.6260290352266539,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.6260290352266539,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.5641440214555254,catapult,CLB,211,FF,300,catapult_fpga_area
Throughput,0.5641440214555254,catapult,LUT,871,FF,300,catapult_fpga_area
Throughput,0.5641440214555254,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5641440214555254,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5641440214555254,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.5128502318339473,catapult,CLB,137,FF,323,catapult_fpga_area
Throughput,0.5128502318339473,catapult,LUT,712,FF,323,catapult_fpga_area
Throughput,0.5128502318339473,catapult,FF,323,FF,323,catapult_fpga_area
Throughput,0.5128502318339473,catapult,DSP,1,FF,323,catapult_fpga_area
Throughput,0.5128502318339473,catapult,BRAM,0,FF,323,catapult_fpga_area
Throughput,0.5158164807492132,catapult,CLB,189,FF,324,catapult_fpga_area
Throughput,0.5158164807492132,catapult,LUT,868,FF,324,catapult_fpga_area
Throughput,0.5158164807492132,catapult,FF,324,FF,324,catapult_fpga_area
Throughput,0.5158164807492132,catapult,DSP,1,FF,324,catapult_fpga_area
Throughput,0.5158164807492132,catapult,BRAM,0,FF,324,catapult_fpga_area
Throughput,0.5074998325250553,catapult,CLB,264,FF,332,catapult_fpga_area
Throughput,0.5074998325250553,catapult,LUT,1155,FF,332,catapult_fpga_area
Throughput,0.5074998325250553,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.5074998325250553,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.5074998325250553,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5563430901075522,catapult,CLB,189,FF,265,catapult_fpga_area
Throughput,0.5563430901075522,catapult,LUT,966,FF,265,catapult_fpga_area
Throughput,0.5563430901075522,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5563430901075522,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5563430901075522,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5454971934169398,catapult,CLB,235,FF,266,catapult_fpga_area
Throughput,0.5454971934169398,catapult,LUT,1085,FF,266,catapult_fpga_area
Throughput,0.5454971934169398,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5454971934169398,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5454971934169398,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.528265087647102,catapult,CLB,329,FF,276,catapult_fpga_area
Throughput,0.528265087647102,catapult,LUT,1533,FF,276,catapult_fpga_area
Throughput,0.528265087647102,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.528265087647102,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.528265087647102,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4893370999241038,catapult,CLB,258,FF,274,catapult_fpga_area
Throughput,0.4893370999241038,catapult,LUT,1378,FF,274,catapult_fpga_area
Throughput,0.4893370999241038,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4893370999241038,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4893370999241038,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.48961693839590725,catapult,CLB,321,FF,277,catapult_fpga_area
Throughput,0.48961693839590725,catapult,LUT,1599,FF,277,catapult_fpga_area
Throughput,0.48961693839590725,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.48961693839590725,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.48961693839590725,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5118005861140312,catapult,CLB,453,FF,283,catapult_fpga_area
Throughput,0.5118005861140312,catapult,LUT,2204,FF,283,catapult_fpga_area
Throughput,0.5118005861140312,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5118005861140312,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5118005861140312,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5333535296536562,catapult,CLB,140,FF,257,catapult_fpga_area
Throughput,0.5333535296536562,catapult,LUT,640,FF,257,catapult_fpga_area
Throughput,0.5333535296536562,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5333535296536562,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5333535296536562,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5190593399018563,catapult,CLB,161,FF,258,catapult_fpga_area
Throughput,0.5190593399018563,catapult,LUT,785,FF,258,catapult_fpga_area
Throughput,0.5190593399018563,catapult,FF,258,FF,258,catapult_fpga_area
Throughput,0.5190593399018563,catapult,DSP,1,FF,258,catapult_fpga_area
Throughput,0.5190593399018563,catapult,BRAM,0,FF,258,catapult_fpga_area
Throughput,0.48804604421599557,catapult,CLB,267,FF,266,catapult_fpga_area
Throughput,0.48804604421599557,catapult,LUT,1080,FF,266,catapult_fpga_area
Throughput,0.48804604421599557,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48804604421599557,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.48804604421599557,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5462248217668406,catapult,CLB,183,FF,265,catapult_fpga_area
Throughput,0.5462248217668406,catapult,LUT,997,FF,265,catapult_fpga_area
Throughput,0.5462248217668406,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5462248217668406,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5462248217668406,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5191320941996334,catapult,CLB,226,FF,266,catapult_fpga_area
Throughput,0.5191320941996334,catapult,LUT,1152,FF,266,catapult_fpga_area
Throughput,0.5191320941996334,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5191320941996334,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5191320941996334,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.47616938868897707,catapult,CLB,364,FF,276,catapult_fpga_area
Throughput,0.47616938868897707,catapult,LUT,1597,FF,276,catapult_fpga_area
Throughput,0.47616938868897707,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.47616938868897707,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.47616938868897707,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5131323393959919,catapult,CLB,284,FF,272,catapult_fpga_area
Throughput,0.5131323393959919,catapult,LUT,1456,FF,272,catapult_fpga_area
Throughput,0.5131323393959919,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5131323393959919,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5131323393959919,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.48516134040375125,catapult,CLB,340,FF,280,catapult_fpga_area
Throughput,0.48516134040375125,catapult,LUT,1637,FF,280,catapult_fpga_area
Throughput,0.48516134040375125,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48516134040375125,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48516134040375125,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.44964433133391485,catapult,CLB,493,FF,285,catapult_fpga_area
Throughput,0.44964433133391485,catapult,LUT,2242,FF,285,catapult_fpga_area
Throughput,0.44964433133391485,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.44964433133391485,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.44964433133391485,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5080353409704593,catapult,CLB,450,FF,285,catapult_fpga_area
Throughput,0.5080353409704593,catapult,LUT,2433,FF,285,catapult_fpga_area
Throughput,0.5080353409704593,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5080353409704593,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5080353409704593,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.49209353320204274,catapult,CLB,515,FF,282,catapult_fpga_area
Throughput,0.49209353320204274,catapult,LUT,2567,FF,282,catapult_fpga_area
Throughput,0.49209353320204274,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.49209353320204274,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.49209353320204274,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4978155852120893,catapult,CLB,711,FF,294,catapult_fpga_area
Throughput,0.4978155852120893,catapult,LUT,3764,FF,294,catapult_fpga_area
Throughput,0.4978155852120893,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.4978155852120893,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.4978155852120893,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.5706124326178044,catapult,CLB,170,FF,265,catapult_fpga_area
Throughput,0.5706124326178044,catapult,LUT,912,FF,265,catapult_fpga_area
Throughput,0.5706124326178044,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5706124326178044,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5706124326178044,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4805933982807252,catapult,CLB,220,FF,266,catapult_fpga_area
Throughput,0.4805933982807252,catapult,LUT,994,FF,266,catapult_fpga_area
Throughput,0.4805933982807252,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4805933982807252,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4805933982807252,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4755738154764084,catapult,CLB,347,FF,274,catapult_fpga_area
Throughput,0.4755738154764084,catapult,LUT,1429,FF,274,catapult_fpga_area
Throughput,0.4755738154764084,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4755738154764084,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4755738154764084,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5079819199075066,catapult,CLB,293,FF,275,catapult_fpga_area
Throughput,0.5079819199075066,catapult,LUT,1515,FF,275,catapult_fpga_area
Throughput,0.5079819199075066,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5079819199075066,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5079819199075066,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5137740247156133,catapult,CLB,325,FF,281,catapult_fpga_area
Throughput,0.5137740247156133,catapult,LUT,1674,FF,281,catapult_fpga_area
Throughput,0.5137740247156133,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5137740247156133,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5137740247156133,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5008499423521716,catapult,CLB,544,FF,284,catapult_fpga_area
Throughput,0.5008499423521716,catapult,LUT,2385,FF,284,catapult_fpga_area
Throughput,0.5008499423521716,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5008499423521716,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5008499423521716,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5117830367465338,catapult,CLB,382,FF,288,catapult_fpga_area
Throughput,0.5117830367465338,catapult,LUT,2172,FF,288,catapult_fpga_area
Throughput,0.5117830367465338,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.5117830367465338,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.5117830367465338,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5140568855349533,catapult,CLB,497,FF,283,catapult_fpga_area
Throughput,0.5140568855349533,catapult,LUT,2514,FF,283,catapult_fpga_area
Throughput,0.5140568855349533,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5140568855349533,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5140568855349533,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.49281281786426756,catapult,CLB,698,FF,294,catapult_fpga_area
Throughput,0.49281281786426756,catapult,LUT,3676,FF,294,catapult_fpga_area
Throughput,0.49281281786426756,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.49281281786426756,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.49281281786426756,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.4776541449632565,catapult,CLB,640,FF,284,catapult_fpga_area
Throughput,0.4776541449632565,catapult,LUT,3560,FF,284,catapult_fpga_area
Throughput,0.4776541449632565,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4776541449632565,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4776541449632565,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4655519490797901,catapult,CLB,891,FF,303,catapult_fpga_area
Throughput,0.4655519490797901,catapult,LUT,4838,FF,303,catapult_fpga_area
Throughput,0.4655519490797901,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.4655519490797901,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.4655519490797901,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.4790974570465175,catapult,CLB,1228,FF,306,catapult_fpga_area
Throughput,0.4790974570465175,catapult,LUT,6452,FF,306,catapult_fpga_area
Throughput,0.4790974570465175,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.4790974570465175,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.4790974570465175,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.4906195985848569,catapult,CLB,237,FF,271,catapult_fpga_area
Throughput,0.4906195985848569,catapult,LUT,1227,FF,271,catapult_fpga_area
Throughput,0.4906195985848569,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4906195985848569,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4906195985848569,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5391315130456348,catapult,CLB,282,FF,275,catapult_fpga_area
Throughput,0.5391315130456348,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.5391315130456348,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5391315130456348,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5391315130456348,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5095434948874953,catapult,CLB,447,FF,280,catapult_fpga_area
Throughput,0.5095434948874953,catapult,LUT,2078,FF,280,catapult_fpga_area
Throughput,0.5095434948874953,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5095434948874953,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5095434948874953,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.47893981881706654,catapult,CLB,450,FF,278,catapult_fpga_area
Throughput,0.47893981881706654,catapult,LUT,2389,FF,278,catapult_fpga_area
Throughput,0.47893981881706654,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.47893981881706654,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.47893981881706654,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4797449292160344,catapult,CLB,518,FF,281,catapult_fpga_area
Throughput,0.4797449292160344,catapult,LUT,2539,FF,281,catapult_fpga_area
Throughput,0.4797449292160344,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4797449292160344,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4797449292160344,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.46974269843693117,catapult,CLB,754,FF,293,catapult_fpga_area
Throughput,0.46974269843693117,catapult,LUT,3805,FF,293,catapult_fpga_area
Throughput,0.46974269843693117,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.46974269843693117,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.46974269843693117,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.48593249717308773,catapult,CLB,581,FF,305,catapult_fpga_area
Throughput,0.48593249717308773,catapult,LUT,3389,FF,305,catapult_fpga_area
Throughput,0.48593249717308773,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.48593249717308773,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.48593249717308773,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.505379001401416,catapult,CLB,800,FF,302,catapult_fpga_area
Throughput,0.505379001401416,catapult,LUT,4293,FF,302,catapult_fpga_area
Throughput,0.505379001401416,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.505379001401416,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.505379001401416,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.509226159558888,catapult,CLB,1168,FF,339,catapult_fpga_area
Throughput,0.509226159558888,catapult,LUT,6471,FF,339,catapult_fpga_area
Throughput,0.509226159558888,catapult,FF,339,FF,339,catapult_fpga_area
Throughput,0.509226159558888,catapult,DSP,1,FF,339,catapult_fpga_area
Throughput,0.509226159558888,catapult,BRAM,0,FF,339,catapult_fpga_area
Throughput,0.6532472266388993,catapult,CLB,90,FF,290,catapult_fpga_area
Throughput,0.6532472266388993,catapult,LUT,396,FF,290,catapult_fpga_area
Throughput,0.6532472266388993,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.6532472266388993,catapult,DSP,3,FF,290,catapult_fpga_area
Throughput,0.6532472266388993,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.5997558993489649,catapult,CLB,143,FF,293,catapult_fpga_area
Throughput,0.5997558993489649,catapult,LUT,584,FF,293,catapult_fpga_area
Throughput,0.5997558993489649,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5997558993489649,catapult,DSP,3,FF,293,catapult_fpga_area
Throughput,0.5997558993489649,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.5590311766096883,catapult,CLB,239,FF,304,catapult_fpga_area
Throughput,0.5590311766096883,catapult,LUT,943,FF,304,catapult_fpga_area
Throughput,0.5590311766096883,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.5590311766096883,catapult,DSP,3,FF,304,catapult_fpga_area
Throughput,0.5590311766096883,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.6089840988161958,catapult,CLB,102,FF,255,catapult_fpga_area
Throughput,0.6089840988161958,catapult,LUT,514,FF,255,catapult_fpga_area
Throughput,0.6089840988161958,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6089840988161958,catapult,DSP,3,FF,255,catapult_fpga_area
Throughput,0.6089840988161958,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.5458130950386135,catapult,CLB,181,FF,262,catapult_fpga_area
Throughput,0.5458130950386135,catapult,LUT,829,FF,262,catapult_fpga_area
Throughput,0.5458130950386135,catapult,FF,262,FF,262,catapult_fpga_area
Throughput,0.5458130950386135,catapult,DSP,3,FF,262,catapult_fpga_area
Throughput,0.5458130950386135,catapult,BRAM,0,FF,262,catapult_fpga_area
Throughput,0.5902400270093836,catapult,CLB,267,FF,264,catapult_fpga_area
Throughput,0.5902400270093836,catapult,LUT,1142,FF,264,catapult_fpga_area
Throughput,0.5902400270093836,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5902400270093836,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5902400270093836,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5603841994071136,catapult,CLB,156,FF,263,catapult_fpga_area
Throughput,0.5603841994071136,catapult,LUT,798,FF,263,catapult_fpga_area
Throughput,0.5603841994071136,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5603841994071136,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5603841994071136,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4842282031937756,catapult,CLB,226,FF,266,catapult_fpga_area
Throughput,0.4842282031937756,catapult,LUT,1129,FF,266,catapult_fpga_area
Throughput,0.4842282031937756,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4842282031937756,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.4842282031937756,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5661190219954224,catapult,CLB,381,FF,272,catapult_fpga_area
Throughput,0.5661190219954224,catapult,LUT,1660,FF,272,catapult_fpga_area
Throughput,0.5661190219954224,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5661190219954224,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5661190219954224,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.526040587187545,catapult,CLB,217,FF,264,catapult_fpga_area
Throughput,0.526040587187545,catapult,LUT,1108,FF,264,catapult_fpga_area
Throughput,0.526040587187545,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.526040587187545,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.526040587187545,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5119971164322402,catapult,CLB,330,FF,267,catapult_fpga_area
Throughput,0.5119971164322402,catapult,LUT,1546,FF,267,catapult_fpga_area
Throughput,0.5119971164322402,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5119971164322402,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5119971164322402,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5252721566361571,catapult,CLB,506,FF,274,catapult_fpga_area
Throughput,0.5252721566361571,catapult,LUT,2445,FF,274,catapult_fpga_area
Throughput,0.5252721566361571,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5252721566361571,catapult,DSP,3,FF,274,catapult_fpga_area
Throughput,0.5252721566361571,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5453912800660579,catapult,CLB,125,FF,255,catapult_fpga_area
Throughput,0.5453912800660579,catapult,LUT,615,FF,255,catapult_fpga_area
Throughput,0.5453912800660579,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.5453912800660579,catapult,DSP,3,FF,255,catapult_fpga_area
Throughput,0.5453912800660579,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.5135769194423787,catapult,CLB,173,FF,258,catapult_fpga_area
Throughput,0.5135769194423787,catapult,LUT,835,FF,258,catapult_fpga_area
Throughput,0.5135769194423787,catapult,FF,258,FF,258,catapult_fpga_area
Throughput,0.5135769194423787,catapult,DSP,3,FF,258,catapult_fpga_area
Throughput,0.5135769194423787,catapult,BRAM,0,FF,258,catapult_fpga_area
Throughput,0.47427935623217304,catapult,CLB,291,FF,264,catapult_fpga_area
Throughput,0.47427935623217304,catapult,LUT,1212,FF,264,catapult_fpga_area
Throughput,0.47427935623217304,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.47427935623217304,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.47427935623217304,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5413619475604335,catapult,CLB,166,FF,263,catapult_fpga_area
Throughput,0.5413619475604335,catapult,LUT,847,FF,263,catapult_fpga_area
Throughput,0.5413619475604335,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5413619475604335,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5413619475604335,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.513894156303991,catapult,CLB,251,FF,266,catapult_fpga_area
Throughput,0.513894156303991,catapult,LUT,1132,FF,266,catapult_fpga_area
Throughput,0.513894156303991,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.513894156303991,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.513894156303991,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5223555099365077,catapult,CLB,357,FF,274,catapult_fpga_area
Throughput,0.5223555099365077,catapult,LUT,1658,FF,274,catapult_fpga_area
Throughput,0.5223555099365077,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5223555099365077,catapult,DSP,3,FF,274,catapult_fpga_area
Throughput,0.5223555099365077,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5027333612853082,catapult,CLB,258,FF,264,catapult_fpga_area
Throughput,0.5027333612853082,catapult,LUT,1282,FF,264,catapult_fpga_area
Throughput,0.5027333612853082,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5027333612853082,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5027333612853082,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5056199659212143,catapult,CLB,366,FF,269,catapult_fpga_area
Throughput,0.5056199659212143,catapult,LUT,1789,FF,269,catapult_fpga_area
Throughput,0.5056199659212143,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5056199659212143,catapult,DSP,3,FF,269,catapult_fpga_area
Throughput,0.5056199659212143,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4960866206926659,catapult,CLB,479,FF,274,catapult_fpga_area
Throughput,0.4960866206926659,catapult,LUT,2556,FF,274,catapult_fpga_area
Throughput,0.4960866206926659,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4960866206926659,catapult,DSP,3,FF,274,catapult_fpga_area
Throughput,0.4960866206926659,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5193299812314145,catapult,CLB,359,FF,267,catapult_fpga_area
Throughput,0.5193299812314145,catapult,LUT,2023,FF,267,catapult_fpga_area
Throughput,0.5193299812314145,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5193299812314145,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5193299812314145,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.48885388695058324,catapult,CLB,582,FF,270,catapult_fpga_area
Throughput,0.48885388695058324,catapult,LUT,2910,FF,270,catapult_fpga_area
Throughput,0.48885388695058324,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.48885388695058324,catapult,DSP,3,FF,270,catapult_fpga_area
Throughput,0.48885388695058324,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5168420742526334,catapult,CLB,784,FF,280,catapult_fpga_area
Throughput,0.5168420742526334,catapult,LUT,4019,FF,280,catapult_fpga_area
Throughput,0.5168420742526334,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5168420742526334,catapult,DSP,3,FF,280,catapult_fpga_area
Throughput,0.5168420742526334,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5374419697033213,catapult,CLB,163,FF,263,catapult_fpga_area
Throughput,0.5374419697033213,catapult,LUT,789,FF,263,catapult_fpga_area
Throughput,0.5374419697033213,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5374419697033213,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5374419697033213,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5339829413809546,catapult,CLB,198,FF,266,catapult_fpga_area
Throughput,0.5339829413809546,catapult,LUT,1038,FF,266,catapult_fpga_area
Throughput,0.5339829413809546,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5339829413809546,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5339829413809546,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5209573320316346,catapult,CLB,329,FF,272,catapult_fpga_area
Throughput,0.5209573320316346,catapult,LUT,1675,FF,272,catapult_fpga_area
Throughput,0.5209573320316346,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5209573320316346,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5209573320316346,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.49310369822842637,catapult,CLB,234,FF,264,catapult_fpga_area
Throughput,0.49310369822842637,catapult,LUT,1241,FF,264,catapult_fpga_area
Throughput,0.49310369822842637,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.49310369822842637,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.49310369822842637,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5023469650205762,catapult,CLB,366,FF,268,catapult_fpga_area
Throughput,0.5023469650205762,catapult,LUT,1743,FF,268,catapult_fpga_area
Throughput,0.5023469650205762,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5023469650205762,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.5023469650205762,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.45260214551521066,catapult,CLB,520,FF,274,catapult_fpga_area
Throughput,0.45260214551521066,catapult,LUT,2486,FF,274,catapult_fpga_area
Throughput,0.45260214551521066,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.45260214551521066,catapult,DSP,3,FF,274,catapult_fpga_area
Throughput,0.45260214551521066,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5005175351313258,catapult,CLB,370,FF,266,catapult_fpga_area
Throughput,0.5005175351313258,catapult,LUT,2031,FF,266,catapult_fpga_area
Throughput,0.5005175351313258,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5005175351313258,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5005175351313258,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.49711548738445177,catapult,CLB,547,FF,271,catapult_fpga_area
Throughput,0.49711548738445177,catapult,LUT,2909,FF,271,catapult_fpga_area
Throughput,0.49711548738445177,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49711548738445177,catapult,DSP,3,FF,271,catapult_fpga_area
Throughput,0.49711548738445177,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5320544163974915,catapult,CLB,822,FF,276,catapult_fpga_area
Throughput,0.5320544163974915,catapult,LUT,4115,FF,276,catapult_fpga_area
Throughput,0.5320544163974915,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5320544163974915,catapult,DSP,3,FF,276,catapult_fpga_area
Throughput,0.5320544163974915,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4828911659890094,catapult,CLB,600,FF,274,catapult_fpga_area
Throughput,0.4828911659890094,catapult,LUT,3361,FF,274,catapult_fpga_area
Throughput,0.4828911659890094,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4828911659890094,catapult,DSP,3,FF,274,catapult_fpga_area
Throughput,0.4828911659890094,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4886878535656621,catapult,CLB,816,FF,281,catapult_fpga_area
Throughput,0.4886878535656621,catapult,LUT,4406,FF,281,catapult_fpga_area
Throughput,0.4886878535656621,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4886878535656621,catapult,DSP,3,FF,281,catapult_fpga_area
Throughput,0.4886878535656621,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5173958844261769,catapult,CLB,218,FF,264,catapult_fpga_area
Throughput,0.5173958844261769,catapult,LUT,1144,FF,264,catapult_fpga_area
Throughput,0.5173958844261769,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5173958844261769,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5173958844261769,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.49563961052639405,catapult,CLB,332,FF,267,catapult_fpga_area
Throughput,0.49563961052639405,catapult,LUT,1619,FF,267,catapult_fpga_area
Throughput,0.49563961052639405,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.49563961052639405,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.49563961052639405,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5149256344398742,catapult,CLB,503,FF,275,catapult_fpga_area
Throughput,0.5149256344398742,catapult,LUT,2598,FF,275,catapult_fpga_area
Throughput,0.5149256344398742,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5149256344398742,catapult,DSP,3,FF,275,catapult_fpga_area
Throughput,0.5149256344398742,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5052883478485832,catapult,CLB,338,FF,265,catapult_fpga_area
Throughput,0.5052883478485832,catapult,LUT,1706,FF,265,catapult_fpga_area
Throughput,0.5052883478485832,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5052883478485832,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.5052883478485832,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4915309222103162,catapult,CLB,509,FF,276,catapult_fpga_area
Throughput,0.4915309222103162,catapult,LUT,2562,FF,276,catapult_fpga_area
Throughput,0.4915309222103162,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4915309222103162,catapult,DSP,3,FF,276,catapult_fpga_area
Throughput,0.4915309222103162,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4998445483454646,catapult,CLB,761,FF,288,catapult_fpga_area
Throughput,0.4998445483454646,catapult,LUT,3819,FF,288,catapult_fpga_area
Throughput,0.4998445483454646,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4998445483454646,catapult,DSP,3,FF,288,catapult_fpga_area
Throughput,0.4998445483454646,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.47101447568788135,catapult,CLB,629,FF,281,catapult_fpga_area
Throughput,0.47101447568788135,catapult,LUT,3522,FF,281,catapult_fpga_area
Throughput,0.47101447568788135,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.47101447568788135,catapult,DSP,3,FF,281,catapult_fpga_area
Throughput,0.47101447568788135,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4928570231632943,catapult,CLB,1035,FF,281,catapult_fpga_area
Throughput,0.4928570231632943,catapult,LUT,5868,FF,281,catapult_fpga_area
Throughput,0.4928570231632943,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4928570231632943,catapult,DSP,3,FF,281,catapult_fpga_area
Throughput,0.4928570231632943,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.6226987389727837,catapult,CLB,90,FF,290,catapult_fpga_area
Throughput,0.6226987389727837,catapult,LUT,395,FF,290,catapult_fpga_area
Throughput,0.6226987389727837,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.6226987389727837,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.6226987389727837,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.6350839422200629,catapult,CLB,108,FF,292,catapult_fpga_area
Throughput,0.6350839422200629,catapult,LUT,482,FF,292,catapult_fpga_area
Throughput,0.6350839422200629,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.6350839422200629,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.6350839422200629,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.6359397536115019,catapult,CLB,164,FF,301,catapult_fpga_area
Throughput,0.6359397536115019,catapult,LUT,604,FF,301,catapult_fpga_area
Throughput,0.6359397536115019,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.6359397536115019,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.6359397536115019,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.5516100117217128,catapult,CLB,111,FF,255,catapult_fpga_area
Throughput,0.5516100117217128,catapult,LUT,572,FF,255,catapult_fpga_area
Throughput,0.5516100117217128,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.5516100117217128,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.5516100117217128,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.556014885630518,catapult,CLB,161,FF,257,catapult_fpga_area
Throughput,0.556014885630518,catapult,LUT,644,FF,257,catapult_fpga_area
Throughput,0.556014885630518,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.556014885630518,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.556014885630518,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5424517299328119,catapult,CLB,215,FF,264,catapult_fpga_area
Throughput,0.5424517299328119,catapult,LUT,860,FF,264,catapult_fpga_area
Throughput,0.5424517299328119,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5424517299328119,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5424517299328119,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5452051388855571,catapult,CLB,150,FF,263,catapult_fpga_area
Throughput,0.5452051388855571,catapult,LUT,705,FF,263,catapult_fpga_area
Throughput,0.5452051388855571,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5452051388855571,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5452051388855571,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5276635532758145,catapult,CLB,212,FF,265,catapult_fpga_area
Throughput,0.5276635532758145,catapult,LUT,916,FF,265,catapult_fpga_area
Throughput,0.5276635532758145,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5276635532758145,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5276635532758145,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5413141809158603,catapult,CLB,265,FF,272,catapult_fpga_area
Throughput,0.5413141809158603,catapult,LUT,1154,FF,272,catapult_fpga_area
Throughput,0.5413141809158603,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5413141809158603,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5413141809158603,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5378373988462313,catapult,CLB,188,FF,264,catapult_fpga_area
Throughput,0.5378373988462313,catapult,LUT,893,FF,264,catapult_fpga_area
Throughput,0.5378373988462313,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5378373988462313,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5378373988462313,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4872494137171429,catapult,CLB,249,FF,266,catapult_fpga_area
Throughput,0.4872494137171429,catapult,LUT,1240,FF,266,catapult_fpga_area
Throughput,0.4872494137171429,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4872494137171429,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4872494137171429,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5087233333587695,catapult,CLB,383,FF,273,catapult_fpga_area
Throughput,0.5087233333587695,catapult,LUT,1635,FF,273,catapult_fpga_area
Throughput,0.5087233333587695,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5087233333587695,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5087233333587695,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4982762134396057,catapult,CLB,122,FF,328,catapult_fpga_area
Throughput,0.4982762134396057,catapult,LUT,579,FF,328,catapult_fpga_area
Throughput,0.4982762134396057,catapult,FF,328,FF,328,catapult_fpga_area
Throughput,0.4982762134396057,catapult,DSP,1,FF,328,catapult_fpga_area
Throughput,0.4982762134396057,catapult,BRAM,0,FF,328,catapult_fpga_area
Throughput,0.4866843170845662,catapult,CLB,159,FF,330,catapult_fpga_area
Throughput,0.4866843170845662,catapult,LUT,678,FF,330,catapult_fpga_area
Throughput,0.4866843170845662,catapult,FF,330,FF,330,catapult_fpga_area
Throughput,0.4866843170845662,catapult,DSP,1,FF,330,catapult_fpga_area
Throughput,0.4866843170845662,catapult,BRAM,0,FF,330,catapult_fpga_area
Throughput,0.4892071126800527,catapult,CLB,232,FF,339,catapult_fpga_area
Throughput,0.4892071126800527,catapult,LUT,911,FF,339,catapult_fpga_area
Throughput,0.4892071126800527,catapult,FF,339,FF,339,catapult_fpga_area
Throughput,0.4892071126800527,catapult,DSP,1,FF,339,catapult_fpga_area
Throughput,0.4892071126800527,catapult,BRAM,0,FF,339,catapult_fpga_area
Throughput,0.5303945233583096,catapult,CLB,150,FF,263,catapult_fpga_area
Throughput,0.5303945233583096,catapult,LUT,683,FF,263,catapult_fpga_area
Throughput,0.5303945233583096,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5303945233583096,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5303945233583096,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5407255563660431,catapult,CLB,174,FF,265,catapult_fpga_area
Throughput,0.5407255563660431,catapult,LUT,872,FF,265,catapult_fpga_area
Throughput,0.5407255563660431,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5407255563660431,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5407255563660431,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5250548288505027,catapult,CLB,208,FF,264,catapult_fpga_area
Throughput,0.5250548288505027,catapult,LUT,1011,FF,264,catapult_fpga_area
Throughput,0.5250548288505027,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5250548288505027,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5250548288505027,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5062201804674943,catapult,CLB,250,FF,266,catapult_fpga_area
Throughput,0.5062201804674943,catapult,LUT,1218,FF,266,catapult_fpga_area
Throughput,0.5062201804674943,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5062201804674943,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5062201804674943,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.551433893553407,catapult,CLB,427,FF,275,catapult_fpga_area
Throughput,0.551433893553407,catapult,LUT,1761,FF,275,catapult_fpga_area
Throughput,0.551433893553407,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.551433893553407,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.551433893553407,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.49324695592641155,catapult,CLB,288,FF,266,catapult_fpga_area
Throughput,0.49324695592641155,catapult,LUT,1553,FF,266,catapult_fpga_area
Throughput,0.49324695592641155,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49324695592641155,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49324695592641155,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.49828068250501645,catapult,CLB,430,FF,273,catapult_fpga_area
Throughput,0.49828068250501645,catapult,LUT,2213,FF,273,catapult_fpga_area
Throughput,0.49828068250501645,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.49828068250501645,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.49828068250501645,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.47787624152247554,catapult,CLB,612,FF,282,catapult_fpga_area
Throughput,0.47787624152247554,catapult,LUT,2798,FF,282,catapult_fpga_area
Throughput,0.47787624152247554,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.47787624152247554,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.47787624152247554,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5293951977502821,catapult,CLB,141,FF,263,catapult_fpga_area
Throughput,0.5293951977502821,catapult,LUT,710,FF,263,catapult_fpga_area
Throughput,0.5293951977502821,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5293951977502821,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5293951977502821,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5283415622531654,catapult,CLB,182,FF,265,catapult_fpga_area
Throughput,0.5283415622531654,catapult,LUT,915,FF,265,catapult_fpga_area
Throughput,0.5283415622531654,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5283415622531654,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5283415622531654,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5218493087062208,catapult,CLB,287,FF,272,catapult_fpga_area
Throughput,0.5218493087062208,catapult,LUT,1205,FF,272,catapult_fpga_area
Throughput,0.5218493087062208,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5218493087062208,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5218493087062208,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5106276941993715,catapult,CLB,170,FF,264,catapult_fpga_area
Throughput,0.5106276941993715,catapult,LUT,826,FF,264,catapult_fpga_area
Throughput,0.5106276941993715,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5106276941993715,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5106276941993715,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4967719757018892,catapult,CLB,240,FF,266,catapult_fpga_area
Throughput,0.4967719757018892,catapult,LUT,1159,FF,266,catapult_fpga_area
Throughput,0.4967719757018892,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4967719757018892,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4967719757018892,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5313233724369625,catapult,CLB,406,FF,276,catapult_fpga_area
Throughput,0.5313233724369625,catapult,LUT,1774,FF,276,catapult_fpga_area
Throughput,0.5313233724369625,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5313233724369625,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5313233724369625,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5246658534345938,catapult,CLB,283,FF,265,catapult_fpga_area
Throughput,0.5246658534345938,catapult,LUT,1464,FF,265,catapult_fpga_area
Throughput,0.5246658534345938,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5246658534345938,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5246658534345938,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.49203009649694257,catapult,CLB,401,FF,270,catapult_fpga_area
Throughput,0.49203009649694257,catapult,LUT,2044,FF,270,catapult_fpga_area
Throughput,0.49203009649694257,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49203009649694257,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49203009649694257,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5302991735817679,catapult,CLB,553,FF,278,catapult_fpga_area
Throughput,0.5302991735817679,catapult,LUT,2662,FF,278,catapult_fpga_area
Throughput,0.5302991735817679,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5302991735817679,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5302991735817679,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4652621333385443,catapult,CLB,429,FF,272,catapult_fpga_area
Throughput,0.4652621333385443,catapult,LUT,2367,FF,272,catapult_fpga_area
Throughput,0.4652621333385443,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4652621333385443,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4652621333385443,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5479755317965542,catapult,CLB,207,FF,264,catapult_fpga_area
Throughput,0.5479755317965542,catapult,LUT,1079,FF,264,catapult_fpga_area
Throughput,0.5479755317965542,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5479755317965542,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5479755317965542,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.49508161172828535,catapult,CLB,267,FF,266,catapult_fpga_area
Throughput,0.49508161172828535,catapult,LUT,1340,FF,266,catapult_fpga_area
Throughput,0.49508161172828535,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49508161172828535,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49508161172828535,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5422381857144096,catapult,CLB,429,FF,277,catapult_fpga_area
Throughput,0.5422381857144096,catapult,LUT,1878,FF,277,catapult_fpga_area
Throughput,0.5422381857144096,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5422381857144096,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5422381857144096,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5033062185496527,catapult,CLB,283,FF,265,catapult_fpga_area
Throughput,0.5033062185496527,catapult,LUT,1501,FF,265,catapult_fpga_area
Throughput,0.5033062185496527,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5033062185496527,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5033062185496527,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4996941871574596,catapult,CLB,386,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,LUT,2007,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.45257326369135953,catapult,CLB,532,FF,285,catapult_fpga_area
Throughput,0.45257326369135953,catapult,LUT,2502,FF,285,catapult_fpga_area
Throughput,0.45257326369135953,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.45257326369135953,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.45257326369135953,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5065222335401801,catapult,CLB,470,FF,279,catapult_fpga_area
Throughput,0.5065222335401801,catapult,LUT,2680,FF,279,catapult_fpga_area
Throughput,0.5065222335401801,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5065222335401801,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5065222335401801,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5858814293163349,catapult,CLB,103,FF,330,catapult_fpga_area
Throughput,0.5858814293163349,catapult,LUT,429,FF,330,catapult_fpga_area
Throughput,0.5858814293163349,catapult,FF,330,FF,330,catapult_fpga_area
Throughput,0.5858814293163349,catapult,DSP,1,FF,330,catapult_fpga_area
Throughput,0.5858814293163349,catapult,BRAM,0,FF,330,catapult_fpga_area
Throughput,0.5826005189805423,catapult,CLB,134,FF,332,catapult_fpga_area
Throughput,0.5826005189805423,catapult,LUT,548,FF,332,catapult_fpga_area
Throughput,0.5826005189805423,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.5826005189805423,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.5826005189805423,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5664323147369829,catapult,CLB,240,FF,305,catapult_fpga_area
Throughput,0.5664323147369829,catapult,LUT,753,FF,305,catapult_fpga_area
Throughput,0.5664323147369829,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5664323147369829,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5664323147369829,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5091167537086609,catapult,CLB,120,FF,407,catapult_fpga_area
Throughput,0.5091167537086609,catapult,LUT,638,FF,407,catapult_fpga_area
Throughput,0.5091167537086609,catapult,FF,407,FF,407,catapult_fpga_area
Throughput,0.5091167537086609,catapult,DSP,1,FF,407,catapult_fpga_area
Throughput,0.5091167537086609,catapult,BRAM,0,FF,407,catapult_fpga_area
Throughput,0.4463693876303008,catapult,CLB,202,FF,409,catapult_fpga_area
Throughput,0.4463693876303008,catapult,LUT,856,FF,409,catapult_fpga_area
Throughput,0.4463693876303008,catapult,FF,409,FF,409,catapult_fpga_area
Throughput,0.4463693876303008,catapult,DSP,1,FF,409,catapult_fpga_area
Throughput,0.4463693876303008,catapult,BRAM,0,FF,409,catapult_fpga_area
Throughput,0.4627328818911337,catapult,CLB,280,FF,340,catapult_fpga_area
Throughput,0.4627328818911337,catapult,LUT,1073,FF,340,catapult_fpga_area
Throughput,0.4627328818911337,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.4627328818911337,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.4627328818911337,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5433896647285769,catapult,CLB,235,FF,415,catapult_fpga_area
Throughput,0.5433896647285769,catapult,LUT,1045,FF,415,catapult_fpga_area
Throughput,0.5433896647285769,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5433896647285769,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5433896647285769,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.5022006432185838,catapult,CLB,258,FF,417,catapult_fpga_area
Throughput,0.5022006432185838,catapult,LUT,1225,FF,417,catapult_fpga_area
Throughput,0.5022006432185838,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5022006432185838,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5022006432185838,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5448468925747176,catapult,CLB,331,FF,276,catapult_fpga_area
Throughput,0.5448468925747176,catapult,LUT,1347,FF,276,catapult_fpga_area
Throughput,0.5448468925747176,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5448468925747176,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5448468925747176,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5063903935716778,catapult,CLB,259,FF,571,catapult_fpga_area
Throughput,0.5063903935716778,catapult,LUT,1320,FF,571,catapult_fpga_area
Throughput,0.5063903935716778,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5063903935716778,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5063903935716778,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.5544239147429081,catapult,CLB,329,FF,576,catapult_fpga_area
Throughput,0.5544239147429081,catapult,LUT,1606,FF,576,catapult_fpga_area
Throughput,0.5544239147429081,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5544239147429081,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5544239147429081,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.47925933345570426,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.47925933345570426,catapult,LUT,1870,FF,282,catapult_fpga_area
Throughput,0.47925933345570426,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.47925933345570426,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.47925933345570426,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4811960609290452,catapult,CLB,143,FF,408,catapult_fpga_area
Throughput,0.4811960609290452,catapult,LUT,678,FF,408,catapult_fpga_area
Throughput,0.4811960609290452,catapult,FF,408,FF,408,catapult_fpga_area
Throughput,0.4811960609290452,catapult,DSP,1,FF,408,catapult_fpga_area
Throughput,0.4811960609290452,catapult,BRAM,0,FF,408,catapult_fpga_area
Throughput,0.5132102894557354,catapult,CLB,185,FF,410,catapult_fpga_area
Throughput,0.5132102894557354,catapult,LUT,863,FF,410,catapult_fpga_area
Throughput,0.5132102894557354,catapult,FF,410,FF,410,catapult_fpga_area
Throughput,0.5132102894557354,catapult,DSP,1,FF,410,catapult_fpga_area
Throughput,0.5132102894557354,catapult,BRAM,0,FF,410,catapult_fpga_area
Throughput,0.5197129729193161,catapult,CLB,296,FF,341,catapult_fpga_area
Throughput,0.5197129729193161,catapult,LUT,1098,FF,341,catapult_fpga_area
Throughput,0.5197129729193161,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.5197129729193161,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.5197129729193161,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5562452997272173,catapult,CLB,199,FF,416,catapult_fpga_area
Throughput,0.5562452997272173,catapult,LUT,1035,FF,416,catapult_fpga_area
Throughput,0.5562452997272173,catapult,FF,416,FF,416,catapult_fpga_area
Throughput,0.5562452997272173,catapult,DSP,1,FF,416,catapult_fpga_area
Throughput,0.5562452997272173,catapult,BRAM,0,FF,416,catapult_fpga_area
Throughput,0.5153279134578915,catapult,CLB,265,FF,419,catapult_fpga_area
Throughput,0.5153279134578915,catapult,LUT,1261,FF,419,catapult_fpga_area
Throughput,0.5153279134578915,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5153279134578915,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5153279134578915,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5247724062074278,catapult,CLB,344,FF,274,catapult_fpga_area
Throughput,0.5247724062074278,catapult,LUT,1503,FF,274,catapult_fpga_area
Throughput,0.5247724062074278,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5247724062074278,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5247724062074278,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5175519997432942,catapult,CLB,314,FF,576,catapult_fpga_area
Throughput,0.5175519997432942,catapult,LUT,1579,FF,576,catapult_fpga_area
Throughput,0.5175519997432942,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5175519997432942,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5175519997432942,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5121471050372741,catapult,CLB,387,FF,579,catapult_fpga_area
Throughput,0.5121471050372741,catapult,LUT,1929,FF,579,catapult_fpga_area
Throughput,0.5121471050372741,catapult,FF,579,FF,579,catapult_fpga_area
Throughput,0.5121471050372741,catapult,DSP,1,FF,579,catapult_fpga_area
Throughput,0.5121471050372741,catapult,BRAM,0,FF,579,catapult_fpga_area
Throughput,0.5006686429726901,catapult,CLB,449,FF,287,catapult_fpga_area
Throughput,0.5006686429726901,catapult,LUT,2246,FF,287,catapult_fpga_area
Throughput,0.5006686429726901,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5006686429726901,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5006686429726901,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5004514071692666,catapult,CLB,517,FF,887,catapult_fpga_area
Throughput,0.5004514071692666,catapult,LUT,2448,FF,887,catapult_fpga_area
Throughput,0.5004514071692666,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5004514071692666,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5004514071692666,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.49482169100364687,catapult,CLB,647,FF,893,catapult_fpga_area
Throughput,0.49482169100364687,catapult,LUT,3503,FF,893,catapult_fpga_area
Throughput,0.49482169100364687,catapult,FF,893,FF,893,catapult_fpga_area
Throughput,0.49482169100364687,catapult,DSP,1,FF,893,catapult_fpga_area
Throughput,0.49482169100364687,catapult,BRAM,0,FF,893,catapult_fpga_area
Throughput,0.4955688709404857,catapult,CLB,709,FF,291,catapult_fpga_area
Throughput,0.4955688709404857,catapult,LUT,3441,FF,291,catapult_fpga_area
Throughput,0.4955688709404857,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.4955688709404857,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.4955688709404857,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.5578402211724909,catapult,CLB,206,FF,415,catapult_fpga_area
Throughput,0.5578402211724909,catapult,LUT,1022,FF,415,catapult_fpga_area
Throughput,0.5578402211724909,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5578402211724909,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5578402211724909,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.48337737706867395,catapult,CLB,265,FF,421,catapult_fpga_area
Throughput,0.48337737706867395,catapult,LUT,1281,FF,421,catapult_fpga_area
Throughput,0.48337737706867395,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.48337737706867395,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.48337737706867395,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5291906875139574,catapult,CLB,336,FF,277,catapult_fpga_area
Throughput,0.5291906875139574,catapult,LUT,1588,FF,277,catapult_fpga_area
Throughput,0.5291906875139574,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5291906875139574,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5291906875139574,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4896593733535204,catapult,CLB,349,FF,576,catapult_fpga_area
Throughput,0.4896593733535204,catapult,LUT,1580,FF,576,catapult_fpga_area
Throughput,0.4896593733535204,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.4896593733535204,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.4896593733535204,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5243854988531689,catapult,CLB,427,FF,581,catapult_fpga_area
Throughput,0.5243854988531689,catapult,LUT,2044,FF,581,catapult_fpga_area
Throughput,0.5243854988531689,catapult,FF,581,FF,581,catapult_fpga_area
Throughput,0.5243854988531689,catapult,DSP,1,FF,581,catapult_fpga_area
Throughput,0.5243854988531689,catapult,BRAM,0,FF,581,catapult_fpga_area
Throughput,0.5356435998892289,catapult,CLB,496,FF,283,catapult_fpga_area
Throughput,0.5356435998892289,catapult,LUT,2198,FF,283,catapult_fpga_area
Throughput,0.5356435998892289,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5356435998892289,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5356435998892289,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5229439022387752,catapult,CLB,536,FF,895,catapult_fpga_area
Throughput,0.5229439022387752,catapult,LUT,2625,FF,895,catapult_fpga_area
Throughput,0.5229439022387752,catapult,FF,895,FF,895,catapult_fpga_area
Throughput,0.5229439022387752,catapult,DSP,1,FF,895,catapult_fpga_area
Throughput,0.5229439022387752,catapult,BRAM,0,FF,895,catapult_fpga_area
Throughput,0.4795661652642554,catapult,CLB,678,FF,903,catapult_fpga_area
Throughput,0.4795661652642554,catapult,LUT,3607,FF,903,catapult_fpga_area
Throughput,0.4795661652642554,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.4795661652642554,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.4795661652642554,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.5151773833007312,catapult,CLB,738,FF,301,catapult_fpga_area
Throughput,0.5151773833007312,catapult,LUT,3693,FF,301,catapult_fpga_area
Throughput,0.5151773833007312,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.5151773833007312,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.5151773833007312,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.46862705862009013,catapult,CLB,910,FF,1508,catapult_fpga_area
Throughput,0.46862705862009013,catapult,LUT,3927,FF,1508,catapult_fpga_area
Throughput,0.46862705862009013,catapult,FF,1508,FF,1508,catapult_fpga_area
Throughput,0.46862705862009013,catapult,DSP,1,FF,1508,catapult_fpga_area
Throughput,0.46862705862009013,catapult,BRAM,0,FF,1508,catapult_fpga_area
Throughput,0.4859103019300843,catapult,CLB,350,FF,575,catapult_fpga_area
Throughput,0.4859103019300843,catapult,LUT,1694,FF,575,catapult_fpga_area
Throughput,0.4859103019300843,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.4859103019300843,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.4859103019300843,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.4747168195492184,catapult,CLB,424,FF,580,catapult_fpga_area
Throughput,0.4747168195492184,catapult,LUT,2003,FF,580,catapult_fpga_area
Throughput,0.4747168195492184,catapult,FF,580,FF,580,catapult_fpga_area
Throughput,0.4747168195492184,catapult,DSP,1,FF,580,catapult_fpga_area
Throughput,0.4747168195492184,catapult,BRAM,0,FF,580,catapult_fpga_area
Throughput,0.5143863576507769,catapult,CLB,512,FF,285,catapult_fpga_area
Throughput,0.5143863576507769,catapult,LUT,2435,FF,285,catapult_fpga_area
Throughput,0.5143863576507769,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5143863576507769,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5143863576507769,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5059174636131513,catapult,CLB,553,FF,892,catapult_fpga_area
Throughput,0.5059174636131513,catapult,LUT,2683,FF,892,catapult_fpga_area
Throughput,0.5059174636131513,catapult,FF,892,FF,892,catapult_fpga_area
Throughput,0.5059174636131513,catapult,DSP,1,FF,892,catapult_fpga_area
Throughput,0.5059174636131513,catapult,BRAM,0,FF,892,catapult_fpga_area
Throughput,0.5046009514755541,catapult,CLB,657,FF,897,catapult_fpga_area
Throughput,0.5046009514755541,catapult,LUT,3594,FF,897,catapult_fpga_area
Throughput,0.5046009514755541,catapult,FF,897,FF,897,catapult_fpga_area
Throughput,0.5046009514755541,catapult,DSP,1,FF,897,catapult_fpga_area
Throughput,0.5046009514755541,catapult,BRAM,0,FF,897,catapult_fpga_area
Throughput,0.4877561024385366,catapult,CLB,765,FF,306,catapult_fpga_area
Throughput,0.4877561024385366,catapult,LUT,3969,FF,306,catapult_fpga_area
Throughput,0.4877561024385366,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.4877561024385366,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.4877561024385366,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5013747696182934,catapult,CLB,910,FF,1511,catapult_fpga_area
Throughput,0.5013747696182934,catapult,LUT,4254,FF,1511,catapult_fpga_area
Throughput,0.5013747696182934,catapult,FF,1511,FF,1511,catapult_fpga_area
Throughput,0.5013747696182934,catapult,DSP,1,FF,1511,catapult_fpga_area
Throughput,0.5013747696182934,catapult,BRAM,0,FF,1511,catapult_fpga_area
Throughput,0.5315018488291812,catapult,CLB,101,FF,297,catapult_fpga_area
Throughput,0.5315018488291812,catapult,LUT,507,FF,297,catapult_fpga_area
Throughput,0.5315018488291812,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.5315018488291812,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.5315018488291812,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.6353748775314924,catapult,CLB,133,FF,299,catapult_fpga_area
Throughput,0.6353748775314924,catapult,LUT,609,FF,299,catapult_fpga_area
Throughput,0.6353748775314924,catapult,FF,299,FF,299,catapult_fpga_area
Throughput,0.6353748775314924,catapult,DSP,1,FF,299,catapult_fpga_area
Throughput,0.6353748775314924,catapult,BRAM,0,FF,299,catapult_fpga_area
Throughput,0.6168974377164924,catapult,CLB,255,FF,308,catapult_fpga_area
Throughput,0.6168974377164924,catapult,LUT,865,FF,308,catapult_fpga_area
Throughput,0.6168974377164924,catapult,FF,308,FF,308,catapult_fpga_area
Throughput,0.6168974377164924,catapult,DSP,1,FF,308,catapult_fpga_area
Throughput,0.6168974377164924,catapult,BRAM,0,FF,308,catapult_fpga_area
Throughput,0.5242928469154017,catapult,CLB,141,FF,256,catapult_fpga_area
Throughput,0.5242928469154017,catapult,LUT,705,FF,256,catapult_fpga_area
Throughput,0.5242928469154017,catapult,FF,256,FF,256,catapult_fpga_area
Throughput,0.5242928469154017,catapult,DSP,1,FF,256,catapult_fpga_area
Throughput,0.5242928469154017,catapult,BRAM,0,FF,256,catapult_fpga_area
Throughput,0.523077116213089,catapult,CLB,200,FF,257,catapult_fpga_area
Throughput,0.523077116213089,catapult,LUT,966,FF,257,catapult_fpga_area
Throughput,0.523077116213089,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.523077116213089,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.523077116213089,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.4982640480565709,catapult,CLB,253,FF,269,catapult_fpga_area
Throughput,0.4982640480565709,catapult,LUT,1210,FF,269,catapult_fpga_area
Throughput,0.4982640480565709,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4982640480565709,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4982640480565709,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5467369916234426,catapult,CLB,200,FF,267,catapult_fpga_area
Throughput,0.5467369916234426,catapult,LUT,1012,FF,267,catapult_fpga_area
Throughput,0.5467369916234426,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5467369916234426,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5467369916234426,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5247790155565492,catapult,CLB,237,FF,270,catapult_fpga_area
Throughput,0.5247790155565492,catapult,LUT,1129,FF,270,catapult_fpga_area
Throughput,0.5247790155565492,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5247790155565492,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5247790155565492,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5681166138886332,catapult,CLB,362,FF,277,catapult_fpga_area
Throughput,0.5681166138886332,catapult,LUT,1612,FF,277,catapult_fpga_area
Throughput,0.5681166138886332,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5681166138886332,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5681166138886332,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.48473449879664665,catapult,CLB,253,FF,271,catapult_fpga_area
Throughput,0.48473449879664665,catapult,LUT,1320,FF,271,catapult_fpga_area
Throughput,0.48473449879664665,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.48473449879664665,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.48473449879664665,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5126207221800734,catapult,CLB,347,FF,275,catapult_fpga_area
Throughput,0.5126207221800734,catapult,LUT,1646,FF,275,catapult_fpga_area
Throughput,0.5126207221800734,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5126207221800734,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5126207221800734,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5376344086021505,catapult,CLB,503,FF,289,catapult_fpga_area
Throughput,0.5376344086021505,catapult,LUT,2341,FF,289,catapult_fpga_area
Throughput,0.5376344086021505,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5376344086021505,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5376344086021505,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5062583659194968,catapult,CLB,159,FF,341,catapult_fpga_area
Throughput,0.5062583659194968,catapult,LUT,785,FF,341,catapult_fpga_area
Throughput,0.5062583659194968,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.5062583659194968,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.5062583659194968,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.47217318179092455,catapult,CLB,192,FF,342,catapult_fpga_area
Throughput,0.47217318179092455,catapult,LUT,905,FF,342,catapult_fpga_area
Throughput,0.47217318179092455,catapult,FF,342,FF,342,catapult_fpga_area
Throughput,0.47217318179092455,catapult,DSP,1,FF,342,catapult_fpga_area
Throughput,0.47217318179092455,catapult,BRAM,0,FF,342,catapult_fpga_area
Throughput,0.4884269672250852,catapult,CLB,297,FF,350,catapult_fpga_area
Throughput,0.4884269672250852,catapult,LUT,1278,FF,350,catapult_fpga_area
Throughput,0.4884269672250852,catapult,FF,350,FF,350,catapult_fpga_area
Throughput,0.4884269672250852,catapult,DSP,1,FF,350,catapult_fpga_area
Throughput,0.4884269672250852,catapult,BRAM,0,FF,350,catapult_fpga_area
Throughput,0.5033558736093535,catapult,CLB,195,FF,264,catapult_fpga_area
Throughput,0.5033558736093535,catapult,LUT,1077,FF,264,catapult_fpga_area
Throughput,0.5033558736093535,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5033558736093535,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5033558736093535,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5318407753813033,catapult,CLB,234,FF,270,catapult_fpga_area
Throughput,0.5318407753813033,catapult,LUT,1216,FF,270,catapult_fpga_area
Throughput,0.5318407753813033,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5318407753813033,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5318407753813033,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5437853222553387,catapult,CLB,358,FF,276,catapult_fpga_area
Throughput,0.5437853222553387,catapult,LUT,1743,FF,276,catapult_fpga_area
Throughput,0.5437853222553387,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5437853222553387,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5437853222553387,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5513794687238267,catapult,CLB,299,FF,272,catapult_fpga_area
Throughput,0.5513794687238267,catapult,LUT,1626,FF,272,catapult_fpga_area
Throughput,0.5513794687238267,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5513794687238267,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5513794687238267,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.47790730127658604,catapult,CLB,341,FF,275,catapult_fpga_area
Throughput,0.47790730127658604,catapult,LUT,1897,FF,275,catapult_fpga_area
Throughput,0.47790730127658604,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.47790730127658604,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.47790730127658604,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4797799153572273,catapult,CLB,573,FF,290,catapult_fpga_area
Throughput,0.4797799153572273,catapult,LUT,2655,FF,290,catapult_fpga_area
Throughput,0.4797799153572273,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.4797799153572273,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.4797799153572273,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.48162991268531313,catapult,CLB,465,FF,286,catapult_fpga_area
Throughput,0.48162991268531313,catapult,LUT,2537,FF,286,catapult_fpga_area
Throughput,0.48162991268531313,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.48162991268531313,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.48162991268531313,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4745902032242709,catapult,CLB,625,FF,292,catapult_fpga_area
Throughput,0.4745902032242709,catapult,LUT,3122,FF,292,catapult_fpga_area
Throughput,0.4745902032242709,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.4745902032242709,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.4745902032242709,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.4693925544014236,catapult,CLB,772,FF,296,catapult_fpga_area
Throughput,0.4693925544014236,catapult,LUT,4004,FF,296,catapult_fpga_area
Throughput,0.4693925544014236,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.4693925544014236,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.4693925544014236,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.49462907024079034,catapult,CLB,218,FF,264,catapult_fpga_area
Throughput,0.49462907024079034,catapult,LUT,1084,FF,264,catapult_fpga_area
Throughput,0.49462907024079034,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.49462907024079034,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.49462907024079034,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5233234808965996,catapult,CLB,262,FF,270,catapult_fpga_area
Throughput,0.5233234808965996,catapult,LUT,1302,FF,270,catapult_fpga_area
Throughput,0.5233234808965996,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5233234808965996,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5233234808965996,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5516185315142424,catapult,CLB,379,FF,275,catapult_fpga_area
Throughput,0.5516185315142424,catapult,LUT,1778,FF,275,catapult_fpga_area
Throughput,0.5516185315142424,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5516185315142424,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5516185315142424,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5163342334760137,catapult,CLB,312,FF,271,catapult_fpga_area
Throughput,0.5163342334760137,catapult,LUT,1657,FF,271,catapult_fpga_area
Throughput,0.5163342334760137,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5163342334760137,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5163342334760137,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4961877892154576,catapult,CLB,396,FF,276,catapult_fpga_area
Throughput,0.4961877892154576,catapult,LUT,1966,FF,276,catapult_fpga_area
Throughput,0.4961877892154576,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4961877892154576,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4961877892154576,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4862233476671976,catapult,CLB,548,FF,280,catapult_fpga_area
Throughput,0.4862233476671976,catapult,LUT,2644,FF,280,catapult_fpga_area
Throughput,0.4862233476671976,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4862233476671976,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4862233476671976,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5023293009685914,catapult,CLB,507,FF,285,catapult_fpga_area
Throughput,0.5023293009685914,catapult,LUT,2617,FF,285,catapult_fpga_area
Throughput,0.5023293009685914,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5023293009685914,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5023293009685914,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4731591035338361,catapult,CLB,625,FF,295,catapult_fpga_area
Throughput,0.4731591035338361,catapult,LUT,3189,FF,295,catapult_fpga_area
Throughput,0.4731591035338361,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.4731591035338361,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.4731591035338361,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.48808511032919877,catapult,CLB,733,FF,288,catapult_fpga_area
Throughput,0.48808511032919877,catapult,LUT,3799,FF,288,catapult_fpga_area
Throughput,0.48808511032919877,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.48808511032919877,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.48808511032919877,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.460417239310608,catapult,CLB,753,FF,302,catapult_fpga_area
Throughput,0.460417239310608,catapult,LUT,4416,FF,302,catapult_fpga_area
Throughput,0.460417239310608,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.460417239310608,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.460417239310608,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.5096304873188646,catapult,CLB,324,FF,271,catapult_fpga_area
Throughput,0.5096304873188646,catapult,LUT,1761,FF,271,catapult_fpga_area
Throughput,0.5096304873188646,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5096304873188646,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5096304873188646,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5102980702057879,catapult,CLB,400,FF,277,catapult_fpga_area
Throughput,0.5102980702057879,catapult,LUT,1996,FF,277,catapult_fpga_area
Throughput,0.5102980702057879,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5102980702057879,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5102980702057879,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5044706186222302,catapult,CLB,609,FF,299,catapult_fpga_area
Throughput,0.5044706186222302,catapult,LUT,2918,FF,299,catapult_fpga_area
Throughput,0.5044706186222302,catapult,FF,299,FF,299,catapult_fpga_area
Throughput,0.5044706186222302,catapult,DSP,1,FF,299,catapult_fpga_area
Throughput,0.5044706186222302,catapult,BRAM,0,FF,299,catapult_fpga_area
Throughput,0.48517758227277563,catapult,CLB,524,FF,286,catapult_fpga_area
Throughput,0.48517758227277563,catapult,LUT,2873,FF,286,catapult_fpga_area
Throughput,0.48517758227277563,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.48517758227277563,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.48517758227277563,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5028246172876132,catapult,CLB,659,FF,295,catapult_fpga_area
Throughput,0.5028246172876132,catapult,LUT,3600,FF,295,catapult_fpga_area
Throughput,0.5028246172876132,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5028246172876132,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5028246172876132,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.48386292937391523,catapult,CLB,790,FF,301,catapult_fpga_area
Throughput,0.48386292937391523,catapult,LUT,4156,FF,301,catapult_fpga_area
Throughput,0.48386292937391523,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.48386292937391523,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.48386292937391523,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.4648453715113936,catapult,CLB,849,FF,312,catapult_fpga_area
Throughput,0.4648453715113936,catapult,LUT,4887,FF,312,catapult_fpga_area
Throughput,0.4648453715113936,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.4648453715113936,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.4648453715113936,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.6385170059426777,catapult,CLB,98,FF,299,catapult_fpga_area
Throughput,0.6385170059426777,catapult,LUT,451,FF,299,catapult_fpga_area
Throughput,0.6385170059426777,catapult,FF,299,FF,299,catapult_fpga_area
Throughput,0.6385170059426777,catapult,DSP,1,FF,299,catapult_fpga_area
Throughput,0.6385170059426777,catapult,BRAM,0,FF,299,catapult_fpga_area
Throughput,0.5673842564486057,catapult,CLB,138,FF,301,catapult_fpga_area
Throughput,0.5673842564486057,catapult,LUT,586,FF,301,catapult_fpga_area
Throughput,0.5673842564486057,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.5673842564486057,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.5673842564486057,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.6383278873325746,catapult,CLB,204,FF,312,catapult_fpga_area
Throughput,0.6383278873325746,catapult,LUT,851,FF,312,catapult_fpga_area
Throughput,0.6383278873325746,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.6383278873325746,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.6383278873325746,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.4941697848780093,catapult,CLB,137,FF,345,catapult_fpga_area
Throughput,0.4941697848780093,catapult,LUT,670,FF,345,catapult_fpga_area
Throughput,0.4941697848780093,catapult,FF,345,FF,345,catapult_fpga_area
Throughput,0.4941697848780093,catapult,DSP,1,FF,345,catapult_fpga_area
Throughput,0.4941697848780093,catapult,BRAM,0,FF,345,catapult_fpga_area
Throughput,0.4809107295031039,catapult,CLB,214,FF,347,catapult_fpga_area
Throughput,0.4809107295031039,catapult,LUT,971,FF,347,catapult_fpga_area
Throughput,0.4809107295031039,catapult,FF,347,FF,347,catapult_fpga_area
Throughput,0.4809107295031039,catapult,DSP,1,FF,347,catapult_fpga_area
Throughput,0.4809107295031039,catapult,BRAM,0,FF,347,catapult_fpga_area
Throughput,0.4985616496407863,catapult,CLB,302,FF,356,catapult_fpga_area
Throughput,0.4985616496407863,catapult,LUT,1452,FF,356,catapult_fpga_area
Throughput,0.4985616496407863,catapult,FF,356,FF,356,catapult_fpga_area
Throughput,0.4985616496407863,catapult,DSP,1,FF,356,catapult_fpga_area
Throughput,0.4985616496407863,catapult,BRAM,0,FF,356,catapult_fpga_area
Throughput,0.580468286985843,catapult,CLB,152,FF,265,catapult_fpga_area
Throughput,0.580468286985843,catapult,LUT,798,FF,265,catapult_fpga_area
Throughput,0.580468286985843,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.580468286985843,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.580468286985843,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5168514238223023,catapult,CLB,245,FF,265,catapult_fpga_area
Throughput,0.5168514238223023,catapult,LUT,1218,FF,265,catapult_fpga_area
Throughput,0.5168514238223023,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5168514238223023,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5168514238223023,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5172227414563855,catapult,CLB,359,FF,284,catapult_fpga_area
Throughput,0.5172227414563855,catapult,LUT,1681,FF,284,catapult_fpga_area
Throughput,0.5172227414563855,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5172227414563855,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5172227414563855,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5256111938364729,catapult,CLB,241,FF,264,catapult_fpga_area
Throughput,0.5256111938364729,catapult,LUT,1247,FF,264,catapult_fpga_area
Throughput,0.5256111938364729,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5256111938364729,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5256111938364729,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.500927467205531,catapult,CLB,330,FF,266,catapult_fpga_area
Throughput,0.500927467205531,catapult,LUT,1725,FF,266,catapult_fpga_area
Throughput,0.500927467205531,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.500927467205531,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.500927467205531,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5009854383572487,catapult,CLB,564,FF,276,catapult_fpga_area
Throughput,0.5009854383572487,catapult,LUT,2489,FF,276,catapult_fpga_area
Throughput,0.5009854383572487,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5009854383572487,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5009854383572487,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.49336644151066833,catapult,CLB,120,FF,346,catapult_fpga_area
Throughput,0.49336644151066833,catapult,LUT,624,FF,346,catapult_fpga_area
Throughput,0.49336644151066833,catapult,FF,346,FF,346,catapult_fpga_area
Throughput,0.49336644151066833,catapult,DSP,1,FF,346,catapult_fpga_area
Throughput,0.49336644151066833,catapult,BRAM,0,FF,346,catapult_fpga_area
Throughput,0.5189149695552587,catapult,CLB,158,FF,348,catapult_fpga_area
Throughput,0.5189149695552587,catapult,LUT,847,FF,348,catapult_fpga_area
Throughput,0.5189149695552587,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.5189149695552587,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.5189149695552587,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.47356691547872404,catapult,CLB,286,FF,358,catapult_fpga_area
Throughput,0.47356691547872404,catapult,LUT,1290,FF,358,catapult_fpga_area
Throughput,0.47356691547872404,catapult,FF,358,FF,358,catapult_fpga_area
Throughput,0.47356691547872404,catapult,DSP,1,FF,358,catapult_fpga_area
Throughput,0.47356691547872404,catapult,BRAM,0,FF,358,catapult_fpga_area
Throughput,0.5812084835515093,catapult,CLB,163,FF,263,catapult_fpga_area
Throughput,0.5812084835515093,catapult,LUT,860,FF,263,catapult_fpga_area
Throughput,0.5812084835515093,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5812084835515093,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5812084835515093,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5315705037906292,catapult,CLB,242,FF,265,catapult_fpga_area
Throughput,0.5315705037906292,catapult,LUT,1144,FF,265,catapult_fpga_area
Throughput,0.5315705037906292,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5315705037906292,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5315705037906292,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5279967644358275,catapult,CLB,374,FF,274,catapult_fpga_area
Throughput,0.5279967644358275,catapult,LUT,1733,FF,274,catapult_fpga_area
Throughput,0.5279967644358275,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5279967644358275,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5279967644358275,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5226675698362273,catapult,CLB,254,FF,264,catapult_fpga_area
Throughput,0.5226675698362273,catapult,LUT,1341,FF,264,catapult_fpga_area
Throughput,0.5226675698362273,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5226675698362273,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5226675698362273,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.488670420632838,catapult,CLB,377,FF,268,catapult_fpga_area
Throughput,0.488670420632838,catapult,LUT,1816,FF,268,catapult_fpga_area
Throughput,0.488670420632838,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.488670420632838,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.488670420632838,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5278406934559894,catapult,CLB,498,FF,273,catapult_fpga_area
Throughput,0.5278406934559894,catapult,LUT,2421,FF,273,catapult_fpga_area
Throughput,0.5278406934559894,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5278406934559894,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5278406934559894,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4679884219664406,catapult,CLB,364,FF,268,catapult_fpga_area
Throughput,0.4679884219664406,catapult,LUT,2016,FF,268,catapult_fpga_area
Throughput,0.4679884219664406,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4679884219664406,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.4679884219664406,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5131860591980647,catapult,CLB,584,FF,273,catapult_fpga_area
Throughput,0.5131860591980647,catapult,LUT,3082,FF,273,catapult_fpga_area
Throughput,0.5131860591980647,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5131860591980647,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5131860591980647,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5236364245686022,catapult,CLB,721,FF,286,catapult_fpga_area
Throughput,0.5236364245686022,catapult,LUT,3790,FF,286,catapult_fpga_area
Throughput,0.5236364245686022,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5236364245686022,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5236364245686022,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5414909302976629,catapult,CLB,114,FF,263,catapult_fpga_area
Throughput,0.5414909302976629,catapult,LUT,596,FF,263,catapult_fpga_area
Throughput,0.5414909302976629,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5414909302976629,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5414909302976629,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5469771308861576,catapult,CLB,187,FF,265,catapult_fpga_area
Throughput,0.5469771308861576,catapult,LUT,892,FF,265,catapult_fpga_area
Throughput,0.5469771308861576,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5469771308861576,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5469771308861576,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.54319337955909,catapult,CLB,292,FF,272,catapult_fpga_area
Throughput,0.54319337955909,catapult,LUT,1363,FF,272,catapult_fpga_area
Throughput,0.54319337955909,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.54319337955909,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.54319337955909,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5100417010094745,catapult,CLB,247,FF,264,catapult_fpga_area
Throughput,0.5100417010094745,catapult,LUT,1261,FF,264,catapult_fpga_area
Throughput,0.5100417010094745,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5100417010094745,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5100417010094745,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5195504226282913,catapult,CLB,350,FF,267,catapult_fpga_area
Throughput,0.5195504226282913,catapult,LUT,1755,FF,267,catapult_fpga_area
Throughput,0.5195504226282913,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5195504226282913,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5195504226282913,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5046195395750397,catapult,CLB,469,FF,275,catapult_fpga_area
Throughput,0.5046195395750397,catapult,LUT,2457,FF,275,catapult_fpga_area
Throughput,0.5046195395750397,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5046195395750397,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5046195395750397,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4832045351644853,catapult,CLB,412,FF,272,catapult_fpga_area
Throughput,0.4832045351644853,catapult,LUT,2307,FF,272,catapult_fpga_area
Throughput,0.4832045351644853,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4832045351644853,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4832045351644853,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4863051603785788,catapult,CLB,619,FF,273,catapult_fpga_area
Throughput,0.4863051603785788,catapult,LUT,3190,FF,273,catapult_fpga_area
Throughput,0.4863051603785788,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4863051603785788,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4863051603785788,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5210914364354428,catapult,CLB,751,FF,291,catapult_fpga_area
Throughput,0.5210914364354428,catapult,LUT,4023,FF,291,catapult_fpga_area
Throughput,0.5210914364354428,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.5210914364354428,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.5210914364354428,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.5416947896544962,catapult,CLB,161,FF,264,catapult_fpga_area
Throughput,0.5416947896544962,catapult,LUT,787,FF,264,catapult_fpga_area
Throughput,0.5416947896544962,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5416947896544962,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5416947896544962,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5410160497821328,catapult,CLB,207,FF,266,catapult_fpga_area
Throughput,0.5410160497821328,catapult,LUT,1043,FF,266,catapult_fpga_area
Throughput,0.5410160497821328,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5410160497821328,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5410160497821328,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5136692524776837,catapult,CLB,399,FF,273,catapult_fpga_area
Throughput,0.5136692524776837,catapult,LUT,1723,FF,273,catapult_fpga_area
Throughput,0.5136692524776837,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5136692524776837,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5136692524776837,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5415677628539755,catapult,CLB,357,FF,268,catapult_fpga_area
Throughput,0.5415677628539755,catapult,LUT,1989,FF,268,catapult_fpga_area
Throughput,0.5415677628539755,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5415677628539755,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5415677628539755,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4928171894635685,catapult,CLB,542,FF,273,catapult_fpga_area
Throughput,0.4928171894635685,catapult,LUT,3039,FF,273,catapult_fpga_area
Throughput,0.4928171894635685,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4928171894635685,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4928171894635685,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5167536707597002,catapult,CLB,667,FF,286,catapult_fpga_area
Throughput,0.5167536707597002,catapult,LUT,3563,FF,286,catapult_fpga_area
Throughput,0.5167536707597002,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5167536707597002,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5167536707597002,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.48244898825622673,catapult,CLB,610,FF,285,catapult_fpga_area
Throughput,0.48244898825622673,catapult,LUT,3599,FF,285,catapult_fpga_area
Throughput,0.48244898825622673,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.48244898825622673,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.48244898825622673,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.6138520628805499,catapult,CLB,72,FF,256,catapult_fpga_area
Throughput,0.6138520628805499,catapult,LUT,378,FF,256,catapult_fpga_area
Throughput,0.6138520628805499,catapult,FF,256,FF,256,catapult_fpga_area
Throughput,0.6138520628805499,catapult,DSP,1,FF,256,catapult_fpga_area
Throughput,0.6138520628805499,catapult,BRAM,0,FF,256,catapult_fpga_area
Throughput,0.595370281616097,catapult,CLB,136,FF,258,catapult_fpga_area
Throughput,0.595370281616097,catapult,LUT,455,FF,258,catapult_fpga_area
Throughput,0.595370281616097,catapult,FF,258,FF,258,catapult_fpga_area
Throughput,0.595370281616097,catapult,DSP,1,FF,258,catapult_fpga_area
Throughput,0.595370281616097,catapult,BRAM,0,FF,258,catapult_fpga_area
Throughput,0.6132320764528695,catapult,CLB,166,FF,265,catapult_fpga_area
Throughput,0.6132320764528695,catapult,LUT,629,FF,265,catapult_fpga_area
Throughput,0.6132320764528695,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.6132320764528695,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.6132320764528695,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.46984863826118417,catapult,CLB,130,FF,362,catapult_fpga_area
Throughput,0.46984863826118417,catapult,LUT,657,FF,362,catapult_fpga_area
Throughput,0.46984863826118417,catapult,FF,362,FF,362,catapult_fpga_area
Throughput,0.46984863826118417,catapult,DSP,1,FF,362,catapult_fpga_area
Throughput,0.46984863826118417,catapult,BRAM,0,FF,362,catapult_fpga_area
Throughput,0.4531257292492205,catapult,CLB,176,FF,364,catapult_fpga_area
Throughput,0.4531257292492205,catapult,LUT,743,FF,364,catapult_fpga_area
Throughput,0.4531257292492205,catapult,FF,364,FF,364,catapult_fpga_area
Throughput,0.4531257292492205,catapult,DSP,1,FF,364,catapult_fpga_area
Throughput,0.4531257292492205,catapult,BRAM,0,FF,364,catapult_fpga_area
Throughput,0.45904471875936737,catapult,CLB,247,FF,375,catapult_fpga_area
Throughput,0.45904471875936737,catapult,LUT,1025,FF,375,catapult_fpga_area
Throughput,0.45904471875936737,catapult,FF,375,FF,375,catapult_fpga_area
Throughput,0.45904471875936737,catapult,DSP,1,FF,375,catapult_fpga_area
Throughput,0.45904471875936737,catapult,BRAM,0,FF,375,catapult_fpga_area
Throughput,0.5704129104976511,catapult,CLB,134,FF,264,catapult_fpga_area
Throughput,0.5704129104976511,catapult,LUT,623,FF,264,catapult_fpga_area
Throughput,0.5704129104976511,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5704129104976511,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5704129104976511,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5381456469667689,catapult,CLB,190,FF,266,catapult_fpga_area
Throughput,0.5381456469667689,catapult,LUT,855,FF,266,catapult_fpga_area
Throughput,0.5381456469667689,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5381456469667689,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5381456469667689,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.49366455592158043,catapult,CLB,307,FF,273,catapult_fpga_area
Throughput,0.49366455592158043,catapult,LUT,1236,FF,273,catapult_fpga_area
Throughput,0.49366455592158043,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.49366455592158043,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.49366455592158043,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5100846281406548,catapult,CLB,201,FF,265,catapult_fpga_area
Throughput,0.5100846281406548,catapult,LUT,1047,FF,265,catapult_fpga_area
Throughput,0.5100846281406548,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5100846281406548,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5100846281406548,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4849554689640624,catapult,CLB,270,FF,269,catapult_fpga_area
Throughput,0.4849554689640624,catapult,LUT,1293,FF,269,catapult_fpga_area
Throughput,0.4849554689640624,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4849554689640624,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4849554689640624,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5004797098018451,catapult,CLB,430,FF,278,catapult_fpga_area
Throughput,0.5004797098018451,catapult,LUT,1999,FF,278,catapult_fpga_area
Throughput,0.5004797098018451,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5004797098018451,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5004797098018451,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5043347572384647,catapult,CLB,136,FF,363,catapult_fpga_area
Throughput,0.5043347572384647,catapult,LUT,633,FF,363,catapult_fpga_area
Throughput,0.5043347572384647,catapult,FF,363,FF,363,catapult_fpga_area
Throughput,0.5043347572384647,catapult,DSP,1,FF,363,catapult_fpga_area
Throughput,0.5043347572384647,catapult,BRAM,0,FF,363,catapult_fpga_area
Throughput,0.4932754227986968,catapult,CLB,161,FF,365,catapult_fpga_area
Throughput,0.4932754227986968,catapult,LUT,807,FF,365,catapult_fpga_area
Throughput,0.4932754227986968,catapult,FF,365,FF,365,catapult_fpga_area
Throughput,0.4932754227986968,catapult,DSP,1,FF,365,catapult_fpga_area
Throughput,0.4932754227986968,catapult,BRAM,0,FF,365,catapult_fpga_area
Throughput,0.5089838188954136,catapult,CLB,252,FF,372,catapult_fpga_area
Throughput,0.5089838188954136,catapult,LUT,1046,FF,372,catapult_fpga_area
Throughput,0.5089838188954136,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.5089838188954136,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.5089838188954136,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.5139150200401161,catapult,CLB,147,FF,264,catapult_fpga_area
Throughput,0.5139150200401161,catapult,LUT,729,FF,264,catapult_fpga_area
Throughput,0.5139150200401161,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5139150200401161,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5139150200401161,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4840770127801173,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.4840770127801173,catapult,LUT,897,FF,266,catapult_fpga_area
Throughput,0.4840770127801173,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4840770127801173,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4840770127801173,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5073538402373198,catapult,CLB,343,FF,275,catapult_fpga_area
Throughput,0.5073538402373198,catapult,LUT,1405,FF,275,catapult_fpga_area
Throughput,0.5073538402373198,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5073538402373198,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5073538402373198,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5324189924502987,catapult,CLB,231,FF,265,catapult_fpga_area
Throughput,0.5324189924502987,catapult,LUT,1165,FF,265,catapult_fpga_area
Throughput,0.5324189924502987,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5324189924502987,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5324189924502987,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4897984773144937,catapult,CLB,278,FF,267,catapult_fpga_area
Throughput,0.4897984773144937,catapult,LUT,1374,FF,267,catapult_fpga_area
Throughput,0.4897984773144937,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4897984773144937,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4897984773144937,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4916104223375978,catapult,CLB,501,FF,278,catapult_fpga_area
Throughput,0.4916104223375978,catapult,LUT,2183,FF,278,catapult_fpga_area
Throughput,0.4916104223375978,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4916104223375978,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4916104223375978,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4797582785889158,catapult,CLB,328,FF,269,catapult_fpga_area
Throughput,0.4797582785889158,catapult,LUT,1687,FF,269,catapult_fpga_area
Throughput,0.4797582785889158,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4797582785889158,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4797582785889158,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.48412763347277826,catapult,CLB,387,FF,271,catapult_fpga_area
Throughput,0.48412763347277826,catapult,LUT,2100,FF,271,catapult_fpga_area
Throughput,0.48412763347277826,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.48412763347277826,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.48412763347277826,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4903237068079976,catapult,CLB,620,FF,281,catapult_fpga_area
Throughput,0.4903237068079976,catapult,LUT,2892,FF,281,catapult_fpga_area
Throughput,0.4903237068079976,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4903237068079976,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4903237068079976,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5223666972425307,catapult,CLB,131,FF,264,catapult_fpga_area
Throughput,0.5223666972425307,catapult,LUT,619,FF,264,catapult_fpga_area
Throughput,0.5223666972425307,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5223666972425307,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5223666972425307,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5135953833938177,catapult,CLB,171,FF,266,catapult_fpga_area
Throughput,0.5135953833938177,catapult,LUT,832,FF,266,catapult_fpga_area
Throughput,0.5135953833938177,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5135953833938177,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5135953833938177,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5360662706566437,catapult,CLB,315,FF,273,catapult_fpga_area
Throughput,0.5360662706566437,catapult,LUT,1208,FF,273,catapult_fpga_area
Throughput,0.5360662706566437,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5360662706566437,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5360662706566437,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4995459127652963,catapult,CLB,238,FF,265,catapult_fpga_area
Throughput,0.4995459127652963,catapult,LUT,1209,FF,265,catapult_fpga_area
Throughput,0.4995459127652963,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4995459127652963,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4995459127652963,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4981997551846403,catapult,CLB,291,FF,267,catapult_fpga_area
Throughput,0.4981997551846403,catapult,LUT,1472,FF,267,catapult_fpga_area
Throughput,0.4981997551846403,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4981997551846403,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4981997551846403,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4918036011826893,catapult,CLB,433,FF,278,catapult_fpga_area
Throughput,0.4918036011826893,catapult,LUT,2132,FF,278,catapult_fpga_area
Throughput,0.4918036011826893,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4918036011826893,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4918036011826893,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49092934397602694,catapult,CLB,315,FF,272,catapult_fpga_area
Throughput,0.49092934397602694,catapult,LUT,1708,FF,272,catapult_fpga_area
Throughput,0.49092934397602694,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.49092934397602694,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.49092934397602694,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4805550603168684,catapult,CLB,437,FF,274,catapult_fpga_area
Throughput,0.4805550603168684,catapult,LUT,2317,FF,274,catapult_fpga_area
Throughput,0.4805550603168684,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4805550603168684,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4805550603168684,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5134545633787775,catapult,CLB,752,FF,289,catapult_fpga_area
Throughput,0.5134545633787775,catapult,LUT,3724,FF,289,catapult_fpga_area
Throughput,0.5134545633787775,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5134545633787775,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5134545633787775,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5215336008453016,catapult,CLB,183,FF,265,catapult_fpga_area
Throughput,0.5215336008453016,catapult,LUT,855,FF,265,catapult_fpga_area
Throughput,0.5215336008453016,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5215336008453016,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5215336008453016,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5398783869945456,catapult,CLB,229,FF,267,catapult_fpga_area
Throughput,0.5398783869945456,catapult,LUT,1085,FF,267,catapult_fpga_area
Throughput,0.5398783869945456,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5398783869945456,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5398783869945456,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.543258595437497,catapult,CLB,408,FF,278,catapult_fpga_area
Throughput,0.543258595437497,catapult,LUT,1813,FF,278,catapult_fpga_area
Throughput,0.543258595437497,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.543258595437497,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.543258595437497,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5062065991117086,catapult,CLB,348,FF,272,catapult_fpga_area
Throughput,0.5062065991117086,catapult,LUT,1864,FF,272,catapult_fpga_area
Throughput,0.5062065991117086,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5062065991117086,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5062065991117086,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.49843342374915645,catapult,CLB,449,FF,274,catapult_fpga_area
Throughput,0.49843342374915645,catapult,LUT,2449,FF,274,catapult_fpga_area
Throughput,0.49843342374915645,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.49843342374915645,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.49843342374915645,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5131710481210755,catapult,CLB,767,FF,286,catapult_fpga_area
Throughput,0.5131710481210755,catapult,LUT,3713,FF,286,catapult_fpga_area
Throughput,0.5131710481210755,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5131710481210755,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5131710481210755,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.6086045731764838,catapult,CLB,105,FF,348,catapult_fpga_area
Throughput,0.6086045731764838,catapult,LUT,447,FF,348,catapult_fpga_area
Throughput,0.6086045731764838,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.6086045731764838,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.6086045731764838,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.6101694501580034,catapult,CLB,134,FF,350,catapult_fpga_area
Throughput,0.6101694501580034,catapult,LUT,560,FF,350,catapult_fpga_area
Throughput,0.6101694501580034,catapult,FF,350,FF,350,catapult_fpga_area
Throughput,0.6101694501580034,catapult,DSP,1,FF,350,catapult_fpga_area
Throughput,0.6101694501580034,catapult,BRAM,0,FF,350,catapult_fpga_area
Throughput,0.5231627700631615,catapult,CLB,215,FF,323,catapult_fpga_area
Throughput,0.5231627700631615,catapult,LUT,763,FF,323,catapult_fpga_area
Throughput,0.5231627700631615,catapult,FF,323,FF,323,catapult_fpga_area
Throughput,0.5231627700631615,catapult,DSP,1,FF,323,catapult_fpga_area
Throughput,0.5231627700631615,catapult,BRAM,0,FF,323,catapult_fpga_area
Throughput,0.4940630908685777,catapult,CLB,151,FF,442,catapult_fpga_area
Throughput,0.4940630908685777,catapult,LUT,731,FF,442,catapult_fpga_area
Throughput,0.4940630908685777,catapult,FF,442,FF,442,catapult_fpga_area
Throughput,0.4940630908685777,catapult,DSP,1,FF,442,catapult_fpga_area
Throughput,0.4940630908685777,catapult,BRAM,0,FF,442,catapult_fpga_area
Throughput,0.4620982402374816,catapult,CLB,210,FF,444,catapult_fpga_area
Throughput,0.4620982402374816,catapult,LUT,1008,FF,444,catapult_fpga_area
Throughput,0.4620982402374816,catapult,FF,444,FF,444,catapult_fpga_area
Throughput,0.4620982402374816,catapult,DSP,1,FF,444,catapult_fpga_area
Throughput,0.4620982402374816,catapult,BRAM,0,FF,444,catapult_fpga_area
Throughput,0.5059435721134022,catapult,CLB,315,FF,377,catapult_fpga_area
Throughput,0.5059435721134022,catapult,LUT,1203,FF,377,catapult_fpga_area
Throughput,0.5059435721134022,catapult,FF,377,FF,377,catapult_fpga_area
Throughput,0.5059435721134022,catapult,DSP,1,FF,377,catapult_fpga_area
Throughput,0.5059435721134022,catapult,BRAM,0,FF,377,catapult_fpga_area
Throughput,0.5284515682064512,catapult,CLB,220,FF,417,catapult_fpga_area
Throughput,0.5284515682064512,catapult,LUT,1076,FF,417,catapult_fpga_area
Throughput,0.5284515682064512,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5284515682064512,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5284515682064512,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5111251500152315,catapult,CLB,292,FF,423,catapult_fpga_area
Throughput,0.5111251500152315,catapult,LUT,1364,FF,423,catapult_fpga_area
Throughput,0.5111251500152315,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5111251500152315,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5111251500152315,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.5122900955369799,catapult,CLB,396,FF,277,catapult_fpga_area
Throughput,0.5122900955369799,catapult,LUT,1731,FF,277,catapult_fpga_area
Throughput,0.5122900955369799,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5122900955369799,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5122900955369799,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4834888555818789,catapult,CLB,380,FF,576,catapult_fpga_area
Throughput,0.4834888555818789,catapult,LUT,1783,FF,576,catapult_fpga_area
Throughput,0.4834888555818789,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.4834888555818789,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.4834888555818789,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.49014610275030784,catapult,CLB,443,FF,581,catapult_fpga_area
Throughput,0.49014610275030784,catapult,LUT,2153,FF,581,catapult_fpga_area
Throughput,0.49014610275030784,catapult,FF,581,FF,581,catapult_fpga_area
Throughput,0.49014610275030784,catapult,DSP,1,FF,581,catapult_fpga_area
Throughput,0.49014610275030784,catapult,BRAM,0,FF,581,catapult_fpga_area
Throughput,0.49503112508198954,catapult,CLB,547,FF,283,catapult_fpga_area
Throughput,0.49503112508198954,catapult,LUT,2578,FF,283,catapult_fpga_area
Throughput,0.49503112508198954,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.49503112508198954,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.49503112508198954,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4991910608858345,catapult,CLB,157,FF,443,catapult_fpga_area
Throughput,0.4991910608858345,catapult,LUT,756,FF,443,catapult_fpga_area
Throughput,0.4991910608858345,catapult,FF,443,FF,443,catapult_fpga_area
Throughput,0.4991910608858345,catapult,DSP,1,FF,443,catapult_fpga_area
Throughput,0.4991910608858345,catapult,BRAM,0,FF,443,catapult_fpga_area
Throughput,0.5258038225937902,catapult,CLB,222,FF,446,catapult_fpga_area
Throughput,0.5258038225937902,catapult,LUT,1020,FF,446,catapult_fpga_area
Throughput,0.5258038225937902,catapult,FF,446,FF,446,catapult_fpga_area
Throughput,0.5258038225937902,catapult,DSP,1,FF,446,catapult_fpga_area
Throughput,0.5258038225937902,catapult,BRAM,0,FF,446,catapult_fpga_area
Throughput,0.5021847547756515,catapult,CLB,265,FF,380,catapult_fpga_area
Throughput,0.5021847547756515,catapult,LUT,1276,FF,380,catapult_fpga_area
Throughput,0.5021847547756515,catapult,FF,380,FF,380,catapult_fpga_area
Throughput,0.5021847547756515,catapult,DSP,1,FF,380,catapult_fpga_area
Throughput,0.5021847547756515,catapult,BRAM,0,FF,380,catapult_fpga_area
Throughput,0.5549866941940067,catapult,CLB,232,FF,419,catapult_fpga_area
Throughput,0.5549866941940067,catapult,LUT,1101,FF,419,catapult_fpga_area
Throughput,0.5549866941940067,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5549866941940067,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5549866941940067,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5044500057255076,catapult,CLB,275,FF,423,catapult_fpga_area
Throughput,0.5044500057255076,catapult,LUT,1359,FF,423,catapult_fpga_area
Throughput,0.5044500057255076,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5044500057255076,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5044500057255076,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.49412046063885817,catapult,CLB,360,FF,282,catapult_fpga_area
Throughput,0.49412046063885817,catapult,LUT,1787,FF,282,catapult_fpga_area
Throughput,0.49412046063885817,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.49412046063885817,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.49412046063885817,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.47156954377532917,catapult,CLB,364,FF,584,catapult_fpga_area
Throughput,0.47156954377532917,catapult,LUT,1720,FF,584,catapult_fpga_area
Throughput,0.47156954377532917,catapult,FF,584,FF,584,catapult_fpga_area
Throughput,0.47156954377532917,catapult,DSP,1,FF,584,catapult_fpga_area
Throughput,0.47156954377532917,catapult,BRAM,0,FF,584,catapult_fpga_area
Throughput,0.48434922353975973,catapult,CLB,436,FF,579,catapult_fpga_area
Throughput,0.48434922353975973,catapult,LUT,2236,FF,579,catapult_fpga_area
Throughput,0.48434922353975973,catapult,FF,579,FF,579,catapult_fpga_area
Throughput,0.48434922353975973,catapult,DSP,1,FF,579,catapult_fpga_area
Throughput,0.48434922353975973,catapult,BRAM,0,FF,579,catapult_fpga_area
Throughput,0.47656764544129687,catapult,CLB,582,FF,283,catapult_fpga_area
Throughput,0.47656764544129687,catapult,LUT,2761,FF,283,catapult_fpga_area
Throughput,0.47656764544129687,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.47656764544129687,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.47656764544129687,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.48425634206318385,catapult,CLB,601,FF,899,catapult_fpga_area
Throughput,0.48425634206318385,catapult,LUT,2749,FF,899,catapult_fpga_area
Throughput,0.48425634206318385,catapult,FF,899,FF,899,catapult_fpga_area
Throughput,0.48425634206318385,catapult,DSP,1,FF,899,catapult_fpga_area
Throughput,0.48425634206318385,catapult,BRAM,0,FF,899,catapult_fpga_area
Throughput,0.47743658567909864,catapult,CLB,730,FF,902,catapult_fpga_area
Throughput,0.47743658567909864,catapult,LUT,3969,FF,902,catapult_fpga_area
Throughput,0.47743658567909864,catapult,FF,902,FF,902,catapult_fpga_area
Throughput,0.47743658567909864,catapult,DSP,1,FF,902,catapult_fpga_area
Throughput,0.47743658567909864,catapult,BRAM,0,FF,902,catapult_fpga_area
Throughput,0.47215935944972653,catapult,CLB,816,FF,295,catapult_fpga_area
Throughput,0.47215935944972653,catapult,LUT,4244,FF,295,catapult_fpga_area
Throughput,0.47215935944972653,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.47215935944972653,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.47215935944972653,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5252219456636888,catapult,CLB,218,FF,416,catapult_fpga_area
Throughput,0.5252219456636888,catapult,LUT,1071,FF,416,catapult_fpga_area
Throughput,0.5252219456636888,catapult,FF,416,FF,416,catapult_fpga_area
Throughput,0.5252219456636888,catapult,DSP,1,FF,416,catapult_fpga_area
Throughput,0.5252219456636888,catapult,BRAM,0,FF,416,catapult_fpga_area
Throughput,0.5185261619782395,catapult,CLB,261,FF,419,catapult_fpga_area
Throughput,0.5185261619782395,catapult,LUT,1340,FF,419,catapult_fpga_area
Throughput,0.5185261619782395,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5185261619782395,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5185261619782395,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5157082143551507,catapult,CLB,374,FF,275,catapult_fpga_area
Throughput,0.5157082143551507,catapult,LUT,1598,FF,275,catapult_fpga_area
Throughput,0.5157082143551507,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5157082143551507,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5157082143551507,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5064237318263514,catapult,CLB,364,FF,576,catapult_fpga_area
Throughput,0.5064237318263514,catapult,LUT,1794,FF,576,catapult_fpga_area
Throughput,0.5064237318263514,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5064237318263514,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5064237318263514,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.4688450143724439,catapult,CLB,469,FF,579,catapult_fpga_area
Throughput,0.4688450143724439,catapult,LUT,2266,FF,579,catapult_fpga_area
Throughput,0.4688450143724439,catapult,FF,579,FF,579,catapult_fpga_area
Throughput,0.4688450143724439,catapult,DSP,1,FF,579,catapult_fpga_area
Throughput,0.4688450143724439,catapult,BRAM,0,FF,579,catapult_fpga_area
Throughput,0.49653320516156196,catapult,CLB,608,FF,291,catapult_fpga_area
Throughput,0.49653320516156196,catapult,LUT,2898,FF,291,catapult_fpga_area
Throughput,0.49653320516156196,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.49653320516156196,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.49653320516156196,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.510331924987331,catapult,CLB,545,FF,891,catapult_fpga_area
Throughput,0.510331924987331,catapult,LUT,2989,FF,891,catapult_fpga_area
Throughput,0.510331924987331,catapult,FF,891,FF,891,catapult_fpga_area
Throughput,0.510331924987331,catapult,DSP,1,FF,891,catapult_fpga_area
Throughput,0.510331924987331,catapult,BRAM,0,FF,891,catapult_fpga_area
Throughput,0.46454348614801005,catapult,CLB,752,FF,905,catapult_fpga_area
Throughput,0.46454348614801005,catapult,LUT,3988,FF,905,catapult_fpga_area
Throughput,0.46454348614801005,catapult,FF,905,FF,905,catapult_fpga_area
Throughput,0.46454348614801005,catapult,DSP,1,FF,905,catapult_fpga_area
Throughput,0.46454348614801005,catapult,BRAM,0,FF,905,catapult_fpga_area
Throughput,0.489567560078507,catapult,CLB,873,FF,307,catapult_fpga_area
Throughput,0.489567560078507,catapult,LUT,4552,FF,307,catapult_fpga_area
Throughput,0.489567560078507,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.489567560078507,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.489567560078507,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5151484554819008,catapult,CLB,313,FF,575,catapult_fpga_area
Throughput,0.5151484554819008,catapult,LUT,1532,FF,575,catapult_fpga_area
Throughput,0.5151484554819008,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.5151484554819008,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.5151484554819008,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.5065933119550956,catapult,CLB,387,FF,579,catapult_fpga_area
Throughput,0.5065933119550956,catapult,LUT,2090,FF,579,catapult_fpga_area
Throughput,0.5065933119550956,catapult,FF,579,FF,579,catapult_fpga_area
Throughput,0.5065933119550956,catapult,DSP,1,FF,579,catapult_fpga_area
Throughput,0.5065933119550956,catapult,BRAM,0,FF,579,catapult_fpga_area
Throughput,0.49325255171876314,catapult,CLB,481,FF,287,catapult_fpga_area
Throughput,0.49325255171876314,catapult,LUT,2306,FF,287,catapult_fpga_area
Throughput,0.49325255171876314,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.49325255171876314,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.49325255171876314,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4737858999421034,catapult,CLB,682,FF,909,catapult_fpga_area
Throughput,0.4737858999421034,catapult,LUT,3277,FF,909,catapult_fpga_area
Throughput,0.4737858999421034,catapult,FF,909,FF,909,catapult_fpga_area
Throughput,0.4737858999421034,catapult,DSP,1,FF,909,catapult_fpga_area
Throughput,0.4737858999421034,catapult,BRAM,0,FF,909,catapult_fpga_area
Throughput,0.47122444373132477,catapult,CLB,773,FF,901,catapult_fpga_area
Throughput,0.47122444373132477,catapult,LUT,4131,FF,901,catapult_fpga_area
Throughput,0.47122444373132477,catapult,FF,901,FF,901,catapult_fpga_area
Throughput,0.47122444373132477,catapult,DSP,1,FF,901,catapult_fpga_area
Throughput,0.47122444373132477,catapult,BRAM,0,FF,901,catapult_fpga_area
Throughput,0.46648971156941127,catapult,CLB,905,FF,306,catapult_fpga_area
Throughput,0.46648971156941127,catapult,LUT,4782,FF,306,catapult_fpga_area
Throughput,0.46648971156941127,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.46648971156941127,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.46648971156941127,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5447347033047966,catapult,CLB,120,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,LUT,644,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5543793473735447,catapult,CLB,146,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,LUT,749,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,FF,259,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,DSP,1,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,BRAM,0,FF,259,catapult_fpga_area
Throughput,0.500909150107445,catapult,CLB,249,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,LUT,1082,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5178502998353236,catapult,CLB,146,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,LUT,820,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,FF,374,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,DSP,1,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,BRAM,0,FF,374,catapult_fpga_area
Throughput,0.455165514111724,catapult,CLB,222,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,LUT,1068,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,FF,381,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,DSP,1,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,BRAM,0,FF,381,catapult_fpga_area
Throughput,0.5143120176717609,catapult,CLB,269,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,LUT,1302,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,FF,385,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,DSP,1,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,BRAM,0,FF,385,catapult_fpga_area
Throughput,0.5392347180880894,catapult,CLB,213,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,LUT,1058,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5444348684400362,catapult,CLB,268,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,LUT,1308,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5084962089065145,catapult,CLB,398,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,LUT,1803,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4805513654146221,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,LUT,1693,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4679728725485241,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,LUT,1940,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5185307327980022,catapult,CLB,547,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,LUT,2814,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.46908583614081206,catapult,CLB,149,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,LUT,751,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,FF,375,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,DSP,1,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,BRAM,0,FF,375,catapult_fpga_area
Throughput,0.4957575547254371,catapult,CLB,172,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,LUT,900,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5170911554143323,catapult,CLB,298,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,LUT,1201,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5492055192957866,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,LUT,1085,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5181008908226716,catapult,CLB,268,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,LUT,1278,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5415794949337946,catapult,CLB,392,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,LUT,1766,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4870806722492606,catapult,CLB,321,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,LUT,1663,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4948327094317589,catapult,CLB,376,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,LUT,2031,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4869148926328316,catapult,CLB,641,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,LUT,3000,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.4769194816839073,catapult,CLB,498,FF,285,catapult_fpga_area
Throughput,0.4769194816839073,catapult,LUT,2662,FF,285,catapult_fpga_area
Throughput,0.4769194816839073,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4769194816839073,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4769194816839073,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.47328966131865124,catapult,CLB,629,FF,284,catapult_fpga_area
Throughput,0.47328966131865124,catapult,LUT,3202,FF,284,catapult_fpga_area
Throughput,0.47328966131865124,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.47328966131865124,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.47328966131865124,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5048052410899351,catapult,CLB,776,FF,301,catapult_fpga_area
Throughput,0.5048052410899351,catapult,LUT,4051,FF,301,catapult_fpga_area
Throughput,0.5048052410899351,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.5048052410899351,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.5048052410899351,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.5346864465006109,catapult,CLB,189,FF,267,catapult_fpga_area
Throughput,0.5346864465006109,catapult,LUT,1006,FF,267,catapult_fpga_area
Throughput,0.5346864465006109,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5346864465006109,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5346864465006109,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5061102692810299,catapult,CLB,234,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,LUT,1156,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5246165839696059,catapult,CLB,418,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,LUT,1865,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5049303928206976,catapult,CLB,309,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,LUT,1693,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5141890467449263,catapult,CLB,466,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,LUT,2206,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.44617242065492757,catapult,CLB,587,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,LUT,2879,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.49126337218899097,catapult,CLB,505,FF,286,catapult_fpga_area
Throughput,0.49126337218899097,catapult,LUT,2684,FF,286,catapult_fpga_area
Throughput,0.49126337218899097,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49126337218899097,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49126337218899097,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.47946085585680615,catapult,CLB,624,FF,292,catapult_fpga_area
Throughput,0.47946085585680615,catapult,LUT,3040,FF,292,catapult_fpga_area
Throughput,0.47946085585680615,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.47946085585680615,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.47946085585680615,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.49845429323667306,catapult,CLB,834,FF,302,catapult_fpga_area
Throughput,0.49845429323667306,catapult,LUT,4431,FF,302,catapult_fpga_area
Throughput,0.49845429323667306,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.49845429323667306,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.49845429323667306,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.4932496321590868,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,LUT,1379,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4924002938644954,catapult,CLB,360,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,LUT,1708,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5066482381814166,catapult,CLB,520,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,LUT,2571,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5080996159783102,catapult,CLB,500,FF,293,catapult_fpga_area
Throughput,0.5080996159783102,catapult,LUT,2748,FF,293,catapult_fpga_area
Throughput,0.5080996159783102,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5080996159783102,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5080996159783102,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4861084780235218,catapult,CLB,654,FF,298,catapult_fpga_area
Throughput,0.4861084780235218,catapult,LUT,3488,FF,298,catapult_fpga_area
Throughput,0.4861084780235218,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4861084780235218,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4861084780235218,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5255904746187103,catapult,CLB,796,FF,307,catapult_fpga_area
Throughput,0.5255904746187103,catapult,LUT,4429,FF,307,catapult_fpga_area
Throughput,0.5255904746187103,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5255904746187103,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5255904746187103,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5143733929046306,catapult,CLB,97,FF,256,catapult_fpga_area
Throughput,0.5143733929046306,catapult,LUT,521,FF,256,catapult_fpga_area
Throughput,0.5143733929046306,catapult,FF,256,FF,256,catapult_fpga_area
Throughput,0.5143733929046306,catapult,DSP,3,FF,256,catapult_fpga_area
Throughput,0.5143733929046306,catapult,BRAM,0,FF,256,catapult_fpga_area
Throughput,0.5280684207691422,catapult,CLB,155,FF,259,catapult_fpga_area
Throughput,0.5280684207691422,catapult,LUT,718,FF,259,catapult_fpga_area
Throughput,0.5280684207691422,catapult,FF,259,FF,259,catapult_fpga_area
Throughput,0.5280684207691422,catapult,DSP,3,FF,259,catapult_fpga_area
Throughput,0.5280684207691422,catapult,BRAM,0,FF,259,catapult_fpga_area
Throughput,0.5535556818892634,catapult,CLB,241,FF,265,catapult_fpga_area
Throughput,0.5535556818892634,catapult,LUT,1075,FF,265,catapult_fpga_area
Throughput,0.5535556818892634,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5535556818892634,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.5535556818892634,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5693794561059684,catapult,CLB,122,FF,264,catapult_fpga_area
Throughput,0.5693794561059684,catapult,LUT,556,FF,264,catapult_fpga_area
Throughput,0.5693794561059684,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5693794561059684,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5693794561059684,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4958079438348761,catapult,CLB,179,FF,267,catapult_fpga_area
Throughput,0.4958079438348761,catapult,LUT,804,FF,267,catapult_fpga_area
Throughput,0.4958079438348761,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4958079438348761,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.4958079438348761,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5357991524729007,catapult,CLB,259,FF,273,catapult_fpga_area
Throughput,0.5357991524729007,catapult,LUT,1186,FF,273,catapult_fpga_area
Throughput,0.5357991524729007,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5357991524729007,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5357991524729007,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5636311372385456,catapult,CLB,117,FF,265,catapult_fpga_area
Throughput,0.5636311372385456,catapult,LUT,605,FF,265,catapult_fpga_area
Throughput,0.5636311372385456,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5636311372385456,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.5636311372385456,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5295387294035911,catapult,CLB,199,FF,268,catapult_fpga_area
Throughput,0.5295387294035911,catapult,LUT,879,FF,268,catapult_fpga_area
Throughput,0.5295387294035911,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5295387294035911,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.5295387294035911,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5135663692090257,catapult,CLB,288,FF,276,catapult_fpga_area
Throughput,0.5135663692090257,catapult,LUT,1332,FF,276,catapult_fpga_area
Throughput,0.5135663692090257,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5135663692090257,catapult,DSP,3,FF,276,catapult_fpga_area
Throughput,0.5135663692090257,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5497517046425981,catapult,CLB,110,FF,266,catapult_fpga_area
Throughput,0.5497517046425981,catapult,LUT,567,FF,266,catapult_fpga_area
Throughput,0.5497517046425981,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5497517046425981,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5497517046425981,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5265272317251611,catapult,CLB,199,FF,270,catapult_fpga_area
Throughput,0.5265272317251611,catapult,LUT,955,FF,270,catapult_fpga_area
Throughput,0.5265272317251611,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5265272317251611,catapult,DSP,3,FF,270,catapult_fpga_area
Throughput,0.5265272317251611,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5544027059287271,catapult,CLB,320,FF,278,catapult_fpga_area
Throughput,0.5544027059287271,catapult,LUT,1625,FF,278,catapult_fpga_area
Throughput,0.5544027059287271,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5544027059287271,catapult,DSP,3,FF,278,catapult_fpga_area
Throughput,0.5544027059287271,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5453178194049165,catapult,CLB,131,FF,264,catapult_fpga_area
Throughput,0.5453178194049165,catapult,LUT,638,FF,264,catapult_fpga_area
Throughput,0.5453178194049165,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5453178194049165,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5453178194049165,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.49084187234577253,catapult,CLB,218,FF,267,catapult_fpga_area
Throughput,0.49084187234577253,catapult,LUT,957,FF,267,catapult_fpga_area
Throughput,0.49084187234577253,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.49084187234577253,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.49084187234577253,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5613171644053069,catapult,CLB,301,FF,273,catapult_fpga_area
Throughput,0.5613171644053069,catapult,LUT,1321,FF,273,catapult_fpga_area
Throughput,0.5613171644053069,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5613171644053069,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5613171644053069,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.544091250631826,catapult,CLB,144,FF,265,catapult_fpga_area
Throughput,0.544091250631826,catapult,LUT,746,FF,265,catapult_fpga_area
Throughput,0.544091250631826,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.544091250631826,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.544091250631826,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5120707886658251,catapult,CLB,233,FF,268,catapult_fpga_area
Throughput,0.5120707886658251,catapult,LUT,1096,FF,268,catapult_fpga_area
Throughput,0.5120707886658251,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5120707886658251,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.5120707886658251,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5165975028709906,catapult,CLB,326,FF,276,catapult_fpga_area
Throughput,0.5165975028709906,catapult,LUT,1497,FF,276,catapult_fpga_area
Throughput,0.5165975028709906,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5165975028709906,catapult,DSP,3,FF,276,catapult_fpga_area
Throughput,0.5165975028709906,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5301881160454541,catapult,CLB,189,FF,268,catapult_fpga_area
Throughput,0.5301881160454541,catapult,LUT,905,FF,268,catapult_fpga_area
Throughput,0.5301881160454541,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5301881160454541,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.5301881160454541,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5014778552393905,catapult,CLB,276,FF,270,catapult_fpga_area
Throughput,0.5014778552393905,catapult,LUT,1339,FF,270,catapult_fpga_area
Throughput,0.5014778552393905,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5014778552393905,catapult,DSP,3,FF,270,catapult_fpga_area
Throughput,0.5014778552393905,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.49335451468716385,catapult,CLB,402,FF,281,catapult_fpga_area
Throughput,0.49335451468716385,catapult,LUT,2064,FF,281,catapult_fpga_area
Throughput,0.49335451468716385,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.49335451468716385,catapult,DSP,3,FF,281,catapult_fpga_area
Throughput,0.49335451468716385,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5395332174415982,catapult,CLB,238,FF,269,catapult_fpga_area
Throughput,0.5395332174415982,catapult,LUT,1110,FF,269,catapult_fpga_area
Throughput,0.5395332174415982,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5395332174415982,catapult,DSP,3,FF,269,catapult_fpga_area
Throughput,0.5395332174415982,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5381902491767034,catapult,CLB,399,FF,273,catapult_fpga_area
Throughput,0.5381902491767034,catapult,LUT,1890,FF,273,catapult_fpga_area
Throughput,0.5381902491767034,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5381902491767034,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5381902491767034,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5152981721343238,catapult,CLB,419,FF,287,catapult_fpga_area
Throughput,0.5152981721343238,catapult,LUT,2039,FF,287,catapult_fpga_area
Throughput,0.5152981721343238,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5152981721343238,catapult,DSP,3,FF,287,catapult_fpga_area
Throughput,0.5152981721343238,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5565486857659334,catapult,CLB,178,FF,265,catapult_fpga_area
Throughput,0.5565486857659334,catapult,LUT,862,FF,265,catapult_fpga_area
Throughput,0.5565486857659334,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5565486857659334,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.5565486857659334,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.48408263677875923,catapult,CLB,253,FF,270,catapult_fpga_area
Throughput,0.48408263677875923,catapult,LUT,1171,FF,270,catapult_fpga_area
Throughput,0.48408263677875923,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.48408263677875923,catapult,DSP,3,FF,270,catapult_fpga_area
Throughput,0.48408263677875923,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5064809299800244,catapult,CLB,346,FF,276,catapult_fpga_area
Throughput,0.5064809299800244,catapult,LUT,1813,FF,276,catapult_fpga_area
Throughput,0.5064809299800244,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5064809299800244,catapult,DSP,3,FF,276,catapult_fpga_area
Throughput,0.5064809299800244,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5418418396180665,catapult,CLB,220,FF,268,catapult_fpga_area
Throughput,0.5418418396180665,catapult,LUT,1090,FF,268,catapult_fpga_area
Throughput,0.5418418396180665,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5418418396180665,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.5418418396180665,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5106198720999344,catapult,CLB,330,FF,272,catapult_fpga_area
Throughput,0.5106198720999344,catapult,LUT,1619,FF,272,catapult_fpga_area
Throughput,0.5106198720999344,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5106198720999344,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5106198720999344,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5029586542838246,catapult,CLB,581,FF,278,catapult_fpga_area
Throughput,0.5029586542838246,catapult,LUT,2399,FF,278,catapult_fpga_area
Throughput,0.5029586542838246,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5029586542838246,catapult,DSP,3,FF,278,catapult_fpga_area
Throughput,0.5029586542838246,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5385064416140546,catapult,CLB,247,FF,270,catapult_fpga_area
Throughput,0.5385064416140546,catapult,LUT,1327,FF,270,catapult_fpga_area
Throughput,0.5385064416140546,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5385064416140546,catapult,DSP,3,FF,270,catapult_fpga_area
Throughput,0.5385064416140546,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5086141434403779,catapult,CLB,454,FF,276,catapult_fpga_area
Throughput,0.5086141434403779,catapult,LUT,2137,FF,276,catapult_fpga_area
Throughput,0.5086141434403779,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5086141434403779,catapult,DSP,3,FF,276,catapult_fpga_area
Throughput,0.5086141434403779,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5184304621444669,catapult,CLB,533,FF,283,catapult_fpga_area
Throughput,0.5184304621444669,catapult,LUT,2499,FF,283,catapult_fpga_area
Throughput,0.5184304621444669,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5184304621444669,catapult,DSP,3,FF,283,catapult_fpga_area
Throughput,0.5184304621444669,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5239096653998531,catapult,CLB,232,FF,269,catapult_fpga_area
Throughput,0.5239096653998531,catapult,LUT,1166,FF,269,catapult_fpga_area
Throughput,0.5239096653998531,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5239096653998531,catapult,DSP,3,FF,269,catapult_fpga_area
Throughput,0.5239096653998531,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4872468021992372,catapult,CLB,388,FF,273,catapult_fpga_area
Throughput,0.4872468021992372,catapult,LUT,1808,FF,273,catapult_fpga_area
Throughput,0.4872468021992372,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4872468021992372,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.4872468021992372,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5163395655518895,catapult,CLB,532,FF,278,catapult_fpga_area
Throughput,0.5163395655518895,catapult,LUT,2631,FF,278,catapult_fpga_area
Throughput,0.5163395655518895,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5163395655518895,catapult,DSP,3,FF,278,catapult_fpga_area
Throughput,0.5163395655518895,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5561979642042114,catapult,CLB,319,FF,270,catapult_fpga_area
Throughput,0.5561979642042114,catapult,LUT,1672,FF,270,catapult_fpga_area
Throughput,0.5561979642042114,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5561979642042114,catapult,DSP,3,FF,270,catapult_fpga_area
Throughput,0.5561979642042114,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5097172496472756,catapult,CLB,499,FF,276,catapult_fpga_area
Throughput,0.5097172496472756,catapult,LUT,2594,FF,276,catapult_fpga_area
Throughput,0.5097172496472756,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5097172496472756,catapult,DSP,3,FF,276,catapult_fpga_area
Throughput,0.5097172496472756,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5173394062081763,catapult,CLB,670,FF,284,catapult_fpga_area
Throughput,0.5173394062081763,catapult,LUT,3441,FF,284,catapult_fpga_area
Throughput,0.5173394062081763,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5173394062081763,catapult,DSP,3,FF,284,catapult_fpga_area
Throughput,0.5173394062081763,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5050533109022323,catapult,CLB,120,FF,343,catapult_fpga_area
Throughput,0.5050533109022323,catapult,LUT,594,FF,343,catapult_fpga_area
Throughput,0.5050533109022323,catapult,FF,343,FF,343,catapult_fpga_area
Throughput,0.5050533109022323,catapult,DSP,1,FF,343,catapult_fpga_area
Throughput,0.5050533109022323,catapult,BRAM,0,FF,343,catapult_fpga_area
Throughput,0.4500887575029796,catapult,CLB,170,FF,345,catapult_fpga_area
Throughput,0.4500887575029796,catapult,LUT,663,FF,345,catapult_fpga_area
Throughput,0.4500887575029796,catapult,FF,345,FF,345,catapult_fpga_area
Throughput,0.4500887575029796,catapult,DSP,1,FF,345,catapult_fpga_area
Throughput,0.4500887575029796,catapult,BRAM,0,FF,345,catapult_fpga_area
Throughput,0.4949404710348463,catapult,CLB,242,FF,352,catapult_fpga_area
Throughput,0.4949404710348463,catapult,LUT,969,FF,352,catapult_fpga_area
Throughput,0.4949404710348463,catapult,FF,352,FF,352,catapult_fpga_area
Throughput,0.4949404710348463,catapult,DSP,1,FF,352,catapult_fpga_area
Throughput,0.4949404710348463,catapult,BRAM,0,FF,352,catapult_fpga_area
Throughput,0.5538791480009394,catapult,CLB,147,FF,264,catapult_fpga_area
Throughput,0.5538791480009394,catapult,LUT,709,FF,264,catapult_fpga_area
Throughput,0.5538791480009394,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5538791480009394,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5538791480009394,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5066282169625206,catapult,CLB,182,FF,266,catapult_fpga_area
Throughput,0.5066282169625206,catapult,LUT,859,FF,266,catapult_fpga_area
Throughput,0.5066282169625206,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5066282169625206,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5066282169625206,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5211582429254071,catapult,CLB,324,FF,275,catapult_fpga_area
Throughput,0.5211582429254071,catapult,LUT,1261,FF,275,catapult_fpga_area
Throughput,0.5211582429254071,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5211582429254071,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5211582429254071,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5050989741439835,catapult,CLB,186,FF,265,catapult_fpga_area
Throughput,0.5050989741439835,catapult,LUT,962,FF,265,catapult_fpga_area
Throughput,0.5050989741439835,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5050989741439835,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5050989741439835,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.518778484181147,catapult,CLB,273,FF,267,catapult_fpga_area
Throughput,0.518778484181147,catapult,LUT,1221,FF,267,catapult_fpga_area
Throughput,0.518778484181147,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.518778484181147,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.518778484181147,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49817568065743245,catapult,CLB,444,FF,279,catapult_fpga_area
Throughput,0.49817568065743245,catapult,LUT,1822,FF,279,catapult_fpga_area
Throughput,0.49817568065743245,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.49817568065743245,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.49817568065743245,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.50356143827218,catapult,CLB,311,FF,266,catapult_fpga_area
Throughput,0.50356143827218,catapult,LUT,1527,FF,266,catapult_fpga_area
Throughput,0.50356143827218,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.50356143827218,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.50356143827218,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5188597745139192,catapult,CLB,412,FF,268,catapult_fpga_area
Throughput,0.5188597745139192,catapult,LUT,1985,FF,268,catapult_fpga_area
Throughput,0.5188597745139192,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5188597745139192,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5188597745139192,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5098399102681758,catapult,CLB,560,FF,277,catapult_fpga_area
Throughput,0.5098399102681758,catapult,LUT,2865,FF,277,catapult_fpga_area
Throughput,0.5098399102681758,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5098399102681758,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5098399102681758,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5171561377124736,catapult,CLB,141,FF,264,catapult_fpga_area
Throughput,0.5171561377124736,catapult,LUT,658,FF,264,catapult_fpga_area
Throughput,0.5171561377124736,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5171561377124736,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5171561377124736,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5180383545236923,catapult,CLB,183,FF,266,catapult_fpga_area
Throughput,0.5180383545236923,catapult,LUT,845,FF,266,catapult_fpga_area
Throughput,0.5180383545236923,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5180383545236923,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5180383545236923,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5526504563234819,catapult,CLB,285,FF,276,catapult_fpga_area
Throughput,0.5526504563234819,catapult,LUT,1305,FF,276,catapult_fpga_area
Throughput,0.5526504563234819,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5526504563234819,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5526504563234819,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.531716065747755,catapult,CLB,179,FF,265,catapult_fpga_area
Throughput,0.531716065747755,catapult,LUT,894,FF,265,catapult_fpga_area
Throughput,0.531716065747755,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.531716065747755,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.531716065747755,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5154726858755845,catapult,CLB,267,FF,267,catapult_fpga_area
Throughput,0.5154726858755845,catapult,LUT,1242,FF,267,catapult_fpga_area
Throughput,0.5154726858755845,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5154726858755845,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5154726858755845,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4864028514880765,catapult,CLB,408,FF,278,catapult_fpga_area
Throughput,0.4864028514880765,catapult,LUT,1711,FF,278,catapult_fpga_area
Throughput,0.4864028514880765,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4864028514880765,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4864028514880765,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4988772766888119,catapult,CLB,286,FF,266,catapult_fpga_area
Throughput,0.4988772766888119,catapult,LUT,1459,FF,266,catapult_fpga_area
Throughput,0.4988772766888119,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4988772766888119,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4988772766888119,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4760893638779574,catapult,CLB,406,FF,269,catapult_fpga_area
Throughput,0.4760893638779574,catapult,LUT,2018,FF,269,catapult_fpga_area
Throughput,0.4760893638779574,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4760893638779574,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4760893638779574,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.47753279814640864,catapult,CLB,596,FF,282,catapult_fpga_area
Throughput,0.47753279814640864,catapult,LUT,2861,FF,282,catapult_fpga_area
Throughput,0.47753279814640864,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.47753279814640864,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.47753279814640864,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.548161766922713,catapult,CLB,214,FF,265,catapult_fpga_area
Throughput,0.548161766922713,catapult,LUT,1017,FF,265,catapult_fpga_area
Throughput,0.548161766922713,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.548161766922713,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.548161766922713,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4851698142866985,catapult,CLB,250,FF,267,catapult_fpga_area
Throughput,0.4851698142866985,catapult,LUT,1235,FF,267,catapult_fpga_area
Throughput,0.4851698142866985,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4851698142866985,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4851698142866985,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5495079156615251,catapult,CLB,434,FF,280,catapult_fpga_area
Throughput,0.5495079156615251,catapult,LUT,1867,FF,280,catapult_fpga_area
Throughput,0.5495079156615251,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5495079156615251,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5495079156615251,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5272331751985296,catapult,CLB,267,FF,266,catapult_fpga_area
Throughput,0.5272331751985296,catapult,LUT,1330,FF,266,catapult_fpga_area
Throughput,0.5272331751985296,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5272331751985296,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5272331751985296,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.49055533807602236,catapult,CLB,383,FF,268,catapult_fpga_area
Throughput,0.49055533807602236,catapult,LUT,1786,FF,268,catapult_fpga_area
Throughput,0.49055533807602236,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.49055533807602236,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.49055533807602236,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5079602449993854,catapult,CLB,567,FF,281,catapult_fpga_area
Throughput,0.5079602449993854,catapult,LUT,2612,FF,281,catapult_fpga_area
Throughput,0.5079602449993854,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5079602449993854,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5079602449993854,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.48088945313251386,catapult,CLB,270,FF,266,catapult_fpga_area
Throughput,0.48088945313251386,catapult,LUT,1405,FF,266,catapult_fpga_area
Throughput,0.48088945313251386,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48088945313251386,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.48088945313251386,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4877299341808454,catapult,CLB,362,FF,270,catapult_fpga_area
Throughput,0.4877299341808454,catapult,LUT,1943,FF,270,catapult_fpga_area
Throughput,0.4877299341808454,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4877299341808454,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4877299341808454,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.47129395640907934,catapult,CLB,563,FF,279,catapult_fpga_area
Throughput,0.47129395640907934,catapult,LUT,2661,FF,279,catapult_fpga_area
Throughput,0.47129395640907934,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.47129395640907934,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.47129395640907934,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.48823333256843443,catapult,CLB,149,FF,383,catapult_fpga_area
Throughput,0.48823333256843443,catapult,LUT,691,FF,383,catapult_fpga_area
Throughput,0.48823333256843443,catapult,FF,383,FF,383,catapult_fpga_area
Throughput,0.48823333256843443,catapult,DSP,1,FF,383,catapult_fpga_area
Throughput,0.48823333256843443,catapult,BRAM,0,FF,383,catapult_fpga_area
Throughput,0.4925125775399489,catapult,CLB,173,FF,385,catapult_fpga_area
Throughput,0.4925125775399489,catapult,LUT,814,FF,385,catapult_fpga_area
Throughput,0.4925125775399489,catapult,FF,385,FF,385,catapult_fpga_area
Throughput,0.4925125775399489,catapult,DSP,1,FF,385,catapult_fpga_area
Throughput,0.4925125775399489,catapult,BRAM,0,FF,385,catapult_fpga_area
Throughput,0.45523679369442416,catapult,CLB,270,FF,359,catapult_fpga_area
Throughput,0.45523679369442416,catapult,LUT,1182,FF,359,catapult_fpga_area
Throughput,0.45523679369442416,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.45523679369442416,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.45523679369442416,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.569793751755677,catapult,CLB,182,FF,340,catapult_fpga_area
Throughput,0.569793751755677,catapult,LUT,915,FF,340,catapult_fpga_area
Throughput,0.569793751755677,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.569793751755677,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.569793751755677,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5180321822312889,catapult,CLB,232,FF,342,catapult_fpga_area
Throughput,0.5180321822312889,catapult,LUT,1170,FF,342,catapult_fpga_area
Throughput,0.5180321822312889,catapult,FF,342,FF,342,catapult_fpga_area
Throughput,0.5180321822312889,catapult,DSP,1,FF,342,catapult_fpga_area
Throughput,0.5180321822312889,catapult,BRAM,0,FF,342,catapult_fpga_area
Throughput,0.5002546296064697,catapult,CLB,376,FF,277,catapult_fpga_area
Throughput,0.5002546296064697,catapult,LUT,1579,FF,277,catapult_fpga_area
Throughput,0.5002546296064697,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5002546296064697,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5002546296064697,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.51494552133857,catapult,CLB,282,FF,423,catapult_fpga_area
Throughput,0.51494552133857,catapult,LUT,1370,FF,423,catapult_fpga_area
Throughput,0.51494552133857,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.51494552133857,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.51494552133857,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.5541612243416426,catapult,CLB,356,FF,424,catapult_fpga_area
Throughput,0.5541612243416426,catapult,LUT,1848,FF,424,catapult_fpga_area
Throughput,0.5541612243416426,catapult,FF,424,FF,424,catapult_fpga_area
Throughput,0.5541612243416426,catapult,DSP,1,FF,424,catapult_fpga_area
Throughput,0.5541612243416426,catapult,BRAM,0,FF,424,catapult_fpga_area
Throughput,0.5028812581686775,catapult,CLB,526,FF,287,catapult_fpga_area
Throughput,0.5028812581686775,catapult,LUT,2331,FF,287,catapult_fpga_area
Throughput,0.5028812581686775,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5028812581686775,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5028812581686775,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4913864862819635,catapult,CLB,455,FF,587,catapult_fpga_area
Throughput,0.4913864862819635,catapult,LUT,2376,FF,587,catapult_fpga_area
Throughput,0.4913864862819635,catapult,FF,587,FF,587,catapult_fpga_area
Throughput,0.4913864862819635,catapult,DSP,1,FF,587,catapult_fpga_area
Throughput,0.4913864862819635,catapult,BRAM,0,FF,587,catapult_fpga_area
Throughput,0.5212476165952731,catapult,CLB,542,FF,590,catapult_fpga_area
Throughput,0.5212476165952731,catapult,LUT,2972,FF,590,catapult_fpga_area
Throughput,0.5212476165952731,catapult,FF,590,FF,590,catapult_fpga_area
Throughput,0.5212476165952731,catapult,DSP,1,FF,590,catapult_fpga_area
Throughput,0.5212476165952731,catapult,BRAM,0,FF,590,catapult_fpga_area
Throughput,0.4794728100558873,catapult,CLB,827,FF,300,catapult_fpga_area
Throughput,0.4794728100558873,catapult,LUT,4111,FF,300,catapult_fpga_area
Throughput,0.4794728100558873,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.4794728100558873,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.4794728100558873,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.5197880720072812,catapult,CLB,180,FF,340,catapult_fpga_area
Throughput,0.5197880720072812,catapult,LUT,892,FF,340,catapult_fpga_area
Throughput,0.5197880720072812,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.5197880720072812,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.5197880720072812,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.49166238920388056,catapult,CLB,242,FF,344,catapult_fpga_area
Throughput,0.49166238920388056,catapult,LUT,1138,FF,344,catapult_fpga_area
Throughput,0.49166238920388056,catapult,FF,344,FF,344,catapult_fpga_area
Throughput,0.49166238920388056,catapult,DSP,1,FF,344,catapult_fpga_area
Throughput,0.49166238920388056,catapult,BRAM,0,FF,344,catapult_fpga_area
Throughput,0.4526795915743653,catapult,CLB,339,FF,279,catapult_fpga_area
Throughput,0.4526795915743653,catapult,LUT,1554,FF,279,catapult_fpga_area
Throughput,0.4526795915743653,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4526795915743653,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4526795915743653,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5106011000390099,catapult,CLB,262,FF,421,catapult_fpga_area
Throughput,0.5106011000390099,catapult,LUT,1349,FF,421,catapult_fpga_area
Throughput,0.5106011000390099,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.5106011000390099,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.5106011000390099,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.4709645636842993,catapult,CLB,361,FF,428,catapult_fpga_area
Throughput,0.4709645636842993,catapult,LUT,1832,FF,428,catapult_fpga_area
Throughput,0.4709645636842993,catapult,FF,428,FF,428,catapult_fpga_area
Throughput,0.4709645636842993,catapult,DSP,1,FF,428,catapult_fpga_area
Throughput,0.4709645636842993,catapult,BRAM,0,FF,428,catapult_fpga_area
Throughput,0.5346321329950894,catapult,CLB,503,FF,290,catapult_fpga_area
Throughput,0.5346321329950894,catapult,LUT,2507,FF,290,catapult_fpga_area
Throughput,0.5346321329950894,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.5346321329950894,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.5346321329950894,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4985382857461922,catapult,CLB,515,FF,586,catapult_fpga_area
Throughput,0.4985382857461922,catapult,LUT,2586,FF,586,catapult_fpga_area
Throughput,0.4985382857461922,catapult,FF,586,FF,586,catapult_fpga_area
Throughput,0.4985382857461922,catapult,DSP,1,FF,586,catapult_fpga_area
Throughput,0.4985382857461922,catapult,BRAM,0,FF,586,catapult_fpga_area
Throughput,0.49824741471872686,catapult,CLB,581,FF,591,catapult_fpga_area
Throughput,0.49824741471872686,catapult,LUT,3057,FF,591,catapult_fpga_area
Throughput,0.49824741471872686,catapult,FF,591,FF,591,catapult_fpga_area
Throughput,0.49824741471872686,catapult,DSP,1,FF,591,catapult_fpga_area
Throughput,0.49824741471872686,catapult,BRAM,0,FF,591,catapult_fpga_area
Throughput,0.5155051047893001,catapult,CLB,803,FF,302,catapult_fpga_area
Throughput,0.5155051047893001,catapult,LUT,4011,FF,302,catapult_fpga_area
Throughput,0.5155051047893001,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.5155051047893001,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.5155051047893001,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.4938230148191348,catapult,CLB,279,FF,422,catapult_fpga_area
Throughput,0.4938230148191348,catapult,LUT,1446,FF,422,catapult_fpga_area
Throughput,0.4938230148191348,catapult,FF,422,FF,422,catapult_fpga_area
Throughput,0.4938230148191348,catapult,DSP,1,FF,422,catapult_fpga_area
Throughput,0.4938230148191348,catapult,BRAM,0,FF,422,catapult_fpga_area
Throughput,0.5030130481584693,catapult,CLB,339,FF,425,catapult_fpga_area
Throughput,0.5030130481584693,catapult,LUT,1789,FF,425,catapult_fpga_area
Throughput,0.5030130481584693,catapult,FF,425,FF,425,catapult_fpga_area
Throughput,0.5030130481584693,catapult,DSP,1,FF,425,catapult_fpga_area
Throughput,0.5030130481584693,catapult,BRAM,0,FF,425,catapult_fpga_area
Throughput,0.5218844412157193,catapult,CLB,580,FF,287,catapult_fpga_area
Throughput,0.5218844412157193,catapult,LUT,2522,FF,287,catapult_fpga_area
Throughput,0.5218844412157193,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5218844412157193,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5218844412157193,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5038549945634045,catapult,CLB,423,FF,581,catapult_fpga_area
Throughput,0.5038549945634045,catapult,LUT,2305,FF,581,catapult_fpga_area
Throughput,0.5038549945634045,catapult,FF,581,FF,581,catapult_fpga_area
Throughput,0.5038549945634045,catapult,DSP,1,FF,581,catapult_fpga_area
Throughput,0.5038549945634045,catapult,BRAM,0,FF,581,catapult_fpga_area
Throughput,0.4923549583836972,catapult,CLB,563,FF,584,catapult_fpga_area
Throughput,0.4923549583836972,catapult,LUT,3020,FF,584,catapult_fpga_area
Throughput,0.4923549583836972,catapult,FF,584,FF,584,catapult_fpga_area
Throughput,0.4923549583836972,catapult,DSP,1,FF,584,catapult_fpga_area
Throughput,0.4923549583836972,catapult,BRAM,0,FF,584,catapult_fpga_area
Throughput,0.49252519143222884,catapult,CLB,755,FF,298,catapult_fpga_area
Throughput,0.49252519143222884,catapult,LUT,3874,FF,298,catapult_fpga_area
Throughput,0.49252519143222884,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.49252519143222884,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.49252519143222884,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.49531211845488377,catapult,CLB,413,FF,581,catapult_fpga_area
Throughput,0.49531211845488377,catapult,LUT,2080,FF,581,catapult_fpga_area
Throughput,0.49531211845488377,catapult,FF,581,FF,581,catapult_fpga_area
Throughput,0.49531211845488377,catapult,DSP,1,FF,581,catapult_fpga_area
Throughput,0.49531211845488377,catapult,BRAM,0,FF,581,catapult_fpga_area
Throughput,0.49410874147538897,catapult,CLB,543,FF,587,catapult_fpga_area
Throughput,0.49410874147538897,catapult,LUT,2967,FF,587,catapult_fpga_area
Throughput,0.49410874147538897,catapult,FF,587,FF,587,catapult_fpga_area
Throughput,0.49410874147538897,catapult,DSP,1,FF,587,catapult_fpga_area
Throughput,0.49410874147538897,catapult,BRAM,0,FF,587,catapult_fpga_area
Throughput,0.49513995378363673,catapult,CLB,694,FF,291,catapult_fpga_area
Throughput,0.49513995378363673,catapult,LUT,3513,FF,291,catapult_fpga_area
Throughput,0.49513995378363673,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.49513995378363673,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.49513995378363673,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.4865358501508505,catapult,CLB,150,FF,350,catapult_fpga_area
Throughput,0.4865358501508505,catapult,LUT,797,FF,350,catapult_fpga_area
Throughput,0.4865358501508505,catapult,FF,350,FF,350,catapult_fpga_area
Throughput,0.4865358501508505,catapult,DSP,1,FF,350,catapult_fpga_area
Throughput,0.4865358501508505,catapult,BRAM,0,FF,350,catapult_fpga_area
Throughput,0.47733243722123786,catapult,CLB,172,FF,356,catapult_fpga_area
Throughput,0.47733243722123786,catapult,LUT,892,FF,356,catapult_fpga_area
Throughput,0.47733243722123786,catapult,FF,356,FF,356,catapult_fpga_area
Throughput,0.47733243722123786,catapult,DSP,1,FF,356,catapult_fpga_area
Throughput,0.47733243722123786,catapult,BRAM,0,FF,356,catapult_fpga_area
Throughput,0.4959864774246795,catapult,CLB,269,FF,359,catapult_fpga_area
Throughput,0.4959864774246795,catapult,LUT,1254,FF,359,catapult_fpga_area
Throughput,0.4959864774246795,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.4959864774246795,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.4959864774246795,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.5279181600151618,catapult,CLB,190,FF,265,catapult_fpga_area
Throughput,0.5279181600151618,catapult,LUT,990,FF,265,catapult_fpga_area
Throughput,0.5279181600151618,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5279181600151618,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5279181600151618,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5201103258023092,catapult,CLB,242,FF,266,catapult_fpga_area
Throughput,0.5201103258023092,catapult,LUT,1171,FF,266,catapult_fpga_area
Throughput,0.5201103258023092,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5201103258023092,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5201103258023092,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4664988514798276,catapult,CLB,395,FF,276,catapult_fpga_area
Throughput,0.4664988514798276,catapult,LUT,1596,FF,276,catapult_fpga_area
Throughput,0.4664988514798276,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4664988514798276,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4664988514798276,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5366047621526222,catapult,CLB,277,FF,269,catapult_fpga_area
Throughput,0.5366047621526222,catapult,LUT,1469,FF,269,catapult_fpga_area
Throughput,0.5366047621526222,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5366047621526222,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5366047621526222,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5166396722437919,catapult,CLB,350,FF,271,catapult_fpga_area
Throughput,0.5166396722437919,catapult,LUT,1680,FF,271,catapult_fpga_area
Throughput,0.5166396722437919,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5166396722437919,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5166396722437919,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4787114619321464,catapult,CLB,509,FF,288,catapult_fpga_area
Throughput,0.4787114619321464,catapult,LUT,2443,FF,288,catapult_fpga_area
Throughput,0.4787114619321464,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4787114619321464,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4787114619321464,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.49235132220947575,catapult,CLB,428,FF,278,catapult_fpga_area
Throughput,0.49235132220947575,catapult,LUT,2274,FF,278,catapult_fpga_area
Throughput,0.49235132220947575,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.49235132220947575,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.49235132220947575,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4802822522740164,catapult,CLB,526,FF,284,catapult_fpga_area
Throughput,0.4802822522740164,catapult,LUT,2676,FF,284,catapult_fpga_area
Throughput,0.4802822522740164,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4802822522740164,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4802822522740164,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.47501853759842977,catapult,CLB,714,FF,296,catapult_fpga_area
Throughput,0.47501853759842977,catapult,LUT,3477,FF,296,catapult_fpga_area
Throughput,0.47501853759842977,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.47501853759842977,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.47501853759842977,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5584208751125218,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.5584208751125218,catapult,LUT,986,FF,265,catapult_fpga_area
Throughput,0.5584208751125218,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5584208751125218,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5584208751125218,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5388505885864979,catapult,CLB,238,FF,266,catapult_fpga_area
Throughput,0.5388505885864979,catapult,LUT,1133,FF,266,catapult_fpga_area
Throughput,0.5388505885864979,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5388505885864979,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5388505885864979,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5166554208003405,catapult,CLB,346,FF,276,catapult_fpga_area
Throughput,0.5166554208003405,catapult,LUT,1646,FF,276,catapult_fpga_area
Throughput,0.5166554208003405,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5166554208003405,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5166554208003405,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.49905703173853,catapult,CLB,268,FF,271,catapult_fpga_area
Throughput,0.49905703173853,catapult,LUT,1428,FF,271,catapult_fpga_area
Throughput,0.49905703173853,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49905703173853,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49905703173853,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5248186751477365,catapult,CLB,314,FF,272,catapult_fpga_area
Throughput,0.5248186751477365,catapult,LUT,1690,FF,272,catapult_fpga_area
Throughput,0.5248186751477365,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5248186751477365,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5248186751477365,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5163547625723348,catapult,CLB,518,FF,284,catapult_fpga_area
Throughput,0.5163547625723348,catapult,LUT,2382,FF,284,catapult_fpga_area
Throughput,0.5163547625723348,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5163547625723348,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5163547625723348,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.49574747813257874,catapult,CLB,408,FF,279,catapult_fpga_area
Throughput,0.49574747813257874,catapult,LUT,2292,FF,279,catapult_fpga_area
Throughput,0.49574747813257874,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.49574747813257874,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.49574747813257874,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4724393080842869,catapult,CLB,601,FF,285,catapult_fpga_area
Throughput,0.4724393080842869,catapult,LUT,3094,FF,285,catapult_fpga_area
Throughput,0.4724393080842869,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4724393080842869,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4724393080842869,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4733252804925612,catapult,CLB,821,FF,296,catapult_fpga_area
Throughput,0.4733252804925612,catapult,LUT,3903,FF,296,catapult_fpga_area
Throughput,0.4733252804925612,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.4733252804925612,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.4733252804925612,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5314408370830913,catapult,CLB,232,FF,266,catapult_fpga_area
Throughput,0.5314408370830913,catapult,LUT,1250,FF,266,catapult_fpga_area
Throughput,0.5314408370830913,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5314408370830913,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5314408370830913,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.47643164134988336,catapult,CLB,337,FF,267,catapult_fpga_area
Throughput,0.47643164134988336,catapult,LUT,1600,FF,267,catapult_fpga_area
Throughput,0.47643164134988336,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.47643164134988336,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.47643164134988336,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4888651191804274,catapult,CLB,495,FF,279,catapult_fpga_area
Throughput,0.4888651191804274,catapult,LUT,2378,FF,279,catapult_fpga_area
Throughput,0.4888651191804274,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4888651191804274,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4888651191804274,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4731877618502778,catapult,CLB,405,FF,278,catapult_fpga_area
Throughput,0.4731877618502778,catapult,LUT,2224,FF,278,catapult_fpga_area
Throughput,0.4731877618502778,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4731877618502778,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4731877618502778,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5267518845865551,catapult,CLB,516,FF,283,catapult_fpga_area
Throughput,0.5267518845865551,catapult,LUT,2807,FF,283,catapult_fpga_area
Throughput,0.5267518845865551,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5267518845865551,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5267518845865551,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4949693787193855,catapult,CLB,732,FF,291,catapult_fpga_area
Throughput,0.4949693787193855,catapult,LUT,3681,FF,291,catapult_fpga_area
Throughput,0.4949693787193855,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.4949693787193855,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.4949693787193855,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.4615656584072569,catapult,CLB,377,FF,271,catapult_fpga_area
Throughput,0.4615656584072569,catapult,LUT,2021,FF,271,catapult_fpga_area
Throughput,0.4615656584072569,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4615656584072569,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4615656584072569,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4915538755336431,catapult,CLB,473,FF,276,catapult_fpga_area
Throughput,0.4915538755336431,catapult,LUT,2485,FF,276,catapult_fpga_area
Throughput,0.4915538755336431,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4915538755336431,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4915538755336431,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5065286477407303,catapult,CLB,667,FF,284,catapult_fpga_area
Throughput,0.5065286477407303,catapult,LUT,3335,FF,284,catapult_fpga_area
Throughput,0.5065286477407303,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5065286477407303,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5065286477407303,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5191911210011251,catapult,CLB,126,FF,351,catapult_fpga_area
Throughput,0.5191911210011251,catapult,LUT,648,FF,351,catapult_fpga_area
Throughput,0.5191911210011251,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.5191911210011251,catapult,DSP,3,FF,351,catapult_fpga_area
Throughput,0.5191911210011251,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5021277664101631,catapult,CLB,180,FF,354,catapult_fpga_area
Throughput,0.5021277664101631,catapult,LUT,935,FF,354,catapult_fpga_area
Throughput,0.5021277664101631,catapult,FF,354,FF,354,catapult_fpga_area
Throughput,0.5021277664101631,catapult,DSP,3,FF,354,catapult_fpga_area
Throughput,0.5021277664101631,catapult,BRAM,0,FF,354,catapult_fpga_area
Throughput,0.4821928588201994,catapult,CLB,271,FF,360,catapult_fpga_area
Throughput,0.4821928588201994,catapult,LUT,1224,FF,360,catapult_fpga_area
Throughput,0.4821928588201994,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.4821928588201994,catapult,DSP,3,FF,360,catapult_fpga_area
Throughput,0.4821928588201994,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.5328283541411686,catapult,CLB,162,FF,263,catapult_fpga_area
Throughput,0.5328283541411686,catapult,LUT,836,FF,263,catapult_fpga_area
Throughput,0.5328283541411686,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5328283541411686,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5328283541411686,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5028999726925315,catapult,CLB,229,FF,266,catapult_fpga_area
Throughput,0.5028999726925315,catapult,LUT,1089,FF,266,catapult_fpga_area
Throughput,0.5028999726925315,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5028999726925315,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5028999726925315,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5117675838224125,catapult,CLB,318,FF,272,catapult_fpga_area
Throughput,0.5117675838224125,catapult,LUT,1582,FF,272,catapult_fpga_area
Throughput,0.5117675838224125,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5117675838224125,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5117675838224125,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5234497642643986,catapult,CLB,232,FF,264,catapult_fpga_area
Throughput,0.5234497642643986,catapult,LUT,1170,FF,264,catapult_fpga_area
Throughput,0.5234497642643986,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5234497642643986,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5234497642643986,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5108366329122848,catapult,CLB,314,FF,267,catapult_fpga_area
Throughput,0.5108366329122848,catapult,LUT,1507,FF,267,catapult_fpga_area
Throughput,0.5108366329122848,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5108366329122848,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5108366329122848,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4774500348538525,catapult,CLB,468,FF,281,catapult_fpga_area
Throughput,0.4774500348538525,catapult,LUT,2314,FF,281,catapult_fpga_area
Throughput,0.4774500348538525,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4774500348538525,catapult,DSP,3,FF,281,catapult_fpga_area
Throughput,0.4774500348538525,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4935405413942323,catapult,CLB,310,FF,265,catapult_fpga_area
Throughput,0.4935405413942323,catapult,LUT,1657,FF,265,catapult_fpga_area
Throughput,0.4935405413942323,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4935405413942323,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.4935405413942323,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47963793091870804,catapult,CLB,412,FF,268,catapult_fpga_area
Throughput,0.47963793091870804,catapult,LUT,2133,FF,268,catapult_fpga_area
Throughput,0.47963793091870804,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.47963793091870804,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.47963793091870804,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5061909686419757,catapult,CLB,677,FF,284,catapult_fpga_area
Throughput,0.5061909686419757,catapult,LUT,3432,FF,284,catapult_fpga_area
Throughput,0.5061909686419757,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5061909686419757,catapult,DSP,3,FF,284,catapult_fpga_area
Throughput,0.5061909686419757,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5175755725032801,catapult,CLB,160,FF,263,catapult_fpga_area
Throughput,0.5175755725032801,catapult,LUT,817,FF,263,catapult_fpga_area
Throughput,0.5175755725032801,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5175755725032801,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5175755725032801,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5010225871002716,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5010225871002716,catapult,LUT,1041,FF,266,catapult_fpga_area
Throughput,0.5010225871002716,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5010225871002716,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5010225871002716,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5155391224596165,catapult,CLB,309,FF,272,catapult_fpga_area
Throughput,0.5155391224596165,catapult,LUT,1624,FF,272,catapult_fpga_area
Throughput,0.5155391224596165,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5155391224596165,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5155391224596165,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5273062927151054,catapult,CLB,202,FF,264,catapult_fpga_area
Throughput,0.5273062927151054,catapult,LUT,1098,FF,264,catapult_fpga_area
Throughput,0.5273062927151054,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5273062927151054,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5273062927151054,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4905772377067476,catapult,CLB,272,FF,267,catapult_fpga_area
Throughput,0.4905772377067476,catapult,LUT,1372,FF,267,catapult_fpga_area
Throughput,0.4905772377067476,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4905772377067476,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.4905772377067476,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5174009707477013,catapult,CLB,473,FF,273,catapult_fpga_area
Throughput,0.5174009707477013,catapult,LUT,2258,FF,273,catapult_fpga_area
Throughput,0.5174009707477013,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5174009707477013,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5174009707477013,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5057588228362246,catapult,CLB,328,FF,265,catapult_fpga_area
Throughput,0.5057588228362246,catapult,LUT,1762,FF,265,catapult_fpga_area
Throughput,0.5057588228362246,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5057588228362246,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.5057588228362246,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4744125586492525,catapult,CLB,435,FF,268,catapult_fpga_area
Throughput,0.4744125586492525,catapult,LUT,2240,FF,268,catapult_fpga_area
Throughput,0.4744125586492525,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4744125586492525,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.4744125586492525,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5107161005804288,catapult,CLB,668,FF,278,catapult_fpga_area
Throughput,0.5107161005804288,catapult,LUT,3314,FF,278,catapult_fpga_area
Throughput,0.5107161005804288,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5107161005804288,catapult,DSP,3,FF,278,catapult_fpga_area
Throughput,0.5107161005804288,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5294265886503646,catapult,CLB,236,FF,264,catapult_fpga_area
Throughput,0.5294265886503646,catapult,LUT,1230,FF,264,catapult_fpga_area
Throughput,0.5294265886503646,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5294265886503646,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5294265886503646,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5255653374944093,catapult,CLB,345,FF,267,catapult_fpga_area
Throughput,0.5255653374944093,catapult,LUT,1673,FF,267,catapult_fpga_area
Throughput,0.5255653374944093,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5255653374944093,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5255653374944093,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.515293392598944,catapult,CLB,489,FF,273,catapult_fpga_area
Throughput,0.515293392598944,catapult,LUT,2440,FF,273,catapult_fpga_area
Throughput,0.515293392598944,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.515293392598944,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.515293392598944,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.475788321775642,catapult,CLB,343,FF,265,catapult_fpga_area
Throughput,0.475788321775642,catapult,LUT,1867,FF,265,catapult_fpga_area
Throughput,0.475788321775642,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.475788321775642,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.475788321775642,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5076229742036157,catapult,CLB,446,FF,268,catapult_fpga_area
Throughput,0.5076229742036157,catapult,LUT,2230,FF,268,catapult_fpga_area
Throughput,0.5076229742036157,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5076229742036157,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.5076229742036157,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4914135313664343,catapult,CLB,732,FF,280,catapult_fpga_area
Throughput,0.4914135313664343,catapult,LUT,3532,FF,280,catapult_fpga_area
Throughput,0.4914135313664343,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4914135313664343,catapult,DSP,3,FF,280,catapult_fpga_area
Throughput,0.4914135313664343,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.490118716555524,catapult,CLB,352,FF,266,catapult_fpga_area
Throughput,0.490118716555524,catapult,LUT,1952,FF,266,catapult_fpga_area
Throughput,0.490118716555524,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.490118716555524,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.490118716555524,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4968773741422033,catapult,CLB,513,FF,271,catapult_fpga_area
Throughput,0.4968773741422033,catapult,LUT,2810,FF,271,catapult_fpga_area
Throughput,0.4968773741422033,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4968773741422033,catapult,DSP,3,FF,271,catapult_fpga_area
Throughput,0.4968773741422033,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.48995206309014727,catapult,CLB,718,FF,282,catapult_fpga_area
Throughput,0.48995206309014727,catapult,LUT,3665,FF,282,catapult_fpga_area
Throughput,0.48995206309014727,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.48995206309014727,catapult,DSP,3,FF,282,catapult_fpga_area
Throughput,0.48995206309014727,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5858471056223746,catapult,CLB,88,FF,300,catapult_fpga_area
Throughput,0.5858471056223746,catapult,LUT,400,FF,300,catapult_fpga_area
Throughput,0.5858471056223746,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5858471056223746,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5858471056223746,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.6219690669904223,catapult,CLB,118,FF,302,catapult_fpga_area
Throughput,0.6219690669904223,catapult,LUT,485,FF,302,catapult_fpga_area
Throughput,0.6219690669904223,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.6219690669904223,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.6219690669904223,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.602897040860744,catapult,CLB,171,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,LUT,606,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.5778770185244257,catapult,CLB,100,FF,257,catapult_fpga_area
Throughput,0.5778770185244257,catapult,LUT,453,FF,257,catapult_fpga_area
Throughput,0.5778770185244257,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5778770185244257,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5778770185244257,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5465702443879534,catapult,CLB,146,FF,260,catapult_fpga_area
Throughput,0.5465702443879534,catapult,LUT,626,FF,260,catapult_fpga_area
Throughput,0.5465702443879534,catapult,FF,260,FF,260,catapult_fpga_area
Throughput,0.5465702443879534,catapult,DSP,1,FF,260,catapult_fpga_area
Throughput,0.5465702443879534,catapult,BRAM,0,FF,260,catapult_fpga_area
Throughput,0.577327205967254,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,LUT,858,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.539800867459994,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,LUT,642,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5199134656027851,catapult,CLB,193,FF,267,catapult_fpga_area
Throughput,0.5199134656027851,catapult,LUT,891,FF,267,catapult_fpga_area
Throughput,0.5199134656027851,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5199134656027851,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5199134656027851,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5326926816015939,catapult,CLB,254,FF,274,catapult_fpga_area
Throughput,0.5326926816015939,catapult,LUT,1146,FF,274,catapult_fpga_area
Throughput,0.5326926816015939,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5326926816015939,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5326926816015939,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5344538336106258,catapult,CLB,189,FF,266,catapult_fpga_area
Throughput,0.5344538336106258,catapult,LUT,954,FF,266,catapult_fpga_area
Throughput,0.5344538336106258,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5344538336106258,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5344538336106258,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5168316565591622,catapult,CLB,276,FF,268,catapult_fpga_area
Throughput,0.5168316565591622,catapult,LUT,1292,FF,268,catapult_fpga_area
Throughput,0.5168316565591622,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5168316565591622,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5168316565591622,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5186617075691934,catapult,CLB,464,FF,282,catapult_fpga_area
Throughput,0.5186617075691934,catapult,LUT,1906,FF,282,catapult_fpga_area
Throughput,0.5186617075691934,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5186617075691934,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5186617075691934,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4599595971489865,catapult,CLB,104,FF,346,catapult_fpga_area
Throughput,0.4599595971489865,catapult,LUT,528,FF,346,catapult_fpga_area
Throughput,0.4599595971489865,catapult,FF,346,FF,346,catapult_fpga_area
Throughput,0.4599595971489865,catapult,DSP,1,FF,346,catapult_fpga_area
Throughput,0.4599595971489865,catapult,BRAM,0,FF,346,catapult_fpga_area
Throughput,0.4654546537785376,catapult,CLB,170,FF,348,catapult_fpga_area
Throughput,0.4654546537785376,catapult,LUT,748,FF,348,catapult_fpga_area
Throughput,0.4654546537785376,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.4654546537785376,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.4654546537785376,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5027593949391234,catapult,CLB,235,FF,359,catapult_fpga_area
Throughput,0.5027593949391234,catapult,LUT,984,FF,359,catapult_fpga_area
Throughput,0.5027593949391234,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.5027593949391234,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.5027593949391234,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.5381905388256036,catapult,CLB,148,FF,265,catapult_fpga_area
Throughput,0.5381905388256036,catapult,LUT,720,FF,265,catapult_fpga_area
Throughput,0.5381905388256036,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5381905388256036,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5381905388256036,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.48431004948195777,catapult,CLB,205,FF,267,catapult_fpga_area
Throughput,0.48431004948195777,catapult,LUT,901,FF,267,catapult_fpga_area
Throughput,0.48431004948195777,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.48431004948195777,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.48431004948195777,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5194324888399929,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.5194324888399929,catapult,LUT,1181,FF,274,catapult_fpga_area
Throughput,0.5194324888399929,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5194324888399929,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5194324888399929,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5363250258374581,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5363250258374581,catapult,LUT,1032,FF,266,catapult_fpga_area
Throughput,0.5363250258374581,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5363250258374581,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5363250258374581,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5109700152575646,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.5109700152575646,catapult,LUT,1481,FF,269,catapult_fpga_area
Throughput,0.5109700152575646,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5109700152575646,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5109700152575646,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49966996798614516,catapult,CLB,450,FF,283,catapult_fpga_area
Throughput,0.49966996798614516,catapult,LUT,1998,FF,283,catapult_fpga_area
Throughput,0.49966996798614516,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.49966996798614516,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.49966996798614516,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.44988788793832574,catapult,CLB,295,FF,271,catapult_fpga_area
Throughput,0.44988788793832574,catapult,LUT,1587,FF,271,catapult_fpga_area
Throughput,0.44988788793832574,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.44988788793832574,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.44988788793832574,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4766964554281664,catapult,CLB,477,FF,276,catapult_fpga_area
Throughput,0.4766964554281664,catapult,LUT,2415,FF,276,catapult_fpga_area
Throughput,0.4766964554281664,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4766964554281664,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4766964554281664,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.48803342052863774,catapult,CLB,642,FF,289,catapult_fpga_area
Throughput,0.48803342052863774,catapult,LUT,2985,FF,289,catapult_fpga_area
Throughput,0.48803342052863774,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.48803342052863774,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.48803342052863774,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5255951708315704,catapult,CLB,145,FF,265,catapult_fpga_area
Throughput,0.5255951708315704,catapult,LUT,725,FF,265,catapult_fpga_area
Throughput,0.5255951708315704,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5255951708315704,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5255951708315704,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5406504240861927,catapult,CLB,201,FF,267,catapult_fpga_area
Throughput,0.5406504240861927,catapult,LUT,939,FF,267,catapult_fpga_area
Throughput,0.5406504240861927,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5406504240861927,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5406504240861927,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5381838769797767,catapult,CLB,279,FF,276,catapult_fpga_area
Throughput,0.5381838769797767,catapult,LUT,1230,FF,276,catapult_fpga_area
Throughput,0.5381838769797767,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5381838769797767,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5381838769797767,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5169040548538583,catapult,CLB,222,FF,266,catapult_fpga_area
Throughput,0.5169040548538583,catapult,LUT,1117,FF,266,catapult_fpga_area
Throughput,0.5169040548538583,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5169040548538583,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5169040548538583,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5134050046719856,catapult,CLB,292,FF,269,catapult_fpga_area
Throughput,0.5134050046719856,catapult,LUT,1472,FF,269,catapult_fpga_area
Throughput,0.5134050046719856,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5134050046719856,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5134050046719856,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5175337858993779,catapult,CLB,442,FF,285,catapult_fpga_area
Throughput,0.5175337858993779,catapult,LUT,2135,FF,285,catapult_fpga_area
Throughput,0.5175337858993779,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5175337858993779,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5175337858993779,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.495820727091347,catapult,CLB,307,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,LUT,1600,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4981466454057678,catapult,CLB,514,FF,279,catapult_fpga_area
Throughput,0.4981466454057678,catapult,LUT,2625,FF,279,catapult_fpga_area
Throughput,0.4981466454057678,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4981466454057678,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4981466454057678,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4879043629383943,catapult,CLB,536,FF,282,catapult_fpga_area
Throughput,0.4879043629383943,catapult,LUT,2650,FF,282,catapult_fpga_area
Throughput,0.4879043629383943,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4879043629383943,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4879043629383943,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.49312704185415773,catapult,CLB,225,FF,266,catapult_fpga_area
Throughput,0.49312704185415773,catapult,LUT,1101,FF,266,catapult_fpga_area
Throughput,0.49312704185415773,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49312704185415773,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49312704185415773,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.548470835886008,catapult,CLB,259,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,LUT,1362,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.48496158376814186,catapult,CLB,428,FF,279,catapult_fpga_area
Throughput,0.48496158376814186,catapult,LUT,1853,FF,279,catapult_fpga_area
Throughput,0.48496158376814186,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.48496158376814186,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.48496158376814186,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4996941871574596,catapult,CLB,338,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,LUT,1720,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4797695570863403,catapult,CLB,469,FF,275,catapult_fpga_area
Throughput,0.4797695570863403,catapult,LUT,2400,FF,275,catapult_fpga_area
Throughput,0.4797695570863403,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4797695570863403,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4797695570863403,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.50558264355008,catapult,CLB,598,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,LUT,3147,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.6361173432940828,catapult,CLB,109,FF,380,catapult_fpga_area
Throughput,0.6361173432940828,catapult,LUT,463,FF,380,catapult_fpga_area
Throughput,0.6361173432940828,catapult,FF,380,FF,380,catapult_fpga_area
Throughput,0.6361173432940828,catapult,DSP,1,FF,380,catapult_fpga_area
Throughput,0.6361173432940828,catapult,BRAM,0,FF,380,catapult_fpga_area
Throughput,0.6093132308712205,catapult,CLB,135,FF,384,catapult_fpga_area
Throughput,0.6093132308712205,catapult,LUT,618,FF,384,catapult_fpga_area
Throughput,0.6093132308712205,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.6093132308712205,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.6093132308712205,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5988769858760852,catapult,CLB,237,FF,317,catapult_fpga_area
Throughput,0.5988769858760852,catapult,LUT,764,FF,317,catapult_fpga_area
Throughput,0.5988769858760852,catapult,FF,317,FF,317,catapult_fpga_area
Throughput,0.5988769858760852,catapult,DSP,1,FF,317,catapult_fpga_area
Throughput,0.5988769858760852,catapult,BRAM,0,FF,317,catapult_fpga_area
Throughput,0.473360456887513,catapult,CLB,149,FF,505,catapult_fpga_area
Throughput,0.473360456887513,catapult,LUT,766,FF,505,catapult_fpga_area
Throughput,0.473360456887513,catapult,FF,505,FF,505,catapult_fpga_area
Throughput,0.473360456887513,catapult,DSP,1,FF,505,catapult_fpga_area
Throughput,0.473360456887513,catapult,BRAM,0,FF,505,catapult_fpga_area
Throughput,0.46545898677956843,catapult,CLB,179,FF,507,catapult_fpga_area
Throughput,0.46545898677956843,catapult,LUT,930,FF,507,catapult_fpga_area
Throughput,0.46545898677956843,catapult,FF,507,FF,507,catapult_fpga_area
Throughput,0.46545898677956843,catapult,DSP,1,FF,507,catapult_fpga_area
Throughput,0.46545898677956843,catapult,BRAM,0,FF,507,catapult_fpga_area
Throughput,0.5215006912491662,catapult,CLB,260,FF,362,catapult_fpga_area
Throughput,0.5215006912491662,catapult,LUT,1179,FF,362,catapult_fpga_area
Throughput,0.5215006912491662,catapult,FF,362,FF,362,catapult_fpga_area
Throughput,0.5215006912491662,catapult,DSP,1,FF,362,catapult_fpga_area
Throughput,0.5215006912491662,catapult,BRAM,0,FF,362,catapult_fpga_area
Throughput,0.5533259593427151,catapult,CLB,208,FF,569,catapult_fpga_area
Throughput,0.5533259593427151,catapult,LUT,1042,FF,569,catapult_fpga_area
Throughput,0.5533259593427151,catapult,FF,569,FF,569,catapult_fpga_area
Throughput,0.5533259593427151,catapult,DSP,1,FF,569,catapult_fpga_area
Throughput,0.5533259593427151,catapult,BRAM,0,FF,569,catapult_fpga_area
Throughput,0.5510391772323837,catapult,CLB,310,FF,572,catapult_fpga_area
Throughput,0.5510391772323837,catapult,LUT,1557,FF,572,catapult_fpga_area
Throughput,0.5510391772323837,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5510391772323837,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5510391772323837,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5570825808076137,catapult,CLB,309,FF,276,catapult_fpga_area
Throughput,0.5570825808076137,catapult,LUT,1437,FF,276,catapult_fpga_area
Throughput,0.5570825808076137,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5570825808076137,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5570825808076137,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5654445525071811,catapult,CLB,333,FF,882,catapult_fpga_area
Throughput,0.5654445525071811,catapult,LUT,1669,FF,882,catapult_fpga_area
Throughput,0.5654445525071811,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.5654445525071811,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.5654445525071811,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5368453037309675,catapult,CLB,466,FF,887,catapult_fpga_area
Throughput,0.5368453037309675,catapult,LUT,2330,FF,887,catapult_fpga_area
Throughput,0.5368453037309675,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5368453037309675,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5368453037309675,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5324238114836362,catapult,CLB,497,FF,283,catapult_fpga_area
Throughput,0.5324238114836362,catapult,LUT,2239,FF,283,catapult_fpga_area
Throughput,0.5324238114836362,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5324238114836362,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5324238114836362,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5005050095546406,catapult,CLB,148,FF,506,catapult_fpga_area
Throughput,0.5005050095546406,catapult,LUT,740,FF,506,catapult_fpga_area
Throughput,0.5005050095546406,catapult,FF,506,FF,506,catapult_fpga_area
Throughput,0.5005050095546406,catapult,DSP,1,FF,506,catapult_fpga_area
Throughput,0.5005050095546406,catapult,BRAM,0,FF,506,catapult_fpga_area
Throughput,0.4757224559076641,catapult,CLB,224,FF,511,catapult_fpga_area
Throughput,0.4757224559076641,catapult,LUT,1050,FF,511,catapult_fpga_area
Throughput,0.4757224559076641,catapult,FF,511,FF,511,catapult_fpga_area
Throughput,0.4757224559076641,catapult,DSP,1,FF,511,catapult_fpga_area
Throughput,0.4757224559076641,catapult,BRAM,0,FF,511,catapult_fpga_area
Throughput,0.5025095326058335,catapult,CLB,238,FF,367,catapult_fpga_area
Throughput,0.5025095326058335,catapult,LUT,1216,FF,367,catapult_fpga_area
Throughput,0.5025095326058335,catapult,FF,367,FF,367,catapult_fpga_area
Throughput,0.5025095326058335,catapult,DSP,1,FF,367,catapult_fpga_area
Throughput,0.5025095326058335,catapult,BRAM,0,FF,367,catapult_fpga_area
Throughput,0.5123575517916631,catapult,CLB,229,FF,571,catapult_fpga_area
Throughput,0.5123575517916631,catapult,LUT,1026,FF,571,catapult_fpga_area
Throughput,0.5123575517916631,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5123575517916631,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5123575517916631,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.5392998593505967,catapult,CLB,320,FF,576,catapult_fpga_area
Throughput,0.5392998593505967,catapult,LUT,1495,FF,576,catapult_fpga_area
Throughput,0.5392998593505967,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5392998593505967,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5392998593505967,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5323682561585691,catapult,CLB,308,FF,280,catapult_fpga_area
Throughput,0.5323682561585691,catapult,LUT,1585,FF,280,catapult_fpga_area
Throughput,0.5323682561585691,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5323682561585691,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5323682561585691,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4926904445644419,catapult,CLB,431,FF,885,catapult_fpga_area
Throughput,0.4926904445644419,catapult,LUT,1702,FF,885,catapult_fpga_area
Throughput,0.4926904445644419,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.4926904445644419,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.4926904445644419,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.47177110420857565,catapult,CLB,485,FF,884,catapult_fpga_area
Throughput,0.47177110420857565,catapult,LUT,2473,FF,884,catapult_fpga_area
Throughput,0.47177110420857565,catapult,FF,884,FF,884,catapult_fpga_area
Throughput,0.47177110420857565,catapult,DSP,1,FF,884,catapult_fpga_area
Throughput,0.47177110420857565,catapult,BRAM,0,FF,884,catapult_fpga_area
Throughput,0.5007275571405252,catapult,CLB,529,FF,291,catapult_fpga_area
Throughput,0.5007275571405252,catapult,LUT,2467,FF,291,catapult_fpga_area
Throughput,0.5007275571405252,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.5007275571405252,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.5007275571405252,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.4807715421708758,catapult,CLB,624,FF,1500,catapult_fpga_area
Throughput,0.4807715421708758,catapult,LUT,2818,FF,1500,catapult_fpga_area
Throughput,0.4807715421708758,catapult,FF,1500,FF,1500,catapult_fpga_area
Throughput,0.4807715421708758,catapult,DSP,1,FF,1500,catapult_fpga_area
Throughput,0.4807715421708758,catapult,BRAM,0,FF,1500,catapult_fpga_area
Throughput,0.5180099095295693,catapult,CLB,811,FF,1516,catapult_fpga_area
Throughput,0.5180099095295693,catapult,LUT,4478,FF,1516,catapult_fpga_area
Throughput,0.5180099095295693,catapult,FF,1516,FF,1516,catapult_fpga_area
Throughput,0.5180099095295693,catapult,DSP,1,FF,1516,catapult_fpga_area
Throughput,0.5180099095295693,catapult,BRAM,0,FF,1516,catapult_fpga_area
Throughput,0.5247630432478214,catapult,CLB,779,FF,302,catapult_fpga_area
Throughput,0.5247630432478214,catapult,LUT,3828,FF,302,catapult_fpga_area
Throughput,0.5247630432478214,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.5247630432478214,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.5247630432478214,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.5305067931394861,catapult,CLB,249,FF,573,catapult_fpga_area
Throughput,0.5305067931394861,catapult,LUT,1157,FF,573,catapult_fpga_area
Throughput,0.5305067931394861,catapult,FF,573,FF,573,catapult_fpga_area
Throughput,0.5305067931394861,catapult,DSP,1,FF,573,catapult_fpga_area
Throughput,0.5305067931394861,catapult,BRAM,0,FF,573,catapult_fpga_area
Throughput,0.5188282782164759,catapult,CLB,314,FF,578,catapult_fpga_area
Throughput,0.5188282782164759,catapult,LUT,1542,FF,578,catapult_fpga_area
Throughput,0.5188282782164759,catapult,FF,578,FF,578,catapult_fpga_area
Throughput,0.5188282782164759,catapult,DSP,1,FF,578,catapult_fpga_area
Throughput,0.5188282782164759,catapult,BRAM,0,FF,578,catapult_fpga_area
Throughput,0.5283384916781404,catapult,CLB,433,FF,284,catapult_fpga_area
Throughput,0.5283384916781404,catapult,LUT,1757,FF,284,catapult_fpga_area
Throughput,0.5283384916781404,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5283384916781404,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5283384916781404,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4666815071385937,catapult,CLB,445,FF,880,catapult_fpga_area
Throughput,0.4666815071385937,catapult,LUT,1873,FF,880,catapult_fpga_area
Throughput,0.4666815071385937,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.4666815071385937,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.4666815071385937,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.46328597624084195,catapult,CLB,496,FF,888,catapult_fpga_area
Throughput,0.46328597624084195,catapult,LUT,2547,FF,888,catapult_fpga_area
Throughput,0.46328597624084195,catapult,FF,888,FF,888,catapult_fpga_area
Throughput,0.46328597624084195,catapult,DSP,1,FF,888,catapult_fpga_area
Throughput,0.46328597624084195,catapult,BRAM,0,FF,888,catapult_fpga_area
Throughput,0.4975394188043033,catapult,CLB,593,FF,289,catapult_fpga_area
Throughput,0.4975394188043033,catapult,LUT,2710,FF,289,catapult_fpga_area
Throughput,0.4975394188043033,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.4975394188043033,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.4975394188043033,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5073365944929628,catapult,CLB,727,FF,1507,catapult_fpga_area
Throughput,0.5073365944929628,catapult,LUT,2873,FF,1507,catapult_fpga_area
Throughput,0.5073365944929628,catapult,FF,1507,FF,1507,catapult_fpga_area
Throughput,0.5073365944929628,catapult,DSP,1,FF,1507,catapult_fpga_area
Throughput,0.5073365944929628,catapult,BRAM,0,FF,1507,catapult_fpga_area
Throughput,0.491895287298821,catapult,CLB,910,FF,1512,catapult_fpga_area
Throughput,0.491895287298821,catapult,LUT,4748,FF,1512,catapult_fpga_area
Throughput,0.491895287298821,catapult,FF,1512,FF,1512,catapult_fpga_area
Throughput,0.491895287298821,catapult,DSP,1,FF,1512,catapult_fpga_area
Throughput,0.491895287298821,catapult,BRAM,0,FF,1512,catapult_fpga_area
Throughput,0.515738003031508,catapult,CLB,782,FF,300,catapult_fpga_area
Throughput,0.515738003031508,catapult,LUT,4099,FF,300,catapult_fpga_area
Throughput,0.515738003031508,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.515738003031508,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.515738003031508,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.5211734533005133,catapult,CLB,399,FF,884,catapult_fpga_area
Throughput,0.5211734533005133,catapult,LUT,1759,FF,884,catapult_fpga_area
Throughput,0.5211734533005133,catapult,FF,884,FF,884,catapult_fpga_area
Throughput,0.5211734533005133,catapult,DSP,1,FF,884,catapult_fpga_area
Throughput,0.5211734533005133,catapult,BRAM,0,FF,884,catapult_fpga_area
Throughput,0.48607634315045517,catapult,CLB,486,FF,886,catapult_fpga_area
Throughput,0.48607634315045517,catapult,LUT,2536,FF,886,catapult_fpga_area
Throughput,0.48607634315045517,catapult,FF,886,FF,886,catapult_fpga_area
Throughput,0.48607634315045517,catapult,DSP,1,FF,886,catapult_fpga_area
Throughput,0.48607634315045517,catapult,BRAM,0,FF,886,catapult_fpga_area
Throughput,0.5227703062283899,catapult,CLB,557,FF,293,catapult_fpga_area
Throughput,0.5227703062283899,catapult,LUT,2680,FF,293,catapult_fpga_area
Throughput,0.5227703062283899,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5227703062283899,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5227703062283899,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4925424152900927,catapult,CLB,703,FF,1509,catapult_fpga_area
Throughput,0.4925424152900927,catapult,LUT,3128,FF,1509,catapult_fpga_area
Throughput,0.4925424152900927,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.4925424152900927,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.4925424152900927,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.49379643538229223,catapult,CLB,935,FF,1511,catapult_fpga_area
Throughput,0.49379643538229223,catapult,LUT,4673,FF,1511,catapult_fpga_area
Throughput,0.49379643538229223,catapult,FF,1511,FF,1511,catapult_fpga_area
Throughput,0.49379643538229223,catapult,DSP,1,FF,1511,catapult_fpga_area
Throughput,0.49379643538229223,catapult,BRAM,0,FF,1511,catapult_fpga_area
Throughput,0.5021658412734122,catapult,CLB,802,FF,297,catapult_fpga_area
Throughput,0.5021658412734122,catapult,LUT,4218,FF,297,catapult_fpga_area
Throughput,0.5021658412734122,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.5021658412734122,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.5021658412734122,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.608400921605716,catapult,CLB,109,FF,313,catapult_fpga_area
Throughput,0.608400921605716,catapult,LUT,528,FF,313,catapult_fpga_area
Throughput,0.608400921605716,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.608400921605716,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.608400921605716,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.6397383725951434,catapult,CLB,144,FF,314,catapult_fpga_area
Throughput,0.6397383725951434,catapult,LUT,687,FF,314,catapult_fpga_area
Throughput,0.6397383725951434,catapult,FF,314,FF,314,catapult_fpga_area
Throughput,0.6397383725951434,catapult,DSP,1,FF,314,catapult_fpga_area
Throughput,0.6397383725951434,catapult,BRAM,0,FF,314,catapult_fpga_area
Throughput,0.5940619939334388,catapult,CLB,280,FF,327,catapult_fpga_area
Throughput,0.5940619939334388,catapult,LUT,1010,FF,327,catapult_fpga_area
Throughput,0.5940619939334388,catapult,FF,327,FF,327,catapult_fpga_area
Throughput,0.5940619939334388,catapult,DSP,1,FF,327,catapult_fpga_area
Throughput,0.5940619939334388,catapult,BRAM,0,FF,327,catapult_fpga_area
Throughput,0.5014122275388632,catapult,CLB,153,FF,370,catapult_fpga_area
Throughput,0.5014122275388632,catapult,LUT,768,FF,370,catapult_fpga_area
Throughput,0.5014122275388632,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.5014122275388632,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.5014122275388632,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5170812624228773,catapult,CLB,179,FF,371,catapult_fpga_area
Throughput,0.5170812624228773,catapult,LUT,864,FF,371,catapult_fpga_area
Throughput,0.5170812624228773,catapult,FF,371,FF,371,catapult_fpga_area
Throughput,0.5170812624228773,catapult,DSP,1,FF,371,catapult_fpga_area
Throughput,0.5170812624228773,catapult,BRAM,0,FF,371,catapult_fpga_area
Throughput,0.5167696933178578,catapult,CLB,274,FF,379,catapult_fpga_area
Throughput,0.5167696933178578,catapult,LUT,1247,FF,379,catapult_fpga_area
Throughput,0.5167696933178578,catapult,FF,379,FF,379,catapult_fpga_area
Throughput,0.5167696933178578,catapult,DSP,1,FF,379,catapult_fpga_area
Throughput,0.5167696933178578,catapult,BRAM,0,FF,379,catapult_fpga_area
Throughput,0.531152633082948,catapult,CLB,192,FF,269,catapult_fpga_area
Throughput,0.531152633082948,catapult,LUT,967,FF,269,catapult_fpga_area
Throughput,0.531152633082948,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.531152633082948,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.531152633082948,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5477852221789472,catapult,CLB,232,FF,268,catapult_fpga_area
Throughput,0.5477852221789472,catapult,LUT,1193,FF,268,catapult_fpga_area
Throughput,0.5477852221789472,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5477852221789472,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5477852221789472,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5484160920637062,catapult,CLB,394,FF,281,catapult_fpga_area
Throughput,0.5484160920637062,catapult,LUT,1748,FF,281,catapult_fpga_area
Throughput,0.5484160920637062,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5484160920637062,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5484160920637062,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5242840508073188,catapult,CLB,265,FF,275,catapult_fpga_area
Throughput,0.5242840508073188,catapult,LUT,1380,FF,275,catapult_fpga_area
Throughput,0.5242840508073188,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5242840508073188,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5242840508073188,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5175104847624212,catapult,CLB,350,FF,283,catapult_fpga_area
Throughput,0.5175104847624212,catapult,LUT,1800,FF,283,catapult_fpga_area
Throughput,0.5175104847624212,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5175104847624212,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5175104847624212,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5063227047758889,catapult,CLB,506,FF,290,catapult_fpga_area
Throughput,0.5063227047758889,catapult,LUT,2610,FF,290,catapult_fpga_area
Throughput,0.5063227047758889,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.5063227047758889,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.5063227047758889,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4875378024623584,catapult,CLB,138,FF,371,catapult_fpga_area
Throughput,0.4875378024623584,catapult,LUT,746,FF,371,catapult_fpga_area
Throughput,0.4875378024623584,catapult,FF,371,FF,371,catapult_fpga_area
Throughput,0.4875378024623584,catapult,DSP,1,FF,371,catapult_fpga_area
Throughput,0.4875378024623584,catapult,BRAM,0,FF,371,catapult_fpga_area
Throughput,0.4671794740026302,catapult,CLB,193,FF,372,catapult_fpga_area
Throughput,0.4671794740026302,catapult,LUT,868,FF,372,catapult_fpga_area
Throughput,0.4671794740026302,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.4671794740026302,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.4671794740026302,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.501283536495196,catapult,CLB,295,FF,382,catapult_fpga_area
Throughput,0.501283536495196,catapult,LUT,1192,FF,382,catapult_fpga_area
Throughput,0.501283536495196,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.501283536495196,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.501283536495196,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.49803277055630263,catapult,CLB,206,FF,270,catapult_fpga_area
Throughput,0.49803277055630263,catapult,LUT,1098,FF,270,catapult_fpga_area
Throughput,0.49803277055630263,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49803277055630263,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49803277055630263,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.49913499904665215,catapult,CLB,258,FF,273,catapult_fpga_area
Throughput,0.49913499904665215,catapult,LUT,1279,FF,273,catapult_fpga_area
Throughput,0.49913499904665215,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.49913499904665215,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.49913499904665215,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5128123604188857,catapult,CLB,413,FF,283,catapult_fpga_area
Throughput,0.5128123604188857,catapult,LUT,1927,FF,283,catapult_fpga_area
Throughput,0.5128123604188857,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5128123604188857,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5128123604188857,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5150051912523278,catapult,CLB,340,FF,274,catapult_fpga_area
Throughput,0.5150051912523278,catapult,LUT,1753,FF,274,catapult_fpga_area
Throughput,0.5150051912523278,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5150051912523278,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5150051912523278,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4801023962390698,catapult,CLB,397,FF,284,catapult_fpga_area
Throughput,0.4801023962390698,catapult,LUT,2046,FF,284,catapult_fpga_area
Throughput,0.4801023962390698,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4801023962390698,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4801023962390698,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5284677658443885,catapult,CLB,608,FF,292,catapult_fpga_area
Throughput,0.5284677658443885,catapult,LUT,2970,FF,292,catapult_fpga_area
Throughput,0.5284677658443885,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.5284677658443885,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.5284677658443885,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.5199591520090182,catapult,CLB,519,FF,288,catapult_fpga_area
Throughput,0.5199591520090182,catapult,LUT,2756,FF,288,catapult_fpga_area
Throughput,0.5199591520090182,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.5199591520090182,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.5199591520090182,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5131734182327436,catapult,CLB,647,FF,293,catapult_fpga_area
Throughput,0.5131734182327436,catapult,LUT,3353,FF,293,catapult_fpga_area
Throughput,0.5131734182327436,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5131734182327436,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5131734182327436,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4981431713288716,catapult,CLB,917,FF,302,catapult_fpga_area
Throughput,0.4981431713288716,catapult,LUT,4828,FF,302,catapult_fpga_area
Throughput,0.4981431713288716,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.4981431713288716,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.4981431713288716,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.5230678136497684,catapult,CLB,216,FF,270,catapult_fpga_area
Throughput,0.5230678136497684,catapult,LUT,1058,FF,270,catapult_fpga_area
Throughput,0.5230678136497684,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5230678136497684,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5230678136497684,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5257634611218951,catapult,CLB,261,FF,268,catapult_fpga_area
Throughput,0.5257634611218951,catapult,LUT,1279,FF,268,catapult_fpga_area
Throughput,0.5257634611218951,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5257634611218951,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5257634611218951,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5027654614205437,catapult,CLB,314,FF,271,catapult_fpga_area
Throughput,0.5027654614205437,catapult,LUT,1634,FF,271,catapult_fpga_area
Throughput,0.5027654614205437,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5027654614205437,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5027654614205437,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5103087469981088,catapult,CLB,410,FF,283,catapult_fpga_area
Throughput,0.5103087469981088,catapult,LUT,2034,FF,283,catapult_fpga_area
Throughput,0.5103087469981088,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5103087469981088,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5103087469981088,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5022351977475756,catapult,CLB,651,FF,289,catapult_fpga_area
Throughput,0.5022351977475756,catapult,LUT,3105,FF,289,catapult_fpga_area
Throughput,0.5022351977475756,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5022351977475756,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5022351977475756,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.509071656926429,catapult,CLB,508,FF,291,catapult_fpga_area
Throughput,0.509071656926429,catapult,LUT,2761,FF,291,catapult_fpga_area
Throughput,0.509071656926429,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.509071656926429,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.509071656926429,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.4905991392928701,catapult,CLB,678,FF,299,catapult_fpga_area
Throughput,0.4905991392928701,catapult,LUT,3419,FF,299,catapult_fpga_area
Throughput,0.4905991392928701,catapult,FF,299,FF,299,catapult_fpga_area
Throughput,0.4905991392928701,catapult,DSP,1,FF,299,catapult_fpga_area
Throughput,0.4905991392928701,catapult,BRAM,0,FF,299,catapult_fpga_area
Throughput,0.45774593086754756,catapult,CLB,992,FF,306,catapult_fpga_area
Throughput,0.45774593086754756,catapult,LUT,5034,FF,306,catapult_fpga_area
Throughput,0.45774593086754756,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.45774593086754756,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.45774593086754756,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5118831104679584,catapult,CLB,340,FF,280,catapult_fpga_area
Throughput,0.5118831104679584,catapult,LUT,1795,FF,280,catapult_fpga_area
Throughput,0.5118831104679584,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5118831104679584,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5118831104679584,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4839589389877805,catapult,CLB,364,FF,284,catapult_fpga_area
Throughput,0.4839589389877805,catapult,LUT,2057,FF,284,catapult_fpga_area
Throughput,0.4839589389877805,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4839589389877805,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4839589389877805,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.49366041297655505,catapult,CLB,616,FF,284,catapult_fpga_area
Throughput,0.49366041297655505,catapult,LUT,3118,FF,284,catapult_fpga_area
Throughput,0.49366041297655505,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.49366041297655505,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.49366041297655505,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4999502549496326,catapult,CLB,540,FF,287,catapult_fpga_area
Throughput,0.4999502549496326,catapult,LUT,2875,FF,287,catapult_fpga_area
Throughput,0.4999502549496326,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4999502549496326,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4999502549496326,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.46111189756306975,catapult,CLB,656,FF,294,catapult_fpga_area
Throughput,0.46111189756306975,catapult,LUT,3580,FF,294,catapult_fpga_area
Throughput,0.46111189756306975,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.46111189756306975,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.46111189756306975,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.5203465924583046,catapult,CLB,992,FF,311,catapult_fpga_area
Throughput,0.5203465924583046,catapult,LUT,5334,FF,311,catapult_fpga_area
Throughput,0.5203465924583046,catapult,FF,311,FF,311,catapult_fpga_area
Throughput,0.5203465924583046,catapult,DSP,1,FF,311,catapult_fpga_area
Throughput,0.5203465924583046,catapult,BRAM,0,FF,311,catapult_fpga_area
Throughput,0.5421014998322196,catapult,CLB,108,FF,320,catapult_fpga_area
Throughput,0.5421014998322196,catapult,LUT,528,FF,320,catapult_fpga_area
Throughput,0.5421014998322196,catapult,FF,320,FF,320,catapult_fpga_area
Throughput,0.5421014998322196,catapult,DSP,1,FF,320,catapult_fpga_area
Throughput,0.5421014998322196,catapult,BRAM,0,FF,320,catapult_fpga_area
Throughput,0.4565126088782573,catapult,CLB,187,FF,322,catapult_fpga_area
Throughput,0.4565126088782573,catapult,LUT,819,FF,322,catapult_fpga_area
Throughput,0.4565126088782573,catapult,FF,322,FF,322,catapult_fpga_area
Throughput,0.4565126088782573,catapult,DSP,1,FF,322,catapult_fpga_area
Throughput,0.4565126088782573,catapult,BRAM,0,FF,322,catapult_fpga_area
Throughput,0.527389165211512,catapult,CLB,302,FF,331,catapult_fpga_area
Throughput,0.527389165211512,catapult,LUT,1169,FF,331,catapult_fpga_area
Throughput,0.527389165211512,catapult,FF,331,FF,331,catapult_fpga_area
Throughput,0.527389165211512,catapult,DSP,1,FF,331,catapult_fpga_area
Throughput,0.527389165211512,catapult,BRAM,0,FF,331,catapult_fpga_area
Throughput,0.5621697955163586,catapult,CLB,121,FF,266,catapult_fpga_area
Throughput,0.5621697955163586,catapult,LUT,606,FF,266,catapult_fpga_area
Throughput,0.5621697955163586,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5621697955163586,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5621697955163586,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.519274697872999,catapult,CLB,195,FF,268,catapult_fpga_area
Throughput,0.519274697872999,catapult,LUT,922,FF,268,catapult_fpga_area
Throughput,0.519274697872999,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.519274697872999,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.519274697872999,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5535866324328693,catapult,CLB,328,FF,276,catapult_fpga_area
Throughput,0.5535866324328693,catapult,LUT,1470,FF,276,catapult_fpga_area
Throughput,0.5535866324328693,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5535866324328693,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5535866324328693,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5457136105885904,catapult,CLB,162,FF,267,catapult_fpga_area
Throughput,0.5457136105885904,catapult,LUT,830,FF,267,catapult_fpga_area
Throughput,0.5457136105885904,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5457136105885904,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5457136105885904,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5302884875429931,catapult,CLB,272,FF,271,catapult_fpga_area
Throughput,0.5302884875429931,catapult,LUT,1300,FF,271,catapult_fpga_area
Throughput,0.5302884875429931,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5302884875429931,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5302884875429931,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5267926754746403,catapult,CLB,381,FF,278,catapult_fpga_area
Throughput,0.5267926754746403,catapult,LUT,1929,FF,278,catapult_fpga_area
Throughput,0.5267926754746403,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5267926754746403,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5267926754746403,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49536339858920503,catapult,CLB,260,FF,269,catapult_fpga_area
Throughput,0.49536339858920503,catapult,LUT,1367,FF,269,catapult_fpga_area
Throughput,0.49536339858920503,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.49536339858920503,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.49536339858920503,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.48979703790343354,catapult,CLB,413,FF,271,catapult_fpga_area
Throughput,0.48979703790343354,catapult,LUT,1977,FF,271,catapult_fpga_area
Throughput,0.48979703790343354,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.48979703790343354,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.48979703790343354,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4700555793717049,catapult,CLB,690,FF,277,catapult_fpga_area
Throughput,0.4700555793717049,catapult,LUT,3201,FF,277,catapult_fpga_area
Throughput,0.4700555793717049,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.4700555793717049,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.4700555793717049,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5695863663807343,catapult,CLB,133,FF,266,catapult_fpga_area
Throughput,0.5695863663807343,catapult,LUT,650,FF,266,catapult_fpga_area
Throughput,0.5695863663807343,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5695863663807343,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5695863663807343,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5337184645773724,catapult,CLB,194,FF,268,catapult_fpga_area
Throughput,0.5337184645773724,catapult,LUT,949,FF,268,catapult_fpga_area
Throughput,0.5337184645773724,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5337184645773724,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5337184645773724,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5662963088806587,catapult,CLB,325,FF,277,catapult_fpga_area
Throughput,0.5662963088806587,catapult,LUT,1468,FF,277,catapult_fpga_area
Throughput,0.5662963088806587,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5662963088806587,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5662963088806587,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5294055675465916,catapult,CLB,194,FF,268,catapult_fpga_area
Throughput,0.5294055675465916,catapult,LUT,969,FF,268,catapult_fpga_area
Throughput,0.5294055675465916,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5294055675465916,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5294055675465916,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5195876760038304,catapult,CLB,287,FF,271,catapult_fpga_area
Throughput,0.5195876760038304,catapult,LUT,1408,FF,271,catapult_fpga_area
Throughput,0.5195876760038304,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5195876760038304,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5195876760038304,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5006563604886005,catapult,CLB,431,FF,279,catapult_fpga_area
Throughput,0.5006563604886005,catapult,LUT,1992,FF,279,catapult_fpga_area
Throughput,0.5006563604886005,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5006563604886005,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5006563604886005,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5005175351313258,catapult,CLB,274,FF,271,catapult_fpga_area
Throughput,0.5005175351313258,catapult,LUT,1456,FF,271,catapult_fpga_area
Throughput,0.5005175351313258,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5005175351313258,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5005175351313258,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4904480340881001,catapult,CLB,434,FF,273,catapult_fpga_area
Throughput,0.4904480340881001,catapult,LUT,2172,FF,273,catapult_fpga_area
Throughput,0.4904480340881001,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4904480340881001,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4904480340881001,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5088996368492191,catapult,CLB,636,FF,281,catapult_fpga_area
Throughput,0.5088996368492191,catapult,LUT,3173,FF,281,catapult_fpga_area
Throughput,0.5088996368492191,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5088996368492191,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5088996368492191,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4785531615136062,catapult,CLB,460,FF,271,catapult_fpga_area
Throughput,0.4785531615136062,catapult,LUT,2466,FF,271,catapult_fpga_area
Throughput,0.4785531615136062,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4785531615136062,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4785531615136062,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.49587604685631936,catapult,CLB,626,FF,278,catapult_fpga_area
Throughput,0.49587604685631936,catapult,LUT,3364,FF,278,catapult_fpga_area
Throughput,0.49587604685631936,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.49587604685631936,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.49587604685631936,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5511047721815537,catapult,CLB,202,FF,269,catapult_fpga_area
Throughput,0.5511047721815537,catapult,LUT,998,FF,269,catapult_fpga_area
Throughput,0.5511047721815537,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5511047721815537,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5511047721815537,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5333885212656669,catapult,CLB,290,FF,269,catapult_fpga_area
Throughput,0.5333885212656669,catapult,LUT,1490,FF,269,catapult_fpga_area
Throughput,0.5333885212656669,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5333885212656669,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5333885212656669,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5305678720991864,catapult,CLB,424,FF,276,catapult_fpga_area
Throughput,0.5305678720991864,catapult,LUT,2142,FF,276,catapult_fpga_area
Throughput,0.5305678720991864,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5305678720991864,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5305678720991864,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4898565406135159,catapult,CLB,312,FF,269,catapult_fpga_area
Throughput,0.4898565406135159,catapult,LUT,1610,FF,269,catapult_fpga_area
Throughput,0.4898565406135159,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4898565406135159,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4898565406135159,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5004822146137804,catapult,CLB,469,FF,274,catapult_fpga_area
Throughput,0.5004822146137804,catapult,LUT,2320,FF,274,catapult_fpga_area
Throughput,0.5004822146137804,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5004822146137804,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5004822146137804,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4671565581773419,catapult,CLB,690,FF,279,catapult_fpga_area
Throughput,0.4671565581773419,catapult,LUT,3457,FF,279,catapult_fpga_area
Throughput,0.4671565581773419,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4671565581773419,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4671565581773419,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4871259907533745,catapult,CLB,471,FF,274,catapult_fpga_area
Throughput,0.4871259907533745,catapult,LUT,2465,FF,274,catapult_fpga_area
Throughput,0.4871259907533745,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4871259907533745,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4871259907533745,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.48093640241295416,catapult,CLB,784,FF,274,catapult_fpga_area
Throughput,0.48093640241295416,catapult,LUT,4125,FF,274,catapult_fpga_area
Throughput,0.48093640241295416,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.48093640241295416,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.48093640241295416,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4830959882742942,catapult,CLB,293,FF,270,catapult_fpga_area
Throughput,0.4830959882742942,catapult,LUT,1510,FF,270,catapult_fpga_area
Throughput,0.4830959882742942,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4830959882742942,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4830959882742942,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4987914283690617,catapult,CLB,406,FF,273,catapult_fpga_area
Throughput,0.4987914283690617,catapult,LUT,2013,FF,273,catapult_fpga_area
Throughput,0.4987914283690617,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4987914283690617,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4987914283690617,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5306331886650383,catapult,CLB,683,FF,281,catapult_fpga_area
Throughput,0.5306331886650383,catapult,LUT,3395,FF,281,catapult_fpga_area
Throughput,0.5306331886650383,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5306331886650383,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5306331886650383,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.47134127229149625,catapult,CLB,485,FF,273,catapult_fpga_area
Throughput,0.47134127229149625,catapult,LUT,2676,FF,273,catapult_fpga_area
Throughput,0.47134127229149625,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.47134127229149625,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.47134127229149625,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5210308908794584,catapult,CLB,713,FF,274,catapult_fpga_area
Throughput,0.5210308908794584,catapult,LUT,3949,FF,274,catapult_fpga_area
Throughput,0.5210308908794584,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5210308908794584,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5210308908794584,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.6089284746524388,catapult,CLB,77,FF,256,catapult_fpga_area
Throughput,0.6089284746524388,catapult,LUT,394,FF,256,catapult_fpga_area
Throughput,0.6089284746524388,catapult,FF,256,FF,256,catapult_fpga_area
Throughput,0.6089284746524388,catapult,DSP,1,FF,256,catapult_fpga_area
Throughput,0.6089284746524388,catapult,BRAM,0,FF,256,catapult_fpga_area
Throughput,0.5710595038292395,catapult,CLB,137,FF,258,catapult_fpga_area
Throughput,0.5710595038292395,catapult,LUT,464,FF,258,catapult_fpga_area
Throughput,0.5710595038292395,catapult,FF,258,FF,258,catapult_fpga_area
Throughput,0.5710595038292395,catapult,DSP,1,FF,258,catapult_fpga_area
Throughput,0.5710595038292395,catapult,BRAM,0,FF,258,catapult_fpga_area
Throughput,0.628182529741302,catapult,CLB,181,FF,265,catapult_fpga_area
Throughput,0.628182529741302,catapult,LUT,639,FF,265,catapult_fpga_area
Throughput,0.628182529741302,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.628182529741302,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.628182529741302,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5141634021575325,catapult,CLB,117,FF,362,catapult_fpga_area
Throughput,0.5141634021575325,catapult,LUT,545,FF,362,catapult_fpga_area
Throughput,0.5141634021575325,catapult,FF,362,FF,362,catapult_fpga_area
Throughput,0.5141634021575325,catapult,DSP,1,FF,362,catapult_fpga_area
Throughput,0.5141634021575325,catapult,BRAM,0,FF,362,catapult_fpga_area
Throughput,0.4874061560372319,catapult,CLB,164,FF,364,catapult_fpga_area
Throughput,0.4874061560372319,catapult,LUT,687,FF,364,catapult_fpga_area
Throughput,0.4874061560372319,catapult,FF,364,FF,364,catapult_fpga_area
Throughput,0.4874061560372319,catapult,DSP,1,FF,364,catapult_fpga_area
Throughput,0.4874061560372319,catapult,BRAM,0,FF,364,catapult_fpga_area
Throughput,0.5136043520778377,catapult,CLB,175,FF,373,catapult_fpga_area
Throughput,0.5136043520778377,catapult,LUT,890,FF,373,catapult_fpga_area
Throughput,0.5136043520778377,catapult,FF,373,FF,373,catapult_fpga_area
Throughput,0.5136043520778377,catapult,DSP,1,FF,373,catapult_fpga_area
Throughput,0.5136043520778377,catapult,BRAM,0,FF,373,catapult_fpga_area
Throughput,0.5477108152620713,catapult,CLB,135,FF,264,catapult_fpga_area
Throughput,0.5477108152620713,catapult,LUT,641,FF,264,catapult_fpga_area
Throughput,0.5477108152620713,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5477108152620713,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5477108152620713,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5451130073775594,catapult,CLB,202,FF,266,catapult_fpga_area
Throughput,0.5451130073775594,catapult,LUT,887,FF,266,catapult_fpga_area
Throughput,0.5451130073775594,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5451130073775594,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5451130073775594,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5320855572292602,catapult,CLB,249,FF,275,catapult_fpga_area
Throughput,0.5320855572292602,catapult,LUT,1202,FF,275,catapult_fpga_area
Throughput,0.5320855572292602,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5320855572292602,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5320855572292602,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5359938639422456,catapult,CLB,197,FF,265,catapult_fpga_area
Throughput,0.5359938639422456,catapult,LUT,1004,FF,265,catapult_fpga_area
Throughput,0.5359938639422456,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5359938639422456,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5359938639422456,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5155260995398414,catapult,CLB,253,FF,267,catapult_fpga_area
Throughput,0.5155260995398414,catapult,LUT,1290,FF,267,catapult_fpga_area
Throughput,0.5155260995398414,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5155260995398414,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5155260995398414,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5274186496289346,catapult,CLB,403,FF,274,catapult_fpga_area
Throughput,0.5274186496289346,catapult,LUT,1861,FF,274,catapult_fpga_area
Throughput,0.5274186496289346,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5274186496289346,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5274186496289346,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5075861284832464,catapult,CLB,131,FF,363,catapult_fpga_area
Throughput,0.5075861284832464,catapult,LUT,647,FF,363,catapult_fpga_area
Throughput,0.5075861284832464,catapult,FF,363,FF,363,catapult_fpga_area
Throughput,0.5075861284832464,catapult,DSP,1,FF,363,catapult_fpga_area
Throughput,0.5075861284832464,catapult,BRAM,0,FF,363,catapult_fpga_area
Throughput,0.46999129106137666,catapult,CLB,175,FF,365,catapult_fpga_area
Throughput,0.46999129106137666,catapult,LUT,785,FF,365,catapult_fpga_area
Throughput,0.46999129106137666,catapult,FF,365,FF,365,catapult_fpga_area
Throughput,0.46999129106137666,catapult,DSP,1,FF,365,catapult_fpga_area
Throughput,0.46999129106137666,catapult,BRAM,0,FF,365,catapult_fpga_area
Throughput,0.4677677607910514,catapult,CLB,292,FF,372,catapult_fpga_area
Throughput,0.4677677607910514,catapult,LUT,1021,FF,372,catapult_fpga_area
Throughput,0.4677677607910514,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.4677677607910514,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.4677677607910514,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.5416730764647382,catapult,CLB,156,FF,264,catapult_fpga_area
Throughput,0.5416730764647382,catapult,LUT,708,FF,264,catapult_fpga_area
Throughput,0.5416730764647382,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5416730764647382,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5416730764647382,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5371567434120411,catapult,CLB,190,FF,266,catapult_fpga_area
Throughput,0.5371567434120411,catapult,LUT,862,FF,266,catapult_fpga_area
Throughput,0.5371567434120411,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5371567434120411,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5371567434120411,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5421564598484347,catapult,CLB,334,FF,275,catapult_fpga_area
Throughput,0.5421564598484347,catapult,LUT,1259,FF,275,catapult_fpga_area
Throughput,0.5421564598484347,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5421564598484347,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5421564598484347,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5206207465285009,catapult,CLB,196,FF,265,catapult_fpga_area
Throughput,0.5206207465285009,catapult,LUT,1069,FF,265,catapult_fpga_area
Throughput,0.5206207465285009,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5206207465285009,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5206207465285009,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.46586643236690894,catapult,CLB,289,FF,267,catapult_fpga_area
Throughput,0.46586643236690894,catapult,LUT,1472,FF,267,catapult_fpga_area
Throughput,0.46586643236690894,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.46586643236690894,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.46586643236690894,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5014657844880586,catapult,CLB,452,FF,276,catapult_fpga_area
Throughput,0.5014657844880586,catapult,LUT,2087,FF,276,catapult_fpga_area
Throughput,0.5014657844880586,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5014657844880586,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5014657844880586,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.48998471247697073,catapult,CLB,326,FF,269,catapult_fpga_area
Throughput,0.48998471247697073,catapult,LUT,1634,FF,269,catapult_fpga_area
Throughput,0.48998471247697073,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.48998471247697073,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.48998471247697073,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5091688582142939,catapult,CLB,490,FF,273,catapult_fpga_area
Throughput,0.5091688582142939,catapult,LUT,2674,FF,273,catapult_fpga_area
Throughput,0.5091688582142939,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5091688582142939,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5091688582142939,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5226222256599151,catapult,CLB,623,FF,279,catapult_fpga_area
Throughput,0.5226222256599151,catapult,LUT,2992,FF,279,catapult_fpga_area
Throughput,0.5226222256599151,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5226222256599151,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5226222256599151,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5542358583949551,catapult,CLB,138,FF,264,catapult_fpga_area
Throughput,0.5542358583949551,catapult,LUT,652,FF,264,catapult_fpga_area
Throughput,0.5542358583949551,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5542358583949551,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5542358583949551,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5677050749427469,catapult,CLB,153,FF,266,catapult_fpga_area
Throughput,0.5677050749427469,catapult,LUT,793,FF,266,catapult_fpga_area
Throughput,0.5677050749427469,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5677050749427469,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5677050749427469,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5110026536367803,catapult,CLB,256,FF,273,catapult_fpga_area
Throughput,0.5110026536367803,catapult,LUT,1196,FF,273,catapult_fpga_area
Throughput,0.5110026536367803,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5110026536367803,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5110026536367803,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5281498593536924,catapult,CLB,231,FF,265,catapult_fpga_area
Throughput,0.5281498593536924,catapult,LUT,1131,FF,265,catapult_fpga_area
Throughput,0.5281498593536924,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5281498593536924,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5281498593536924,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.506991154525327,catapult,CLB,353,FF,267,catapult_fpga_area
Throughput,0.506991154525327,catapult,LUT,1508,FF,267,catapult_fpga_area
Throughput,0.506991154525327,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.506991154525327,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.506991154525327,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5104603535652593,catapult,CLB,435,FF,280,catapult_fpga_area
Throughput,0.5104603535652593,catapult,LUT,2119,FF,280,catapult_fpga_area
Throughput,0.5104603535652593,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5104603535652593,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5104603535652593,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5125881395305922,catapult,CLB,331,FF,271,catapult_fpga_area
Throughput,0.5125881395305922,catapult,LUT,1773,FF,271,catapult_fpga_area
Throughput,0.5125881395305922,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5125881395305922,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5125881395305922,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.47444271958157946,catapult,CLB,508,FF,276,catapult_fpga_area
Throughput,0.47444271958157946,catapult,LUT,2507,FF,276,catapult_fpga_area
Throughput,0.47444271958157946,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.47444271958157946,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.47444271958157946,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.49166722388952044,catapult,CLB,791,FF,288,catapult_fpga_area
Throughput,0.49166722388952044,catapult,LUT,3542,FF,288,catapult_fpga_area
Throughput,0.49166722388952044,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.49166722388952044,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.49166722388952044,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5424270137331672,catapult,CLB,153,FF,265,catapult_fpga_area
Throughput,0.5424270137331672,catapult,LUT,807,FF,265,catapult_fpga_area
Throughput,0.5424270137331672,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5424270137331672,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5424270137331672,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5443021094428251,catapult,CLB,207,FF,267,catapult_fpga_area
Throughput,0.5443021094428251,catapult,LUT,1023,FF,267,catapult_fpga_area
Throughput,0.5443021094428251,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5443021094428251,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5443021094428251,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5237826113601115,catapult,CLB,376,FF,276,catapult_fpga_area
Throughput,0.5237826113601115,catapult,LUT,1782,FF,276,catapult_fpga_area
Throughput,0.5237826113601115,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5237826113601115,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5237826113601115,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5414663015739883,catapult,CLB,328,FF,270,catapult_fpga_area
Throughput,0.5414663015739883,catapult,LUT,1775,FF,270,catapult_fpga_area
Throughput,0.5414663015739883,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5414663015739883,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5414663015739883,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.516411826037381,catapult,CLB,481,FF,282,catapult_fpga_area
Throughput,0.516411826037381,catapult,LUT,2761,FF,282,catapult_fpga_area
Throughput,0.516411826037381,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.516411826037381,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.516411826037381,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5373608168314304,catapult,CLB,777,FF,286,catapult_fpga_area
Throughput,0.5373608168314304,catapult,LUT,3703,FF,286,catapult_fpga_area
Throughput,0.5373608168314304,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5373608168314304,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5373608168314304,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.628025907324729,catapult,CLB,109,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,LUT,463,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,FF,388,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,DSP,1,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,BRAM,0,FF,388,catapult_fpga_area
Throughput,0.6192832415761997,catapult,CLB,146,FF,393,catapult_fpga_area
Throughput,0.6192832415761997,catapult,LUT,621,FF,393,catapult_fpga_area
Throughput,0.6192832415761997,catapult,FF,393,FF,393,catapult_fpga_area
Throughput,0.6192832415761997,catapult,DSP,1,FF,393,catapult_fpga_area
Throughput,0.6192832415761997,catapult,BRAM,0,FF,393,catapult_fpga_area
Throughput,0.6112174289872311,catapult,CLB,235,FF,325,catapult_fpga_area
Throughput,0.6112174289872311,catapult,LUT,763,FF,325,catapult_fpga_area
Throughput,0.6112174289872311,catapult,FF,325,FF,325,catapult_fpga_area
Throughput,0.6112174289872311,catapult,DSP,1,FF,325,catapult_fpga_area
Throughput,0.6112174289872311,catapult,BRAM,0,FF,325,catapult_fpga_area
Throughput,0.47985335681415764,catapult,CLB,146,FF,522,catapult_fpga_area
Throughput,0.47985335681415764,catapult,LUT,724,FF,522,catapult_fpga_area
Throughput,0.47985335681415764,catapult,FF,522,FF,522,catapult_fpga_area
Throughput,0.47985335681415764,catapult,DSP,1,FF,522,catapult_fpga_area
Throughput,0.47985335681415764,catapult,BRAM,0,FF,522,catapult_fpga_area
Throughput,0.5081102009728278,catapult,CLB,223,FF,524,catapult_fpga_area
Throughput,0.5081102009728278,catapult,LUT,1063,FF,524,catapult_fpga_area
Throughput,0.5081102009728278,catapult,FF,524,FF,524,catapult_fpga_area
Throughput,0.5081102009728278,catapult,DSP,1,FF,524,catapult_fpga_area
Throughput,0.5081102009728278,catapult,BRAM,0,FF,524,catapult_fpga_area
Throughput,0.47568489110621476,catapult,CLB,271,FF,384,catapult_fpga_area
Throughput,0.47568489110621476,catapult,LUT,1255,FF,384,catapult_fpga_area
Throughput,0.47568489110621476,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.47568489110621476,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.47568489110621476,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5408296651561294,catapult,CLB,236,FF,572,catapult_fpga_area
Throughput,0.5408296651561294,catapult,LUT,1137,FF,572,catapult_fpga_area
Throughput,0.5408296651561294,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5408296651561294,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5408296651561294,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5358766754854105,catapult,CLB,318,FF,575,catapult_fpga_area
Throughput,0.5358766754854105,catapult,LUT,1524,FF,575,catapult_fpga_area
Throughput,0.5358766754854105,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.5358766754854105,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.5358766754854105,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.5561091931522938,catapult,CLB,378,FF,277,catapult_fpga_area
Throughput,0.5561091931522938,catapult,LUT,1701,FF,277,catapult_fpga_area
Throughput,0.5561091931522938,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5561091931522938,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5561091931522938,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5070176310311014,catapult,CLB,375,FF,885,catapult_fpga_area
Throughput,0.5070176310311014,catapult,LUT,1779,FF,885,catapult_fpga_area
Throughput,0.5070176310311014,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5070176310311014,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5070176310311014,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,CLB,524,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,LUT,2679,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.5236114740029522,catapult,CLB,546,FF,289,catapult_fpga_area
Throughput,0.5236114740029522,catapult,LUT,2659,FF,289,catapult_fpga_area
Throughput,0.5236114740029522,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5236114740029522,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5236114740029522,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.436887838222181,catapult,CLB,138,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,LUT,695,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,FF,523,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,DSP,1,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,BRAM,0,FF,523,catapult_fpga_area
Throughput,0.44053833784885127,catapult,CLB,178,FF,526,catapult_fpga_area
Throughput,0.44053833784885127,catapult,LUT,971,FF,526,catapult_fpga_area
Throughput,0.44053833784885127,catapult,FF,526,FF,526,catapult_fpga_area
Throughput,0.44053833784885127,catapult,DSP,1,FF,526,catapult_fpga_area
Throughput,0.44053833784885127,catapult,BRAM,0,FF,526,catapult_fpga_area
Throughput,0.4765740047943345,catapult,CLB,297,FF,382,catapult_fpga_area
Throughput,0.4765740047943345,catapult,LUT,1167,FF,382,catapult_fpga_area
Throughput,0.4765740047943345,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.4765740047943345,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.4765740047943345,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5642242339950743,catapult,CLB,239,FF,569,catapult_fpga_area
Throughput,0.5642242339950743,catapult,LUT,1138,FF,569,catapult_fpga_area
Throughput,0.5642242339950743,catapult,FF,569,FF,569,catapult_fpga_area
Throughput,0.5642242339950743,catapult,DSP,1,FF,569,catapult_fpga_area
Throughput,0.5642242339950743,catapult,BRAM,0,FF,569,catapult_fpga_area
Throughput,0.5361085169415652,catapult,CLB,312,FF,572,catapult_fpga_area
Throughput,0.5361085169415652,catapult,LUT,1510,FF,572,catapult_fpga_area
Throughput,0.5361085169415652,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5361085169415652,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5361085169415652,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5603013076311918,catapult,CLB,401,FF,281,catapult_fpga_area
Throughput,0.5603013076311918,catapult,LUT,1838,FF,281,catapult_fpga_area
Throughput,0.5603013076311918,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5603013076311918,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5603013076311918,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.47276987359079126,catapult,CLB,415,FF,886,catapult_fpga_area
Throughput,0.47276987359079126,catapult,LUT,1861,FF,886,catapult_fpga_area
Throughput,0.47276987359079126,catapult,FF,886,FF,886,catapult_fpga_area
Throughput,0.47276987359079126,catapult,DSP,1,FF,886,catapult_fpga_area
Throughput,0.47276987359079126,catapult,BRAM,0,FF,886,catapult_fpga_area
Throughput,0.48232565856745424,catapult,CLB,506,FF,887,catapult_fpga_area
Throughput,0.48232565856745424,catapult,LUT,2707,FF,887,catapult_fpga_area
Throughput,0.48232565856745424,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.48232565856745424,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.48232565856745424,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.500759150872723,catapult,CLB,557,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,LUT,2741,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4605028967934723,catapult,CLB,617,FF,1504,catapult_fpga_area
Throughput,0.4605028967934723,catapult,LUT,3023,FF,1504,catapult_fpga_area
Throughput,0.4605028967934723,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.4605028967934723,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.4605028967934723,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.4854119156975417,catapult,CLB,779,FF,1502,catapult_fpga_area
Throughput,0.4854119156975417,catapult,LUT,4633,FF,1502,catapult_fpga_area
Throughput,0.4854119156975417,catapult,FF,1502,FF,1502,catapult_fpga_area
Throughput,0.4854119156975417,catapult,DSP,1,FF,1502,catapult_fpga_area
Throughput,0.4854119156975417,catapult,BRAM,0,FF,1502,catapult_fpga_area
Throughput,0.5031952900920847,catapult,CLB,819,FF,300,catapult_fpga_area
Throughput,0.5031952900920847,catapult,LUT,4281,FF,300,catapult_fpga_area
Throughput,0.5031952900920847,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5031952900920847,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5031952900920847,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.5537579955732586,catapult,CLB,219,FF,568,catapult_fpga_area
Throughput,0.5537579955732586,catapult,LUT,1035,FF,568,catapult_fpga_area
Throughput,0.5537579955732586,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.5537579955732586,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.5537579955732586,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.511508166483632,catapult,CLB,272,FF,572,catapult_fpga_area
Throughput,0.511508166483632,catapult,LUT,1367,FF,572,catapult_fpga_area
Throughput,0.511508166483632,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.511508166483632,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.511508166483632,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5483538417670154,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.5483538417670154,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.5483538417670154,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5483538417670154,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5483538417670154,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4915050720865914,catapult,CLB,376,FF,882,catapult_fpga_area
Throughput,0.4915050720865914,catapult,LUT,1801,FF,882,catapult_fpga_area
Throughput,0.4915050720865914,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.4915050720865914,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.4915050720865914,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5124389428999535,catapult,CLB,516,FF,887,catapult_fpga_area
Throughput,0.5124389428999535,catapult,LUT,2591,FF,887,catapult_fpga_area
Throughput,0.5124389428999535,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5124389428999535,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5124389428999535,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5170291299382098,catapult,CLB,559,FF,287,catapult_fpga_area
Throughput,0.5170291299382098,catapult,LUT,2771,FF,287,catapult_fpga_area
Throughput,0.5170291299382098,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5170291299382098,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5170291299382098,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4868335856754086,catapult,CLB,687,FF,1507,catapult_fpga_area
Throughput,0.4868335856754086,catapult,LUT,3141,FF,1507,catapult_fpga_area
Throughput,0.4868335856754086,catapult,FF,1507,FF,1507,catapult_fpga_area
Throughput,0.4868335856754086,catapult,DSP,1,FF,1507,catapult_fpga_area
Throughput,0.4868335856754086,catapult,BRAM,0,FF,1507,catapult_fpga_area
Throughput,0.445920938217654,catapult,CLB,960,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,LUT,4891,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.46586078961540395,catapult,CLB,873,FF,305,catapult_fpga_area
Throughput,0.46586078961540395,catapult,LUT,4463,FF,305,catapult_fpga_area
Throughput,0.46586078961540395,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.46586078961540395,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.46586078961540395,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5018309301486473,catapult,CLB,330,FF,877,catapult_fpga_area
Throughput,0.5018309301486473,catapult,LUT,1607,FF,877,catapult_fpga_area
Throughput,0.5018309301486473,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.5018309301486473,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.5018309301486473,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.49571454773483237,catapult,CLB,424,FF,883,catapult_fpga_area
Throughput,0.49571454773483237,catapult,LUT,2174,FF,883,catapult_fpga_area
Throughput,0.49571454773483237,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.49571454773483237,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.49571454773483237,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5056335158164692,catapult,CLB,479,FF,280,catapult_fpga_area
Throughput,0.5056335158164692,catapult,LUT,2235,FF,280,catapult_fpga_area
Throughput,0.5056335158164692,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5056335158164692,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5056335158164692,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4976904673860948,catapult,CLB,645,FF,1509,catapult_fpga_area
Throughput,0.4976904673860948,catapult,LUT,3435,FF,1509,catapult_fpga_area
Throughput,0.4976904673860948,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.4976904673860948,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.4976904673860948,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.483821727175831,catapult,CLB,849,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,LUT,4660,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,FF,1515,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,DSP,1,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,BRAM,0,FF,1515,catapult_fpga_area
Throughput,0.46582823794879064,catapult,CLB,871,FF,314,catapult_fpga_area
Throughput,0.46582823794879064,catapult,LUT,4461,FF,314,catapult_fpga_area
Throughput,0.46582823794879064,catapult,FF,314,FF,314,catapult_fpga_area
Throughput,0.46582823794879064,catapult,DSP,1,FF,314,catapult_fpga_area
Throughput,0.46582823794879064,catapult,BRAM,0,FF,314,catapult_fpga_area
Throughput,0.5473762341281418,catapult,CLB,131,FF,321,catapult_fpga_area
Throughput,0.5473762341281418,catapult,LUT,685,FF,321,catapult_fpga_area
Throughput,0.5473762341281418,catapult,FF,321,FF,321,catapult_fpga_area
Throughput,0.5473762341281418,catapult,DSP,1,FF,321,catapult_fpga_area
Throughput,0.5473762341281418,catapult,BRAM,0,FF,321,catapult_fpga_area
Throughput,0.4899813513097691,catapult,CLB,157,FF,322,catapult_fpga_area
Throughput,0.4899813513097691,catapult,LUT,771,FF,322,catapult_fpga_area
Throughput,0.4899813513097691,catapult,FF,322,FF,322,catapult_fpga_area
Throughput,0.4899813513097691,catapult,DSP,1,FF,322,catapult_fpga_area
Throughput,0.4899813513097691,catapult,BRAM,0,FF,322,catapult_fpga_area
Throughput,0.5329589829437137,catapult,CLB,273,FF,330,catapult_fpga_area
Throughput,0.5329589829437137,catapult,LUT,1086,FF,330,catapult_fpga_area
Throughput,0.5329589829437137,catapult,FF,330,FF,330,catapult_fpga_area
Throughput,0.5329589829437137,catapult,DSP,1,FF,330,catapult_fpga_area
Throughput,0.5329589829437137,catapult,BRAM,0,FF,330,catapult_fpga_area
Throughput,0.5569041918735427,catapult,CLB,176,FF,266,catapult_fpga_area
Throughput,0.5569041918735427,catapult,LUT,869,FF,266,catapult_fpga_area
Throughput,0.5569041918735427,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5569041918735427,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5569041918735427,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5644506709625126,catapult,CLB,197,FF,267,catapult_fpga_area
Throughput,0.5644506709625126,catapult,LUT,1047,FF,267,catapult_fpga_area
Throughput,0.5644506709625126,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5644506709625126,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5644506709625126,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5144969814462098,catapult,CLB,323,FF,275,catapult_fpga_area
Throughput,0.5144969814462098,catapult,LUT,1434,FF,275,catapult_fpga_area
Throughput,0.5144969814462098,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5144969814462098,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5144969814462098,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5217281514597693,catapult,CLB,233,FF,274,catapult_fpga_area
Throughput,0.5217281514597693,catapult,LUT,1235,FF,274,catapult_fpga_area
Throughput,0.5217281514597693,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5217281514597693,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5217281514597693,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5365376794316135,catapult,CLB,315,FF,280,catapult_fpga_area
Throughput,0.5365376794316135,catapult,LUT,1446,FF,280,catapult_fpga_area
Throughput,0.5365376794316135,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5365376794316135,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5365376794316135,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5332701941423469,catapult,CLB,476,FF,285,catapult_fpga_area
Throughput,0.5332701941423469,catapult,LUT,2044,FF,285,catapult_fpga_area
Throughput,0.5332701941423469,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5332701941423469,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5332701941423469,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5174052540433928,catapult,CLB,349,FF,279,catapult_fpga_area
Throughput,0.5174052540433928,catapult,LUT,1916,FF,279,catapult_fpga_area
Throughput,0.5174052540433928,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5174052540433928,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5174052540433928,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4864350295484959,catapult,CLB,459,FF,289,catapult_fpga_area
Throughput,0.4864350295484959,catapult,LUT,2314,FF,289,catapult_fpga_area
Throughput,0.4864350295484959,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.4864350295484959,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.4864350295484959,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5156643355200938,catapult,CLB,710,FF,297,catapult_fpga_area
Throughput,0.5156643355200938,catapult,LUT,3314,FF,297,catapult_fpga_area
Throughput,0.5156643355200938,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.5156643355200938,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.5156643355200938,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5515993623511372,catapult,CLB,156,FF,266,catapult_fpga_area
Throughput,0.5515993623511372,catapult,LUT,800,FF,266,catapult_fpga_area
Throughput,0.5515993623511372,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5515993623511372,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5515993623511372,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5205424260296199,catapult,CLB,197,FF,267,catapult_fpga_area
Throughput,0.5205424260296199,catapult,LUT,948,FF,267,catapult_fpga_area
Throughput,0.5205424260296199,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5205424260296199,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5205424260296199,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5454971934169398,catapult,CLB,285,FF,275,catapult_fpga_area
Throughput,0.5454971934169398,catapult,LUT,1337,FF,275,catapult_fpga_area
Throughput,0.5454971934169398,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5454971934169398,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5454971934169398,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5419898506980558,catapult,CLB,244,FF,272,catapult_fpga_area
Throughput,0.5419898506980558,catapult,LUT,1248,FF,272,catapult_fpga_area
Throughput,0.5419898506980558,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5419898506980558,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5419898506980558,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5451578804479672,catapult,CLB,290,FF,276,catapult_fpga_area
Throughput,0.5451578804479672,catapult,LUT,1486,FF,276,catapult_fpga_area
Throughput,0.5451578804479672,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5451578804479672,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5451578804479672,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5245620955626243,catapult,CLB,418,FF,284,catapult_fpga_area
Throughput,0.5245620955626243,catapult,LUT,2009,FF,284,catapult_fpga_area
Throughput,0.5245620955626243,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5245620955626243,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5245620955626243,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4633578897569642,catapult,CLB,394,FF,277,catapult_fpga_area
Throughput,0.4633578897569642,catapult,LUT,2093,FF,277,catapult_fpga_area
Throughput,0.4633578897569642,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.4633578897569642,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.4633578897569642,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.49897585206363937,catapult,CLB,625,FF,291,catapult_fpga_area
Throughput,0.49897585206363937,catapult,LUT,3315,FF,291,catapult_fpga_area
Throughput,0.49897585206363937,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.49897585206363937,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.49897585206363937,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.5104929268652518,catapult,CLB,648,FF,286,catapult_fpga_area
Throughput,0.5104929268652518,catapult,LUT,3355,FF,286,catapult_fpga_area
Throughput,0.5104929268652518,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5104929268652518,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5104929268652518,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.49027009960327345,catapult,CLB,582,FF,305,catapult_fpga_area
Throughput,0.49027009960327345,catapult,LUT,3301,FF,305,catapult_fpga_area
Throughput,0.49027009960327345,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.49027009960327345,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.49027009960327345,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.4945079942162345,catapult,CLB,823,FF,313,catapult_fpga_area
Throughput,0.4945079942162345,catapult,LUT,4635,FF,313,catapult_fpga_area
Throughput,0.4945079942162345,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.4945079942162345,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.4945079942162345,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.4957575547254371,catapult,CLB,184,FF,267,catapult_fpga_area
Throughput,0.4957575547254371,catapult,LUT,970,FF,267,catapult_fpga_area
Throughput,0.4957575547254371,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4957575547254371,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4957575547254371,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5167176236363176,catapult,CLB,242,FF,273,catapult_fpga_area
Throughput,0.5167176236363176,catapult,LUT,1235,FF,273,catapult_fpga_area
Throughput,0.5167176236363176,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5167176236363176,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5167176236363176,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5377700075986902,catapult,CLB,398,FF,276,catapult_fpga_area
Throughput,0.5377700075986902,catapult,LUT,1766,FF,276,catapult_fpga_area
Throughput,0.5377700075986902,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5377700075986902,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5377700075986902,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.49795663494848885,catapult,CLB,366,FF,276,catapult_fpga_area
Throughput,0.49795663494848885,catapult,LUT,2032,FF,276,catapult_fpga_area
Throughput,0.49795663494848885,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.49795663494848885,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.49795663494848885,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.49377302833960923,catapult,CLB,563,FF,286,catapult_fpga_area
Throughput,0.49377302833960923,catapult,LUT,2896,FF,286,catapult_fpga_area
Throughput,0.49377302833960923,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49377302833960923,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49377302833960923,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4784647787722402,catapult,CLB,737,FF,291,catapult_fpga_area
Throughput,0.4784647787722402,catapult,LUT,3594,FF,291,catapult_fpga_area
Throughput,0.4784647787722402,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.4784647787722402,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.4784647787722402,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.4605726760654198,catapult,CLB,611,FF,296,catapult_fpga_area
Throughput,0.4605726760654198,catapult,LUT,3471,FF,296,catapult_fpga_area
Throughput,0.4605726760654198,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.4605726760654198,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.4605726760654198,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5024822623761381,catapult,CLB,867,FF,316,catapult_fpga_area
Throughput,0.5024822623761381,catapult,LUT,4771,FF,316,catapult_fpga_area
Throughput,0.5024822623761381,catapult,FF,316,FF,316,catapult_fpga_area
Throughput,0.5024822623761381,catapult,DSP,1,FF,316,catapult_fpga_area
Throughput,0.5024822623761381,catapult,BRAM,0,FF,316,catapult_fpga_area
Throughput,0.5082690288300359,catapult,CLB,269,FF,269,catapult_fpga_area
Throughput,0.5082690288300359,catapult,LUT,1420,FF,269,catapult_fpga_area
Throughput,0.5082690288300359,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5082690288300359,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5082690288300359,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4578217937824138,catapult,CLB,375,FF,271,catapult_fpga_area
Throughput,0.4578217937824138,catapult,LUT,1760,FF,271,catapult_fpga_area
Throughput,0.4578217937824138,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4578217937824138,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4578217937824138,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.507307253682036,catapult,CLB,630,FF,292,catapult_fpga_area
Throughput,0.507307253682036,catapult,LUT,2994,FF,292,catapult_fpga_area
Throughput,0.507307253682036,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.507307253682036,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.507307253682036,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.5608270179537553,catapult,CLB,118,FF,257,catapult_fpga_area
Throughput,0.5608270179537553,catapult,LUT,556,FF,257,catapult_fpga_area
Throughput,0.5608270179537553,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5608270179537553,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5608270179537553,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5348517417714397,catapult,CLB,173,FF,259,catapult_fpga_area
Throughput,0.5348517417714397,catapult,LUT,794,FF,259,catapult_fpga_area
Throughput,0.5348517417714397,catapult,FF,259,FF,259,catapult_fpga_area
Throughput,0.5348517417714397,catapult,DSP,1,FF,259,catapult_fpga_area
Throughput,0.5348517417714397,catapult,BRAM,0,FF,259,catapult_fpga_area
Throughput,0.5812040921417719,catapult,CLB,255,FF,266,catapult_fpga_area
Throughput,0.5812040921417719,catapult,LUT,1142,FF,266,catapult_fpga_area
Throughput,0.5812040921417719,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5812040921417719,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5812040921417719,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5487218347941223,catapult,CLB,171,FF,265,catapult_fpga_area
Throughput,0.5487218347941223,catapult,LUT,789,FF,265,catapult_fpga_area
Throughput,0.5487218347941223,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5487218347941223,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5487218347941223,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5354580307995459,catapult,CLB,222,FF,267,catapult_fpga_area
Throughput,0.5354580307995459,catapult,LUT,1078,FF,267,catapult_fpga_area
Throughput,0.5354580307995459,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5354580307995459,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5354580307995459,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5449834815506742,catapult,CLB,362,FF,275,catapult_fpga_area
Throughput,0.5449834815506742,catapult,LUT,1676,FF,275,catapult_fpga_area
Throughput,0.5449834815506742,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5449834815506742,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5449834815506742,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5273249228523638,catapult,CLB,232,FF,266,catapult_fpga_area
Throughput,0.5273249228523638,catapult,LUT,1221,FF,266,catapult_fpga_area
Throughput,0.5273249228523638,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5273249228523638,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5273249228523638,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5229203848484865,catapult,CLB,358,FF,268,catapult_fpga_area
Throughput,0.5229203848484865,catapult,LUT,1766,FF,268,catapult_fpga_area
Throughput,0.5229203848484865,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5229203848484865,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5229203848484865,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5229203848484865,catapult,CLB,521,FF,278,catapult_fpga_area
Throughput,0.5229203848484865,catapult,LUT,2415,FF,278,catapult_fpga_area
Throughput,0.5229203848484865,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5229203848484865,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5229203848484865,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4676334520654668,catapult,CLB,364,FF,267,catapult_fpga_area
Throughput,0.4676334520654668,catapult,LUT,2001,FF,267,catapult_fpga_area
Throughput,0.4676334520654668,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4676334520654668,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4676334520654668,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.512394568412617,catapult,CLB,507,FF,269,catapult_fpga_area
Throughput,0.512394568412617,catapult,LUT,2628,FF,269,catapult_fpga_area
Throughput,0.512394568412617,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.512394568412617,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.512394568412617,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5051446456435569,catapult,CLB,717,FF,282,catapult_fpga_area
Throughput,0.5051446456435569,catapult,LUT,3633,FF,282,catapult_fpga_area
Throughput,0.5051446456435569,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5051446456435569,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5051446456435569,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.536313232670915,catapult,CLB,153,FF,265,catapult_fpga_area
Throughput,0.536313232670915,catapult,LUT,752,FF,265,catapult_fpga_area
Throughput,0.536313232670915,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.536313232670915,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.536313232670915,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5286974322751807,catapult,CLB,234,FF,267,catapult_fpga_area
Throughput,0.5286974322751807,catapult,LUT,1165,FF,267,catapult_fpga_area
Throughput,0.5286974322751807,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5286974322751807,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5286974322751807,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5377824433392417,catapult,CLB,329,FF,278,catapult_fpga_area
Throughput,0.5377824433392417,catapult,LUT,1622,FF,278,catapult_fpga_area
Throughput,0.5377824433392417,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5377824433392417,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5377824433392417,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5156430636210725,catapult,CLB,242,FF,266,catapult_fpga_area
Throughput,0.5156430636210725,catapult,LUT,1305,FF,266,catapult_fpga_area
Throughput,0.5156430636210725,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5156430636210725,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5156430636210725,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5313089752962579,catapult,CLB,365,FF,268,catapult_fpga_area
Throughput,0.5313089752962579,catapult,LUT,1788,FF,268,catapult_fpga_area
Throughput,0.5313089752962579,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5313089752962579,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5313089752962579,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5213060384442352,catapult,CLB,518,FF,275,catapult_fpga_area
Throughput,0.5213060384442352,catapult,LUT,2667,FF,275,catapult_fpga_area
Throughput,0.5213060384442352,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5213060384442352,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5213060384442352,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.46802237146935627,catapult,CLB,348,FF,267,catapult_fpga_area
Throughput,0.46802237146935627,catapult,LUT,1897,FF,267,catapult_fpga_area
Throughput,0.46802237146935627,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.46802237146935627,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.46802237146935627,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49386618201932,catapult,CLB,565,FF,276,catapult_fpga_area
Throughput,0.49386618201932,catapult,LUT,2885,FF,276,catapult_fpga_area
Throughput,0.49386618201932,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.49386618201932,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.49386618201932,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5372277329849232,catapult,CLB,760,FF,282,catapult_fpga_area
Throughput,0.5372277329849232,catapult,LUT,3950,FF,282,catapult_fpga_area
Throughput,0.5372277329849232,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5372277329849232,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5372277329849232,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.48544773329889895,catapult,CLB,612,FF,275,catapult_fpga_area
Throughput,0.48544773329889895,catapult,LUT,3399,FF,275,catapult_fpga_area
Throughput,0.48544773329889895,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.48544773329889895,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.48544773329889895,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5013345525789652,catapult,CLB,1005,FF,281,catapult_fpga_area
Throughput,0.5013345525789652,catapult,LUT,5340,FF,281,catapult_fpga_area
Throughput,0.5013345525789652,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5013345525789652,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5013345525789652,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5272134397250055,catapult,CLB,209,FF,266,catapult_fpga_area
Throughput,0.5272134397250055,catapult,LUT,1076,FF,266,catapult_fpga_area
Throughput,0.5272134397250055,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5272134397250055,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5272134397250055,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5106931484896505,catapult,CLB,351,FF,268,catapult_fpga_area
Throughput,0.5106931484896505,catapult,LUT,1680,FF,268,catapult_fpga_area
Throughput,0.5106931484896505,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5106931484896505,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5106931484896505,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4986066437340851,catapult,CLB,493,FF,276,catapult_fpga_area
Throughput,0.4986066437340851,catapult,LUT,2274,FF,276,catapult_fpga_area
Throughput,0.4986066437340851,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4986066437340851,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4986066437340851,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4893002272799556,catapult,CLB,359,FF,267,catapult_fpga_area
Throughput,0.4893002272799556,catapult,LUT,2032,FF,267,catapult_fpga_area
Throughput,0.4893002272799556,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4893002272799556,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4893002272799556,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5147827591017453,catapult,CLB,578,FF,275,catapult_fpga_area
Throughput,0.5147827591017453,catapult,LUT,3228,FF,275,catapult_fpga_area
Throughput,0.5147827591017453,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5147827591017453,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5147827591017453,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4666749734811947,catapult,CLB,812,FF,278,catapult_fpga_area
Throughput,0.4666749734811947,catapult,LUT,3773,FF,278,catapult_fpga_area
Throughput,0.4666749734811947,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4666749734811947,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4666749734811947,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.508816000431476,catapult,CLB,558,FF,277,catapult_fpga_area
Throughput,0.508816000431476,catapult,LUT,3266,FF,277,catapult_fpga_area
Throughput,0.508816000431476,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.508816000431476,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.508816000431476,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.45732034970372504,catapult,CLB,999,FF,283,catapult_fpga_area
Throughput,0.45732034970372504,catapult,LUT,5470,FF,283,catapult_fpga_area
Throughput,0.45732034970372504,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.45732034970372504,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.45732034970372504,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5076915266284205,catapult,CLB,295,FF,267,catapult_fpga_area
Throughput,0.5076915266284205,catapult,LUT,1648,FF,267,catapult_fpga_area
Throughput,0.5076915266284205,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5076915266284205,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5076915266284205,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.48440248227208016,catapult,CLB,486,FF,271,catapult_fpga_area
Throughput,0.48440248227208016,catapult,LUT,2459,FF,271,catapult_fpga_area
Throughput,0.48440248227208016,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.48440248227208016,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.48440248227208016,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4915137690209685,catapult,CLB,635,FF,279,catapult_fpga_area
Throughput,0.4915137690209685,catapult,LUT,3165,FF,279,catapult_fpga_area
Throughput,0.4915137690209685,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4915137690209685,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4915137690209685,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4977578497657303,catapult,CLB,568,FF,271,catapult_fpga_area
Throughput,0.4977578497657303,catapult,LUT,3140,FF,271,catapult_fpga_area
Throughput,0.4977578497657303,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4977578497657303,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4977578497657303,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.507942441994243,catapult,CLB,965,FF,279,catapult_fpga_area
Throughput,0.507942441994243,catapult,LUT,5552,FF,279,catapult_fpga_area
Throughput,0.507942441994243,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.507942441994243,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.507942441994243,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.532501211440256,catapult,CLB,123,FF,255,catapult_fpga_area
Throughput,0.532501211440256,catapult,LUT,518,FF,255,catapult_fpga_area
Throughput,0.532501211440256,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.532501211440256,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.532501211440256,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.5108355890981555,catapult,CLB,151,FF,257,catapult_fpga_area
Throughput,0.5108355890981555,catapult,LUT,616,FF,257,catapult_fpga_area
Throughput,0.5108355890981555,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5108355890981555,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5108355890981555,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5947852795401596,catapult,CLB,179,FF,264,catapult_fpga_area
Throughput,0.5947852795401596,catapult,LUT,852,FF,264,catapult_fpga_area
Throughput,0.5947852795401596,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5947852795401596,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5947852795401596,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5399387277531745,catapult,CLB,127,FF,263,catapult_fpga_area
Throughput,0.5399387277531745,catapult,LUT,594,FF,263,catapult_fpga_area
Throughput,0.5399387277531745,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5399387277531745,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5399387277531745,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5074354516733699,catapult,CLB,187,FF,265,catapult_fpga_area
Throughput,0.5074354516733699,catapult,LUT,808,FF,265,catapult_fpga_area
Throughput,0.5074354516733699,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5074354516733699,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5074354516733699,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5465239437605001,catapult,CLB,272,FF,272,catapult_fpga_area
Throughput,0.5465239437605001,catapult,LUT,1132,FF,272,catapult_fpga_area
Throughput,0.5465239437605001,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5465239437605001,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5465239437605001,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5317477324947317,catapult,CLB,146,FF,264,catapult_fpga_area
Throughput,0.5317477324947317,catapult,LUT,731,FF,264,catapult_fpga_area
Throughput,0.5317477324947317,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5317477324947317,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5317477324947317,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5300265331282484,catapult,CLB,206,FF,266,catapult_fpga_area
Throughput,0.5300265331282484,catapult,LUT,959,FF,266,catapult_fpga_area
Throughput,0.5300265331282484,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5300265331282484,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5300265331282484,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5250584127484182,catapult,CLB,314,FF,273,catapult_fpga_area
Throughput,0.5250584127484182,catapult,LUT,1395,FF,273,catapult_fpga_area
Throughput,0.5250584127484182,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5250584127484182,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5250584127484182,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5305073560149984,catapult,CLB,212,FF,265,catapult_fpga_area
Throughput,0.5305073560149984,catapult,LUT,1064,FF,265,catapult_fpga_area
Throughput,0.5305073560149984,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5305073560149984,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5305073560149984,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47151640146226664,catapult,CLB,259,FF,267,catapult_fpga_area
Throughput,0.47151640146226664,catapult,LUT,1280,FF,267,catapult_fpga_area
Throughput,0.47151640146226664,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.47151640146226664,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.47151640146226664,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5188059370076208,catapult,CLB,395,FF,274,catapult_fpga_area
Throughput,0.5188059370076208,catapult,LUT,1943,FF,274,catapult_fpga_area
Throughput,0.5188059370076208,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5188059370076208,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5188059370076208,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5219874148834271,catapult,CLB,125,FF,263,catapult_fpga_area
Throughput,0.5219874148834271,catapult,LUT,580,FF,263,catapult_fpga_area
Throughput,0.5219874148834271,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5219874148834271,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5219874148834271,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5278785879247774,catapult,CLB,170,FF,265,catapult_fpga_area
Throughput,0.5278785879247774,catapult,LUT,810,FF,265,catapult_fpga_area
Throughput,0.5278785879247774,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5278785879247774,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5278785879247774,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47286801544386936,catapult,CLB,299,FF,272,catapult_fpga_area
Throughput,0.47286801544386936,catapult,LUT,1082,FF,272,catapult_fpga_area
Throughput,0.47286801544386936,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.47286801544386936,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.47286801544386936,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.49360826655636164,catapult,CLB,156,FF,264,catapult_fpga_area
Throughput,0.49360826655636164,catapult,LUT,836,FF,264,catapult_fpga_area
Throughput,0.49360826655636164,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.49360826655636164,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.49360826655636164,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4729339878739726,catapult,CLB,235,FF,266,catapult_fpga_area
Throughput,0.4729339878739726,catapult,LUT,1156,FF,266,catapult_fpga_area
Throughput,0.4729339878739726,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4729339878739726,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4729339878739726,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4793241146524109,catapult,CLB,335,FF,273,catapult_fpga_area
Throughput,0.4793241146524109,catapult,LUT,1442,FF,273,catapult_fpga_area
Throughput,0.4793241146524109,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4793241146524109,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4793241146524109,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5350225779527896,catapult,CLB,227,FF,265,catapult_fpga_area
Throughput,0.5350225779527896,catapult,LUT,1139,FF,265,catapult_fpga_area
Throughput,0.5350225779527896,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5350225779527896,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5350225779527896,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5135932731607454,catapult,CLB,350,FF,267,catapult_fpga_area
Throughput,0.5135932731607454,catapult,LUT,1626,FF,267,catapult_fpga_area
Throughput,0.5135932731607454,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5135932731607454,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5135932731607454,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5057230144935159,catapult,CLB,448,FF,278,catapult_fpga_area
Throughput,0.5057230144935159,catapult,LUT,2220,FF,278,catapult_fpga_area
Throughput,0.5057230144935159,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5057230144935159,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5057230144935159,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.46912654735527565,catapult,CLB,305,FF,266,catapult_fpga_area
Throughput,0.46912654735527565,catapult,LUT,1614,FF,266,catapult_fpga_area
Throughput,0.46912654735527565,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.46912654735527565,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.46912654735527565,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4975785340639776,catapult,CLB,170,FF,264,catapult_fpga_area
Throughput,0.4975785340639776,catapult,LUT,766,FF,264,catapult_fpga_area
Throughput,0.4975785340639776,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.4975785340639776,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.4975785340639776,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5134239834718551,catapult,CLB,232,FF,266,catapult_fpga_area
Throughput,0.5134239834718551,catapult,LUT,1090,FF,266,catapult_fpga_area
Throughput,0.5134239834718551,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5134239834718551,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5134239834718551,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4862659057577774,catapult,CLB,350,FF,275,catapult_fpga_area
Throughput,0.4862659057577774,catapult,LUT,1496,FF,275,catapult_fpga_area
Throughput,0.4862659057577774,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4862659057577774,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4862659057577774,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5285423436413185,catapult,CLB,280,FF,266,catapult_fpga_area
Throughput,0.5285423436413185,catapult,LUT,1351,FF,266,catapult_fpga_area
Throughput,0.5285423436413185,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5285423436413185,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5285423436413185,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5447759527178055,catapult,CLB,346,FF,269,catapult_fpga_area
Throughput,0.5447759527178055,catapult,LUT,1787,FF,269,catapult_fpga_area
Throughput,0.5447759527178055,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5447759527178055,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5447759527178055,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.47256656572644823,catapult,CLB,528,FF,275,catapult_fpga_area
Throughput,0.47256656572644823,catapult,LUT,2439,FF,275,catapult_fpga_area
Throughput,0.47256656572644823,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.47256656572644823,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.47256656572644823,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5175268221213735,catapult,CLB,352,FF,268,catapult_fpga_area
Throughput,0.5175268221213735,catapult,LUT,1907,FF,268,catapult_fpga_area
Throughput,0.5175268221213735,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5175268221213735,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5175268221213735,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.48235334408338154,catapult,CLB,239,FF,265,catapult_fpga_area
Throughput,0.48235334408338154,catapult,LUT,1214,FF,265,catapult_fpga_area
Throughput,0.48235334408338154,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.48235334408338154,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.48235334408338154,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.48137140788621147,catapult,CLB,315,FF,269,catapult_fpga_area
Throughput,0.48137140788621147,catapult,LUT,1625,FF,269,catapult_fpga_area
Throughput,0.48137140788621147,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.48137140788621147,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.48137140788621147,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.500151045615776,catapult,CLB,441,FF,276,catapult_fpga_area
Throughput,0.500151045615776,catapult,LUT,2074,FF,276,catapult_fpga_area
Throughput,0.500151045615776,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.500151045615776,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.500151045615776,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5082842711940563,catapult,CLB,389,FF,269,catapult_fpga_area
Throughput,0.5082842711940563,catapult,LUT,2084,FF,269,catapult_fpga_area
Throughput,0.5082842711940563,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5082842711940563,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5082842711940563,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5278877837264866,catapult,CLB,129,FF,331,catapult_fpga_area
Throughput,0.5278877837264866,catapult,LUT,604,FF,331,catapult_fpga_area
Throughput,0.5278877837264866,catapult,FF,331,FF,331,catapult_fpga_area
Throughput,0.5278877837264866,catapult,DSP,1,FF,331,catapult_fpga_area
Throughput,0.5278877837264866,catapult,BRAM,0,FF,331,catapult_fpga_area
Throughput,0.5207506099291519,catapult,CLB,185,FF,333,catapult_fpga_area
Throughput,0.5207506099291519,catapult,LUT,823,FF,333,catapult_fpga_area
Throughput,0.5207506099291519,catapult,FF,333,FF,333,catapult_fpga_area
Throughput,0.5207506099291519,catapult,DSP,1,FF,333,catapult_fpga_area
Throughput,0.5207506099291519,catapult,BRAM,0,FF,333,catapult_fpga_area
Throughput,0.5278877837264866,catapult,CLB,267,FF,268,catapult_fpga_area
Throughput,0.5278877837264866,catapult,LUT,966,FF,268,catapult_fpga_area
Throughput,0.5278877837264866,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5278877837264866,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5278877837264866,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5785363031530228,catapult,CLB,188,FF,415,catapult_fpga_area
Throughput,0.5785363031530228,catapult,LUT,955,FF,415,catapult_fpga_area
Throughput,0.5785363031530228,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5785363031530228,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5785363031530228,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.516857568009411,catapult,CLB,261,FF,417,catapult_fpga_area
Throughput,0.516857568009411,catapult,LUT,1270,FF,417,catapult_fpga_area
Throughput,0.516857568009411,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.516857568009411,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.516857568009411,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5699002617551902,catapult,CLB,349,FF,274,catapult_fpga_area
Throughput,0.5699002617551902,catapult,LUT,1483,FF,274,catapult_fpga_area
Throughput,0.5699002617551902,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5699002617551902,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5699002617551902,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5102329774798471,catapult,CLB,279,FF,570,catapult_fpga_area
Throughput,0.5102329774798471,catapult,LUT,1346,FF,570,catapult_fpga_area
Throughput,0.5102329774798471,catapult,FF,570,FF,570,catapult_fpga_area
Throughput,0.5102329774798471,catapult,DSP,1,FF,570,catapult_fpga_area
Throughput,0.5102329774798471,catapult,BRAM,0,FF,570,catapult_fpga_area
Throughput,0.5017908916924504,catapult,CLB,362,FF,572,catapult_fpga_area
Throughput,0.5017908916924504,catapult,LUT,1867,FF,572,catapult_fpga_area
Throughput,0.5017908916924504,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5017908916924504,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5017908916924504,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5242444719731042,catapult,CLB,447,FF,278,catapult_fpga_area
Throughput,0.5242444719731042,catapult,LUT,2001,FF,278,catapult_fpga_area
Throughput,0.5242444719731042,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5242444719731042,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5242444719731042,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.511716255383255,catapult,CLB,459,FF,884,catapult_fpga_area
Throughput,0.511716255383255,catapult,LUT,2296,FF,884,catapult_fpga_area
Throughput,0.511716255383255,catapult,FF,884,FF,884,catapult_fpga_area
Throughput,0.511716255383255,catapult,DSP,1,FF,884,catapult_fpga_area
Throughput,0.511716255383255,catapult,BRAM,0,FF,884,catapult_fpga_area
Throughput,0.504175073786022,catapult,CLB,565,FF,887,catapult_fpga_area
Throughput,0.504175073786022,catapult,LUT,3087,FF,887,catapult_fpga_area
Throughput,0.504175073786022,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.504175073786022,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.504175073786022,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.523428667141242,catapult,CLB,631,FF,289,catapult_fpga_area
Throughput,0.523428667141242,catapult,LUT,3184,FF,289,catapult_fpga_area
Throughput,0.523428667141242,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.523428667141242,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.523428667141242,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.49306479709643997,catapult,CLB,186,FF,415,catapult_fpga_area
Throughput,0.49306479709643997,catapult,LUT,957,FF,415,catapult_fpga_area
Throughput,0.49306479709643997,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.49306479709643997,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.49306479709643997,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.4944334213260012,catapult,CLB,268,FF,419,catapult_fpga_area
Throughput,0.4944334213260012,catapult,LUT,1298,FF,419,catapult_fpga_area
Throughput,0.4944334213260012,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.4944334213260012,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.4944334213260012,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.49934186741874215,catapult,CLB,310,FF,277,catapult_fpga_area
Throughput,0.49934186741874215,catapult,LUT,1488,FF,277,catapult_fpga_area
Throughput,0.49934186741874215,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.49934186741874215,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.49934186741874215,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.519684613801576,catapult,CLB,333,FF,576,catapult_fpga_area
Throughput,0.519684613801576,catapult,LUT,1460,FF,576,catapult_fpga_area
Throughput,0.519684613801576,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.519684613801576,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.519684613801576,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5253027845250002,catapult,CLB,378,FF,579,catapult_fpga_area
Throughput,0.5253027845250002,catapult,LUT,1986,FF,579,catapult_fpga_area
Throughput,0.5253027845250002,catapult,FF,579,FF,579,catapult_fpga_area
Throughput,0.5253027845250002,catapult,DSP,1,FF,579,catapult_fpga_area
Throughput,0.5253027845250002,catapult,BRAM,0,FF,579,catapult_fpga_area
Throughput,0.4903066377712621,catapult,CLB,514,FF,290,catapult_fpga_area
Throughput,0.4903066377712621,catapult,LUT,2282,FF,290,catapult_fpga_area
Throughput,0.4903066377712621,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.4903066377712621,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.4903066377712621,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.5361415713987773,catapult,CLB,493,FF,883,catapult_fpga_area
Throughput,0.5361415713987773,catapult,LUT,2394,FF,883,catapult_fpga_area
Throughput,0.5361415713987773,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.5361415713987773,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.5361415713987773,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5017911434866756,catapult,CLB,633,FF,894,catapult_fpga_area
Throughput,0.5017911434866756,catapult,LUT,3285,FF,894,catapult_fpga_area
Throughput,0.5017911434866756,catapult,FF,894,FF,894,catapult_fpga_area
Throughput,0.5017911434866756,catapult,DSP,1,FF,894,catapult_fpga_area
Throughput,0.5017911434866756,catapult,BRAM,0,FF,894,catapult_fpga_area
Throughput,0.4876569158040828,catapult,CLB,671,FF,294,catapult_fpga_area
Throughput,0.4876569158040828,catapult,LUT,3399,FF,294,catapult_fpga_area
Throughput,0.4876569158040828,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.4876569158040828,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.4876569158040828,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.47531566901868705,catapult,CLB,746,FF,1496,catapult_fpga_area
Throughput,0.47531566901868705,catapult,LUT,3811,FF,1496,catapult_fpga_area
Throughput,0.47531566901868705,catapult,FF,1496,FF,1496,catapult_fpga_area
Throughput,0.47531566901868705,catapult,DSP,1,FF,1496,catapult_fpga_area
Throughput,0.47531566901868705,catapult,BRAM,0,FF,1496,catapult_fpga_area
Throughput,0.4916476439999075,catapult,CLB,308,FF,577,catapult_fpga_area
Throughput,0.4916476439999075,catapult,LUT,1476,FF,577,catapult_fpga_area
Throughput,0.4916476439999075,catapult,FF,577,FF,577,catapult_fpga_area
Throughput,0.4916476439999075,catapult,DSP,1,FF,577,catapult_fpga_area
Throughput,0.4916476439999075,catapult,BRAM,0,FF,577,catapult_fpga_area
Throughput,0.47101092604045136,catapult,CLB,347,FF,577,catapult_fpga_area
Throughput,0.47101092604045136,catapult,LUT,1973,FF,577,catapult_fpga_area
Throughput,0.47101092604045136,catapult,FF,577,FF,577,catapult_fpga_area
Throughput,0.47101092604045136,catapult,DSP,1,FF,577,catapult_fpga_area
Throughput,0.47101092604045136,catapult,BRAM,0,FF,577,catapult_fpga_area
Throughput,0.4763109148075061,catapult,CLB,476,FF,280,catapult_fpga_area
Throughput,0.4763109148075061,catapult,LUT,2170,FF,280,catapult_fpga_area
Throughput,0.4763109148075061,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4763109148075061,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4763109148075061,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.49987902927491545,catapult,CLB,546,FF,887,catapult_fpga_area
Throughput,0.49987902927491545,catapult,LUT,2611,FF,887,catapult_fpga_area
Throughput,0.49987902927491545,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.49987902927491545,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.49987902927491545,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.4797987915787635,catapult,CLB,756,FF,905,catapult_fpga_area
Throughput,0.4797987915787635,catapult,LUT,3995,FF,905,catapult_fpga_area
Throughput,0.4797987915787635,catapult,FF,905,FF,905,catapult_fpga_area
Throughput,0.4797987915787635,catapult,DSP,1,FF,905,catapult_fpga_area
Throughput,0.4797987915787635,catapult,BRAM,0,FF,905,catapult_fpga_area
Throughput,0.47185680844548195,catapult,CLB,673,FF,295,catapult_fpga_area
Throughput,0.47185680844548195,catapult,LUT,3523,FF,295,catapult_fpga_area
Throughput,0.47185680844548195,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.47185680844548195,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.47185680844548195,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.47630501620627813,catapult,CLB,840,FF,1507,catapult_fpga_area
Throughput,0.47630501620627813,catapult,LUT,4435,FF,1507,catapult_fpga_area
Throughput,0.47630501620627813,catapult,FF,1507,FF,1507,catapult_fpga_area
Throughput,0.47630501620627813,catapult,DSP,1,FF,1507,catapult_fpga_area
Throughput,0.47630501620627813,catapult,BRAM,0,FF,1507,catapult_fpga_area
Throughput,0.47838947313532154,catapult,CLB,494,FF,888,catapult_fpga_area
Throughput,0.47838947313532154,catapult,LUT,2487,FF,888,catapult_fpga_area
Throughput,0.47838947313532154,catapult,FF,888,FF,888,catapult_fpga_area
Throughput,0.47838947313532154,catapult,DSP,1,FF,888,catapult_fpga_area
Throughput,0.47838947313532154,catapult,BRAM,0,FF,888,catapult_fpga_area
Throughput,0.47860377876827487,catapult,CLB,615,FF,891,catapult_fpga_area
Throughput,0.47860377876827487,catapult,LUT,3296,FF,891,catapult_fpga_area
Throughput,0.47860377876827487,catapult,FF,891,FF,891,catapult_fpga_area
Throughput,0.47860377876827487,catapult,DSP,1,FF,891,catapult_fpga_area
Throughput,0.47860377876827487,catapult,BRAM,0,FF,891,catapult_fpga_area
Throughput,0.4758868150799014,catapult,CLB,783,FF,295,catapult_fpga_area
Throughput,0.4758868150799014,catapult,LUT,3768,FF,295,catapult_fpga_area
Throughput,0.4758868150799014,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.4758868150799014,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.4758868150799014,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.48817970480749606,catapult,CLB,881,FF,1500,catapult_fpga_area
Throughput,0.48817970480749606,catapult,LUT,4680,FF,1500,catapult_fpga_area
Throughput,0.48817970480749606,catapult,FF,1500,FF,1500,catapult_fpga_area
Throughput,0.48817970480749606,catapult,DSP,1,FF,1500,catapult_fpga_area
Throughput,0.48817970480749606,catapult,BRAM,0,FF,1500,catapult_fpga_area
Throughput,0.4830297169542464,catapult,CLB,150,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,LUT,746,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.47638556742284943,catapult,CLB,182,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,LUT,836,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.46705989996511066,catapult,CLB,335,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,LUT,1310,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5426683872872333,catapult,CLB,193,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,LUT,992,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5303396719530925,catapult,CLB,225,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,LUT,1120,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.503779098910477,catapult,CLB,407,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,LUT,1738,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5246760387798554,catapult,CLB,250,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,LUT,1289,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5020481052453484,catapult,CLB,341,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,LUT,1738,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5201022104864048,catapult,CLB,478,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,LUT,2130,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5097512872494382,catapult,CLB,346,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,LUT,1851,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.49364213610799706,catapult,CLB,455,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,LUT,2334,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5236073615006168,catapult,CLB,681,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,LUT,3412,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.5365589828558673,catapult,CLB,200,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,LUT,1042,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5211916525944921,catapult,CLB,238,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,LUT,1209,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5082989977360363,catapult,CLB,391,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,LUT,1679,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5002005804327535,catapult,CLB,271,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,LUT,1441,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4476989171058593,catapult,CLB,332,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,LUT,1717,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4976505915572582,catapult,CLB,488,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,LUT,2479,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.491253960120986,catapult,CLB,419,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,LUT,2264,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.485919274230972,catapult,CLB,517,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,LUT,2668,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.49607628462674475,catapult,CLB,741,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,LUT,3442,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4897591364566906,catapult,CLB,540,FF,279,catapult_fpga_area
Throughput,0.4897591364566906,catapult,LUT,3088,FF,279,catapult_fpga_area
Throughput,0.4897591364566906,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4897591364566906,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4897591364566906,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4765973995892684,catapult,CLB,295,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,LUT,1547,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.47824282109701255,catapult,CLB,375,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,LUT,1909,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4986205662035978,catapult,CLB,519,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,LUT,2573,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.49004281994160653,catapult,CLB,458,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,LUT,2400,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4745055296501898,catapult,CLB,560,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,LUT,2942,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4907705686853041,catapult,CLB,790,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,LUT,4107,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.4752741024567394,catapult,CLB,662,FF,293,catapult_fpga_area
Throughput,0.4752741024567394,catapult,LUT,3634,FF,293,catapult_fpga_area
Throughput,0.4752741024567394,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.4752741024567394,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.4752741024567394,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4943163506007921,catapult,CLB,408,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,LUT,2281,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.47617483044604725,catapult,CLB,515,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,LUT,2765,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.49511421294664254,catapult,CLB,804,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,LUT,4055,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.4588425146955787,catapult,CLB,645,FF,304,catapult_fpga_area
Throughput,0.4588425146955787,catapult,LUT,3617,FF,304,catapult_fpga_area
Throughput,0.4588425146955787,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.4588425146955787,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.4588425146955787,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.5605164374247857,catapult,CLB,125,FF,255,catapult_fpga_area
Throughput,0.5605164374247857,catapult,LUT,596,FF,255,catapult_fpga_area
Throughput,0.5605164374247857,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.5605164374247857,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.5605164374247857,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.5281972837982878,catapult,CLB,174,FF,257,catapult_fpga_area
Throughput,0.5281972837982878,catapult,LUT,798,FF,257,catapult_fpga_area
Throughput,0.5281972837982878,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5281972837982878,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5281972837982878,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5504549785625309,catapult,CLB,302,FF,264,catapult_fpga_area
Throughput,0.5504549785625309,catapult,LUT,1207,FF,264,catapult_fpga_area
Throughput,0.5504549785625309,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5504549785625309,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5504549785625309,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5601600713419866,catapult,CLB,158,FF,263,catapult_fpga_area
Throughput,0.5601600713419866,catapult,LUT,775,FF,263,catapult_fpga_area
Throughput,0.5601600713419866,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5601600713419866,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5601600713419866,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5337492307339212,catapult,CLB,242,FF,265,catapult_fpga_area
Throughput,0.5337492307339212,catapult,LUT,1136,FF,265,catapult_fpga_area
Throughput,0.5337492307339212,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5337492307339212,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5337492307339212,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5410956754551427,catapult,CLB,334,FF,278,catapult_fpga_area
Throughput,0.5410956754551427,catapult,LUT,1696,FF,278,catapult_fpga_area
Throughput,0.5410956754551427,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5410956754551427,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5410956754551427,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5240840190535986,catapult,CLB,222,FF,264,catapult_fpga_area
Throughput,0.5240840190535986,catapult,LUT,1211,FF,264,catapult_fpga_area
Throughput,0.5240840190535986,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5240840190535986,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5240840190535986,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5215559055775189,catapult,CLB,377,FF,268,catapult_fpga_area
Throughput,0.5215559055775189,catapult,LUT,1812,FF,268,catapult_fpga_area
Throughput,0.5215559055775189,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5215559055775189,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5215559055775189,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5048141602391203,catapult,CLB,520,FF,279,catapult_fpga_area
Throughput,0.5048141602391203,catapult,LUT,2650,FF,279,catapult_fpga_area
Throughput,0.5048141602391203,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5048141602391203,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5048141602391203,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4818287908121031,catapult,CLB,346,FF,269,catapult_fpga_area
Throughput,0.4818287908121031,catapult,LUT,1926,FF,269,catapult_fpga_area
Throughput,0.4818287908121031,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4818287908121031,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4818287908121031,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.47132683216522836,catapult,CLB,576,FF,271,catapult_fpga_area
Throughput,0.47132683216522836,catapult,LUT,3068,FF,271,catapult_fpga_area
Throughput,0.47132683216522836,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.47132683216522836,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.47132683216522836,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5300116443558265,catapult,CLB,796,FF,280,catapult_fpga_area
Throughput,0.5300116443558265,catapult,LUT,4177,FF,280,catapult_fpga_area
Throughput,0.5300116443558265,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5300116443558265,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5300116443558265,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5604438715462646,catapult,CLB,168,FF,263,catapult_fpga_area
Throughput,0.5604438715462646,catapult,LUT,859,FF,263,catapult_fpga_area
Throughput,0.5604438715462646,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5604438715462646,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5604438715462646,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4857684419560147,catapult,CLB,244,FF,265,catapult_fpga_area
Throughput,0.4857684419560147,catapult,LUT,1220,FF,265,catapult_fpga_area
Throughput,0.4857684419560147,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4857684419560147,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4857684419560147,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5328845734711941,catapult,CLB,401,FF,272,catapult_fpga_area
Throughput,0.5328845734711941,catapult,LUT,1851,FF,272,catapult_fpga_area
Throughput,0.5328845734711941,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5328845734711941,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5328845734711941,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5250653049973091,catapult,CLB,237,FF,264,catapult_fpga_area
Throughput,0.5250653049973091,catapult,LUT,1246,FF,264,catapult_fpga_area
Throughput,0.5250653049973091,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5250653049973091,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5250653049973091,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5090568855797929,catapult,CLB,400,FF,267,catapult_fpga_area
Throughput,0.5090568855797929,catapult,LUT,1991,FF,267,catapult_fpga_area
Throughput,0.5090568855797929,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5090568855797929,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5090568855797929,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4633989011885255,catapult,CLB,547,FF,281,catapult_fpga_area
Throughput,0.4633989011885255,catapult,LUT,2715,FF,281,catapult_fpga_area
Throughput,0.4633989011885255,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4633989011885255,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4633989011885255,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4938049697519765,catapult,CLB,351,FF,265,catapult_fpga_area
Throughput,0.4938049697519765,catapult,LUT,1949,FF,265,catapult_fpga_area
Throughput,0.4938049697519765,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4938049697519765,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4938049697519765,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4855443729291533,catapult,CLB,544,FF,267,catapult_fpga_area
Throughput,0.4855443729291533,catapult,LUT,2883,FF,267,catapult_fpga_area
Throughput,0.4855443729291533,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4855443729291533,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4855443729291533,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5261886733678548,catapult,CLB,774,FF,296,catapult_fpga_area
Throughput,0.5261886733678548,catapult,LUT,3946,FF,296,catapult_fpga_area
Throughput,0.5261886733678548,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.5261886733678548,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.5261886733678548,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.4837692981620153,catapult,CLB,525,FF,269,catapult_fpga_area
Throughput,0.4837692981620153,catapult,LUT,2852,FF,269,catapult_fpga_area
Throughput,0.4837692981620153,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4837692981620153,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4837692981620153,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5130920569244851,catapult,CLB,288,FF,264,catapult_fpga_area
Throughput,0.5130920569244851,catapult,LUT,1361,FF,264,catapult_fpga_area
Throughput,0.5130920569244851,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5130920569244851,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5130920569244851,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4927999463833658,catapult,CLB,395,FF,270,catapult_fpga_area
Throughput,0.4927999463833658,catapult,LUT,2015,FF,270,catapult_fpga_area
Throughput,0.4927999463833658,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4927999463833658,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4927999463833658,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5216971224751815,catapult,CLB,564,FF,279,catapult_fpga_area
Throughput,0.5216971224751815,catapult,LUT,2832,FF,279,catapult_fpga_area
Throughput,0.5216971224751815,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5216971224751815,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5216971224751815,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4620128421089592,catapult,CLB,373,FF,267,catapult_fpga_area
Throughput,0.4620128421089592,catapult,LUT,2055,FF,267,catapult_fpga_area
Throughput,0.4620128421089592,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4620128421089592,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4620128421089592,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5432712863197228,catapult,CLB,628,FF,271,catapult_fpga_area
Throughput,0.5432712863197228,catapult,LUT,3491,FF,271,catapult_fpga_area
Throughput,0.5432712863197228,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5432712863197228,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5432712863197228,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.503310018335584,catapult,CLB,749,FF,282,catapult_fpga_area
Throughput,0.503310018335584,catapult,LUT,3849,FF,282,catapult_fpga_area
Throughput,0.503310018335584,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.503310018335584,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.503310018335584,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.516093072224645,catapult,CLB,444,FF,268,catapult_fpga_area
Throughput,0.516093072224645,catapult,LUT,2333,FF,268,catapult_fpga_area
Throughput,0.516093072224645,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.516093072224645,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.516093072224645,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.48203201560241227,catapult,CLB,661,FF,272,catapult_fpga_area
Throughput,0.48203201560241227,catapult,LUT,3546,FF,272,catapult_fpga_area
Throughput,0.48203201560241227,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.48203201560241227,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.48203201560241227,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5098854032556183,catapult,CLB,751,FF,283,catapult_fpga_area
Throughput,0.5098854032556183,catapult,LUT,3784,FF,283,catapult_fpga_area
Throughput,0.5098854032556183,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5098854032556183,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5098854032556183,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.47794430419434364,catapult,CLB,653,FF,276,catapult_fpga_area
Throughput,0.47794430419434364,catapult,LUT,3602,FF,276,catapult_fpga_area
Throughput,0.47794430419434364,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.47794430419434364,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.47794430419434364,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5009748971498537,catapult,CLB,137,FF,359,catapult_fpga_area
Throughput,0.5009748971498537,catapult,LUT,614,FF,359,catapult_fpga_area
Throughput,0.5009748971498537,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.5009748971498537,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.5009748971498537,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.500033252211272,catapult,CLB,158,FF,361,catapult_fpga_area
Throughput,0.500033252211272,catapult,LUT,782,FF,361,catapult_fpga_area
Throughput,0.500033252211272,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.500033252211272,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.500033252211272,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.46023818246418885,catapult,CLB,241,FF,368,catapult_fpga_area
Throughput,0.46023818246418885,catapult,LUT,992,FF,368,catapult_fpga_area
Throughput,0.46023818246418885,catapult,FF,368,FF,368,catapult_fpga_area
Throughput,0.46023818246418885,catapult,DSP,1,FF,368,catapult_fpga_area
Throughput,0.46023818246418885,catapult,BRAM,0,FF,368,catapult_fpga_area
Throughput,0.539186453910881,catapult,CLB,147,FF,263,catapult_fpga_area
Throughput,0.539186453910881,catapult,LUT,705,FF,263,catapult_fpga_area
Throughput,0.539186453910881,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.539186453910881,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.539186453910881,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5090739893226821,catapult,CLB,219,FF,265,catapult_fpga_area
Throughput,0.5090739893226821,catapult,LUT,953,FF,265,catapult_fpga_area
Throughput,0.5090739893226821,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5090739893226821,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5090739893226821,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5232791181281679,catapult,CLB,331,FF,274,catapult_fpga_area
Throughput,0.5232791181281679,catapult,LUT,1247,FF,274,catapult_fpga_area
Throughput,0.5232791181281679,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5232791181281679,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5232791181281679,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5416249615446278,catapult,CLB,202,FF,264,catapult_fpga_area
Throughput,0.5416249615446278,catapult,LUT,974,FF,264,catapult_fpga_area
Throughput,0.5416249615446278,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5416249615446278,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5416249615446278,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4950776900665137,catapult,CLB,297,FF,266,catapult_fpga_area
Throughput,0.4950776900665137,catapult,LUT,1389,FF,266,catapult_fpga_area
Throughput,0.4950776900665137,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4950776900665137,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4950776900665137,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5150845073396967,catapult,CLB,433,FF,277,catapult_fpga_area
Throughput,0.5150845073396967,catapult,LUT,1768,FF,277,catapult_fpga_area
Throughput,0.5150845073396967,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5150845073396967,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5150845073396967,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4978740776882711,catapult,CLB,295,FF,265,catapult_fpga_area
Throughput,0.4978740776882711,catapult,LUT,1482,FF,265,catapult_fpga_area
Throughput,0.4978740776882711,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4978740776882711,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4978740776882711,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4365588337243445,catapult,CLB,429,FF,267,catapult_fpga_area
Throughput,0.4365588337243445,catapult,LUT,2042,FF,267,catapult_fpga_area
Throughput,0.4365588337243445,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4365588337243445,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4365588337243445,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5019833361611729,catapult,CLB,552,FF,276,catapult_fpga_area
Throughput,0.5019833361611729,catapult,LUT,2543,FF,276,catapult_fpga_area
Throughput,0.5019833361611729,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5019833361611729,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5019833361611729,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.523142243422271,catapult,CLB,156,FF,263,catapult_fpga_area
Throughput,0.523142243422271,catapult,LUT,737,FF,263,catapult_fpga_area
Throughput,0.523142243422271,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.523142243422271,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.523142243422271,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4991539340817315,catapult,CLB,207,FF,265,catapult_fpga_area
Throughput,0.4991539340817315,catapult,LUT,948,FF,265,catapult_fpga_area
Throughput,0.4991539340817315,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4991539340817315,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4991539340817315,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5326348005469094,catapult,CLB,317,FF,274,catapult_fpga_area
Throughput,0.5326348005469094,catapult,LUT,1324,FF,274,catapult_fpga_area
Throughput,0.5326348005469094,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5326348005469094,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5326348005469094,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5291332849705511,catapult,CLB,215,FF,264,catapult_fpga_area
Throughput,0.5291332849705511,catapult,LUT,1059,FF,264,catapult_fpga_area
Throughput,0.5291332849705511,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5291332849705511,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5291332849705511,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.48111202308567935,catapult,CLB,272,FF,268,catapult_fpga_area
Throughput,0.48111202308567935,catapult,LUT,1494,FF,268,catapult_fpga_area
Throughput,0.48111202308567935,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.48111202308567935,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.48111202308567935,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4626035885085567,catapult,CLB,439,FF,277,catapult_fpga_area
Throughput,0.4626035885085567,catapult,LUT,1950,FF,277,catapult_fpga_area
Throughput,0.4626035885085567,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.4626035885085567,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.4626035885085567,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5216486810895572,catapult,CLB,295,FF,265,catapult_fpga_area
Throughput,0.5216486810895572,catapult,LUT,1494,FF,265,catapult_fpga_area
Throughput,0.5216486810895572,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5216486810895572,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5216486810895572,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5065653400902396,catapult,CLB,437,FF,267,catapult_fpga_area
Throughput,0.5065653400902396,catapult,LUT,2159,FF,267,catapult_fpga_area
Throughput,0.5065653400902396,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5065653400902396,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5065653400902396,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5009031283403977,catapult,CLB,607,FF,284,catapult_fpga_area
Throughput,0.5009031283403977,catapult,LUT,2917,FF,284,catapult_fpga_area
Throughput,0.5009031283403977,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5009031283403977,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5009031283403977,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5073651664386061,catapult,CLB,212,FF,264,catapult_fpga_area
Throughput,0.5073651664386061,catapult,LUT,1036,FF,264,catapult_fpga_area
Throughput,0.5073651664386061,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5073651664386061,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5073651664386061,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4873237350050487,catapult,CLB,283,FF,268,catapult_fpga_area
Throughput,0.4873237350050487,catapult,LUT,1443,FF,268,catapult_fpga_area
Throughput,0.4873237350050487,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4873237350050487,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.4873237350050487,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5174815621319412,catapult,CLB,427,FF,275,catapult_fpga_area
Throughput,0.5174815621319412,catapult,LUT,1984,FF,275,catapult_fpga_area
Throughput,0.5174815621319412,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5174815621319412,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5174815621319412,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4840664681348726,catapult,CLB,311,FF,265,catapult_fpga_area
Throughput,0.4840664681348726,catapult,LUT,1647,FF,265,catapult_fpga_area
Throughput,0.4840664681348726,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4840664681348726,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4840664681348726,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5058079396672289,catapult,CLB,456,FF,268,catapult_fpga_area
Throughput,0.5058079396672289,catapult,LUT,2447,FF,268,catapult_fpga_area
Throughput,0.5058079396672289,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5058079396672289,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5058079396672289,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.48428659499547916,catapult,CLB,692,FF,278,catapult_fpga_area
Throughput,0.48428659499547916,catapult,LUT,3026,FF,278,catapult_fpga_area
Throughput,0.48428659499547916,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.48428659499547916,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.48428659499547916,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.47904191616766467,catapult,CLB,292,FF,266,catapult_fpga_area
Throughput,0.47904191616766467,catapult,LUT,1604,FF,266,catapult_fpga_area
Throughput,0.47904191616766467,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.47904191616766467,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.47904191616766467,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5067008655970887,catapult,CLB,526,FF,273,catapult_fpga_area
Throughput,0.5067008655970887,catapult,LUT,2680,FF,273,catapult_fpga_area
Throughput,0.5067008655970887,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5067008655970887,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5067008655970887,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4699444666623745,catapult,CLB,668,FF,281,catapult_fpga_area
Throughput,0.4699444666623745,catapult,LUT,3239,FF,281,catapult_fpga_area
Throughput,0.4699444666623745,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4699444666623745,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4699444666623745,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5224051743187705,catapult,CLB,147,FF,439,catapult_fpga_area
Throughput,0.5224051743187705,catapult,LUT,756,FF,439,catapult_fpga_area
Throughput,0.5224051743187705,catapult,FF,439,FF,439,catapult_fpga_area
Throughput,0.5224051743187705,catapult,DSP,1,FF,439,catapult_fpga_area
Throughput,0.5224051743187705,catapult,BRAM,0,FF,439,catapult_fpga_area
Throughput,0.4956943984550197,catapult,CLB,202,FF,441,catapult_fpga_area
Throughput,0.4956943984550197,catapult,LUT,989,FF,441,catapult_fpga_area
Throughput,0.4956943984550197,catapult,FF,441,FF,441,catapult_fpga_area
Throughput,0.4956943984550197,catapult,DSP,1,FF,441,catapult_fpga_area
Throughput,0.4956943984550197,catapult,BRAM,0,FF,441,catapult_fpga_area
Throughput,0.5164729032491311,catapult,CLB,330,FF,376,catapult_fpga_area
Throughput,0.5164729032491311,catapult,LUT,1200,FF,376,catapult_fpga_area
Throughput,0.5164729032491311,catapult,FF,376,FF,376,catapult_fpga_area
Throughput,0.5164729032491311,catapult,DSP,1,FF,376,catapult_fpga_area
Throughput,0.5164729032491311,catapult,BRAM,0,FF,376,catapult_fpga_area
Throughput,0.47227330645153676,catapult,CLB,185,FF,415,catapult_fpga_area
Throughput,0.47227330645153676,catapult,LUT,912,FF,415,catapult_fpga_area
Throughput,0.47227330645153676,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.47227330645153676,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.47227330645153676,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.5184242805048623,catapult,CLB,245,FF,417,catapult_fpga_area
Throughput,0.5184242805048623,catapult,LUT,1227,FF,417,catapult_fpga_area
Throughput,0.5184242805048623,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5184242805048623,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5184242805048623,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5583653741997228,catapult,CLB,368,FF,275,catapult_fpga_area
Throughput,0.5583653741997228,catapult,LUT,1552,FF,275,catapult_fpga_area
Throughput,0.5583653741997228,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5583653741997228,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5583653741997228,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.48905112344824075,catapult,CLB,294,FF,575,catapult_fpga_area
Throughput,0.48905112344824075,catapult,LUT,1396,FF,575,catapult_fpga_area
Throughput,0.48905112344824075,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.48905112344824075,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.48905112344824075,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.5004987470013869,catapult,CLB,388,FF,578,catapult_fpga_area
Throughput,0.5004987470013869,catapult,LUT,1845,FF,578,catapult_fpga_area
Throughput,0.5004987470013869,catapult,FF,578,FF,578,catapult_fpga_area
Throughput,0.5004987470013869,catapult,DSP,1,FF,578,catapult_fpga_area
Throughput,0.5004987470013869,catapult,BRAM,0,FF,578,catapult_fpga_area
Throughput,0.5124954067599169,catapult,CLB,427,FF,279,catapult_fpga_area
Throughput,0.5124954067599169,catapult,LUT,2043,FF,279,catapult_fpga_area
Throughput,0.5124954067599169,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5124954067599169,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5124954067599169,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5339507227556983,catapult,CLB,455,FF,881,catapult_fpga_area
Throughput,0.5339507227556983,catapult,LUT,2127,FF,881,catapult_fpga_area
Throughput,0.5339507227556983,catapult,FF,881,FF,881,catapult_fpga_area
Throughput,0.5339507227556983,catapult,DSP,1,FF,881,catapult_fpga_area
Throughput,0.5339507227556983,catapult,BRAM,0,FF,881,catapult_fpga_area
Throughput,0.5185414879859123,catapult,CLB,524,FF,884,catapult_fpga_area
Throughput,0.5185414879859123,catapult,LUT,2773,FF,884,catapult_fpga_area
Throughput,0.5185414879859123,catapult,FF,884,FF,884,catapult_fpga_area
Throughput,0.5185414879859123,catapult,DSP,1,FF,884,catapult_fpga_area
Throughput,0.5185414879859123,catapult,BRAM,0,FF,884,catapult_fpga_area
Throughput,0.502929817652736,catapult,CLB,618,FF,290,catapult_fpga_area
Throughput,0.502929817652736,catapult,LUT,3010,FF,290,catapult_fpga_area
Throughput,0.502929817652736,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.502929817652736,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.502929817652736,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.5408431203402985,catapult,CLB,209,FF,415,catapult_fpga_area
Throughput,0.5408431203402985,catapult,LUT,1064,FF,415,catapult_fpga_area
Throughput,0.5408431203402985,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5408431203402985,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5408431203402985,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.5201806691500092,catapult,CLB,300,FF,417,catapult_fpga_area
Throughput,0.5201806691500092,catapult,LUT,1477,FF,417,catapult_fpga_area
Throughput,0.5201806691500092,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5201806691500092,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5201806691500092,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.4935773250576868,catapult,CLB,379,FF,277,catapult_fpga_area
Throughput,0.4935773250576868,catapult,LUT,1666,FF,277,catapult_fpga_area
Throughput,0.4935773250576868,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.4935773250576868,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.4935773250576868,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5014029253852279,catapult,CLB,325,FF,577,catapult_fpga_area
Throughput,0.5014029253852279,catapult,LUT,1507,FF,577,catapult_fpga_area
Throughput,0.5014029253852279,catapult,FF,577,FF,577,catapult_fpga_area
Throughput,0.5014029253852279,catapult,DSP,1,FF,577,catapult_fpga_area
Throughput,0.5014029253852279,catapult,BRAM,0,FF,577,catapult_fpga_area
Throughput,0.4921124220986036,catapult,CLB,428,FF,582,catapult_fpga_area
Throughput,0.4921124220986036,catapult,LUT,2194,FF,582,catapult_fpga_area
Throughput,0.4921124220986036,catapult,FF,582,FF,582,catapult_fpga_area
Throughput,0.4921124220986036,catapult,DSP,1,FF,582,catapult_fpga_area
Throughput,0.4921124220986036,catapult,BRAM,0,FF,582,catapult_fpga_area
Throughput,0.49819007545586885,catapult,CLB,532,FF,285,catapult_fpga_area
Throughput,0.49819007545586885,catapult,LUT,2446,FF,285,catapult_fpga_area
Throughput,0.49819007545586885,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.49819007545586885,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.49819007545586885,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.47699546281915767,catapult,CLB,502,FF,888,catapult_fpga_area
Throughput,0.47699546281915767,catapult,LUT,2380,FF,888,catapult_fpga_area
Throughput,0.47699546281915767,catapult,FF,888,FF,888,catapult_fpga_area
Throughput,0.47699546281915767,catapult,DSP,1,FF,888,catapult_fpga_area
Throughput,0.47699546281915767,catapult,BRAM,0,FF,888,catapult_fpga_area
Throughput,0.48771256952342684,catapult,CLB,669,FF,901,catapult_fpga_area
Throughput,0.48771256952342684,catapult,LUT,3649,FF,901,catapult_fpga_area
Throughput,0.48771256952342684,catapult,FF,901,FF,901,catapult_fpga_area
Throughput,0.48771256952342684,catapult,DSP,1,FF,901,catapult_fpga_area
Throughput,0.48771256952342684,catapult,BRAM,0,FF,901,catapult_fpga_area
Throughput,0.4878796069251583,catapult,CLB,681,FF,287,catapult_fpga_area
Throughput,0.4878796069251583,catapult,LUT,3452,FF,287,catapult_fpga_area
Throughput,0.4878796069251583,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4878796069251583,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4878796069251583,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5200543352769498,catapult,CLB,347,FF,578,catapult_fpga_area
Throughput,0.5200543352769498,catapult,LUT,1658,FF,578,catapult_fpga_area
Throughput,0.5200543352769498,catapult,FF,578,FF,578,catapult_fpga_area
Throughput,0.5200543352769498,catapult,DSP,1,FF,578,catapult_fpga_area
Throughput,0.5200543352769498,catapult,BRAM,0,FF,578,catapult_fpga_area
Throughput,0.4890044895502186,catapult,CLB,460,FF,576,catapult_fpga_area
Throughput,0.4890044895502186,catapult,LUT,2223,FF,576,catapult_fpga_area
Throughput,0.4890044895502186,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.4890044895502186,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.4890044895502186,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.46501700334672735,catapult,CLB,543,FF,286,catapult_fpga_area
Throughput,0.46501700334672735,catapult,LUT,2540,FF,286,catapult_fpga_area
Throughput,0.46501700334672735,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.46501700334672735,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.46501700334672735,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5060913150681604,catapult,CLB,509,FF,891,catapult_fpga_area
Throughput,0.5060913150681604,catapult,LUT,2531,FF,891,catapult_fpga_area
Throughput,0.5060913150681604,catapult,FF,891,FF,891,catapult_fpga_area
Throughput,0.5060913150681604,catapult,DSP,1,FF,891,catapult_fpga_area
Throughput,0.5060913150681604,catapult,BRAM,0,FF,891,catapult_fpga_area
Throughput,0.4883470623970808,catapult,CLB,791,FF,904,catapult_fpga_area
Throughput,0.4883470623970808,catapult,LUT,4216,FF,904,catapult_fpga_area
Throughput,0.4883470623970808,catapult,FF,904,FF,904,catapult_fpga_area
Throughput,0.4883470623970808,catapult,DSP,1,FF,904,catapult_fpga_area
Throughput,0.4883470623970808,catapult,BRAM,0,FF,904,catapult_fpga_area
Throughput,0.48507850025369603,catapult,CLB,829,FF,291,catapult_fpga_area
Throughput,0.48507850025369603,catapult,LUT,4076,FF,291,catapult_fpga_area
Throughput,0.48507850025369603,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.48507850025369603,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.48507850025369603,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.46310296585032423,catapult,CLB,608,FF,896,catapult_fpga_area
Throughput,0.46310296585032423,catapult,LUT,2906,FF,896,catapult_fpga_area
Throughput,0.46310296585032423,catapult,FF,896,FF,896,catapult_fpga_area
Throughput,0.46310296585032423,catapult,DSP,1,FF,896,catapult_fpga_area
Throughput,0.46310296585032423,catapult,BRAM,0,FF,896,catapult_fpga_area
Throughput,0.4822205290923645,catapult,CLB,832,FF,902,catapult_fpga_area
Throughput,0.4822205290923645,catapult,LUT,4335,FF,902,catapult_fpga_area
Throughput,0.4822205290923645,catapult,FF,902,FF,902,catapult_fpga_area
Throughput,0.4822205290923645,catapult,DSP,1,FF,902,catapult_fpga_area
Throughput,0.4822205290923645,catapult,BRAM,0,FF,902,catapult_fpga_area
Throughput,0.5028660852528989,catapult,CLB,746,FF,298,catapult_fpga_area
Throughput,0.5028660852528989,catapult,LUT,3676,FF,298,catapult_fpga_area
Throughput,0.5028660852528989,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5028660852528989,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5028660852528989,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.4570686814254144,catapult,CLB,143,FF,372,catapult_fpga_area
Throughput,0.4570686814254144,catapult,LUT,774,FF,372,catapult_fpga_area
Throughput,0.4570686814254144,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.4570686814254144,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.4570686814254144,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.4853770457429035,catapult,CLB,205,FF,378,catapult_fpga_area
Throughput,0.4853770457429035,catapult,LUT,952,FF,378,catapult_fpga_area
Throughput,0.4853770457429035,catapult,FF,378,FF,378,catapult_fpga_area
Throughput,0.4853770457429035,catapult,DSP,1,FF,378,catapult_fpga_area
Throughput,0.4853770457429035,catapult,BRAM,0,FF,378,catapult_fpga_area
Throughput,0.46579352118475514,catapult,CLB,338,FF,385,catapult_fpga_area
Throughput,0.46579352118475514,catapult,LUT,1393,FF,385,catapult_fpga_area
Throughput,0.46579352118475514,catapult,FF,385,FF,385,catapult_fpga_area
Throughput,0.46579352118475514,catapult,DSP,1,FF,385,catapult_fpga_area
Throughput,0.46579352118475514,catapult,BRAM,0,FF,385,catapult_fpga_area
Throughput,0.5432863390650042,catapult,CLB,200,FF,264,catapult_fpga_area
Throughput,0.5432863390650042,catapult,LUT,999,FF,264,catapult_fpga_area
Throughput,0.5432863390650042,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5432863390650042,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5432863390650042,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5468135261981094,catapult,CLB,259,FF,265,catapult_fpga_area
Throughput,0.5468135261981094,catapult,LUT,1271,FF,265,catapult_fpga_area
Throughput,0.5468135261981094,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5468135261981094,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5468135261981094,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5388561054821603,catapult,CLB,384,FF,274,catapult_fpga_area
Throughput,0.5388561054821603,catapult,LUT,1735,FF,274,catapult_fpga_area
Throughput,0.5388561054821603,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5388561054821603,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5388561054821603,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5072653073647314,catapult,CLB,273,FF,271,catapult_fpga_area
Throughput,0.5072653073647314,catapult,LUT,1476,FF,271,catapult_fpga_area
Throughput,0.5072653073647314,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5072653073647314,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5072653073647314,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5108851749807268,catapult,CLB,389,FF,274,catapult_fpga_area
Throughput,0.5108851749807268,catapult,LUT,1898,FF,274,catapult_fpga_area
Throughput,0.5108851749807268,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5108851749807268,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5108851749807268,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4861937978201988,catapult,CLB,520,FF,287,catapult_fpga_area
Throughput,0.4861937978201988,catapult,LUT,2562,FF,287,catapult_fpga_area
Throughput,0.4861937978201988,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4861937978201988,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4861937978201988,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5077028679119603,catapult,CLB,394,FF,275,catapult_fpga_area
Throughput,0.5077028679119603,catapult,LUT,2165,FF,275,catapult_fpga_area
Throughput,0.5077028679119603,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5077028679119603,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5077028679119603,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5135908991692667,catapult,CLB,565,FF,284,catapult_fpga_area
Throughput,0.5135908991692667,catapult,LUT,2848,FF,284,catapult_fpga_area
Throughput,0.5135908991692667,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5135908991692667,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5135908991692667,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.47857331551764404,catapult,CLB,751,FF,294,catapult_fpga_area
Throughput,0.47857331551764404,catapult,LUT,3881,FF,294,catapult_fpga_area
Throughput,0.47857331551764404,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.47857331551764404,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.47857331551764404,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.5352215951209199,catapult,CLB,192,FF,264,catapult_fpga_area
Throughput,0.5352215951209199,catapult,LUT,1051,FF,264,catapult_fpga_area
Throughput,0.5352215951209199,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5352215951209199,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5352215951209199,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5252070497491874,catapult,CLB,276,FF,267,catapult_fpga_area
Throughput,0.5252070497491874,catapult,LUT,1301,FF,267,catapult_fpga_area
Throughput,0.5252070497491874,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5252070497491874,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5252070497491874,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49711993565279555,catapult,CLB,401,FF,274,catapult_fpga_area
Throughput,0.49711993565279555,catapult,LUT,1740,FF,274,catapult_fpga_area
Throughput,0.49711993565279555,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.49711993565279555,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.49711993565279555,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.48071884773615076,catapult,CLB,309,FF,272,catapult_fpga_area
Throughput,0.48071884773615076,catapult,LUT,1620,FF,272,catapult_fpga_area
Throughput,0.48071884773615076,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.48071884773615076,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.48071884773615076,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4903782876186347,catapult,CLB,402,FF,271,catapult_fpga_area
Throughput,0.4903782876186347,catapult,LUT,2004,FF,271,catapult_fpga_area
Throughput,0.4903782876186347,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4903782876186347,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4903782876186347,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.510728099085337,catapult,CLB,572,FF,285,catapult_fpga_area
Throughput,0.510728099085337,catapult,LUT,2668,FF,285,catapult_fpga_area
Throughput,0.510728099085337,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.510728099085337,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.510728099085337,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4951044076174784,catapult,CLB,455,FF,272,catapult_fpga_area
Throughput,0.4951044076174784,catapult,LUT,2449,FF,272,catapult_fpga_area
Throughput,0.4951044076174784,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4951044076174784,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4951044076174784,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4910855692050061,catapult,CLB,678,FF,292,catapult_fpga_area
Throughput,0.4910855692050061,catapult,LUT,3636,FF,292,catapult_fpga_area
Throughput,0.4910855692050061,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.4910855692050061,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.4910855692050061,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.4849317167649624,catapult,CLB,727,FF,291,catapult_fpga_area
Throughput,0.4849317167649624,catapult,LUT,4005,FF,291,catapult_fpga_area
Throughput,0.4849317167649624,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.4849317167649624,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.4849317167649624,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.5232873328881903,catapult,CLB,289,FF,269,catapult_fpga_area
Throughput,0.5232873328881903,catapult,LUT,1597,FF,269,catapult_fpga_area
Throughput,0.5232873328881903,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5232873328881903,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5232873328881903,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4993745333969203,catapult,CLB,425,FF,275,catapult_fpga_area
Throughput,0.4993745333969203,catapult,LUT,2032,FF,275,catapult_fpga_area
Throughput,0.4993745333969203,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4993745333969203,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4993745333969203,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.48796959754219477,catapult,CLB,555,FF,283,catapult_fpga_area
Throughput,0.48796959754219477,catapult,LUT,2690,FF,283,catapult_fpga_area
Throughput,0.48796959754219477,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.48796959754219477,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.48796959754219477,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.48369652493068627,catapult,CLB,453,FF,293,catapult_fpga_area
Throughput,0.48369652493068627,catapult,LUT,2577,FF,293,catapult_fpga_area
Throughput,0.48369652493068627,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.48369652493068627,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.48369652493068627,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4810421296697165,catapult,CLB,672,FF,294,catapult_fpga_area
Throughput,0.4810421296697165,catapult,LUT,3761,FF,294,catapult_fpga_area
Throughput,0.4810421296697165,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.4810421296697165,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.4810421296697165,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.4852811791944429,catapult,CLB,780,FF,303,catapult_fpga_area
Throughput,0.4852811791944429,catapult,LUT,4171,FF,303,catapult_fpga_area
Throughput,0.4852811791944429,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.4852811791944429,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.4852811791944429,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.48210824004940644,catapult,CLB,510,FF,281,catapult_fpga_area
Throughput,0.48210824004940644,catapult,LUT,2655,FF,281,catapult_fpga_area
Throughput,0.48210824004940644,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.48210824004940644,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.48210824004940644,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4975233288688907,catapult,CLB,709,FF,297,catapult_fpga_area
Throughput,0.4975233288688907,catapult,LUT,3730,FF,297,catapult_fpga_area
Throughput,0.4975233288688907,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.4975233288688907,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.4975233288688907,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5012981114596247,catapult,CLB,757,FF,303,catapult_fpga_area
Throughput,0.5012981114596247,catapult,LUT,4026,FF,303,catapult_fpga_area
Throughput,0.5012981114596247,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.5012981114596247,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.5012981114596247,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5464892981000753,catapult,CLB,131,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,LUT,659,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5359226256350013,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,LUT,991,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5453865208812138,catapult,CLB,308,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,LUT,1431,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5453261459347298,catapult,CLB,129,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,LUT,643,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5487167162157861,catapult,CLB,221,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,LUT,994,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5440225791131235,catapult,CLB,350,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,LUT,1525,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5528239907921636,catapult,CLB,145,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,LUT,777,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5613631694115455,catapult,CLB,264,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,LUT,1196,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5798795706107756,catapult,CLB,378,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,LUT,1787,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5237219874201978,catapult,CLB,155,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,LUT,812,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5362548497547975,catapult,CLB,252,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,LUT,1322,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5400731583100247,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,LUT,783,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5294913441402517,catapult,CLB,233,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,LUT,1131,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5175755725032801,catapult,CLB,414,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,LUT,1799,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5537052571545641,catapult,CLB,202,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,LUT,935,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5350703858339045,catapult,CLB,275,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,LUT,1303,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5237299417978916,catapult,CLB,458,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,LUT,2249,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5474361648374088,catapult,CLB,233,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,LUT,1257,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5078972950405861,catapult,CLB,385,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,LUT,1809,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5047662553662963,catapult,CLB,262,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,LUT,1297,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4746242162767628,catapult,CLB,378,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,LUT,1870,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.515723640204371,catapult,CLB,540,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,LUT,2575,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5342770803680955,catapult,CLB,260,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,LUT,1405,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5180209114681542,catapult,CLB,427,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,LUT,2251,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.484625263514987,catapult,CLB,312,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,LUT,1653,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5351270793031575,catapult,CLB,457,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,LUT,2498,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4942743262052385,catapult,CLB,115,FF,335,catapult_fpga_area
Throughput,0.4942743262052385,catapult,LUT,578,FF,335,catapult_fpga_area
Throughput,0.4942743262052385,catapult,FF,335,FF,335,catapult_fpga_area
Throughput,0.4942743262052385,catapult,DSP,1,FF,335,catapult_fpga_area
Throughput,0.4942743262052385,catapult,BRAM,0,FF,335,catapult_fpga_area
Throughput,0.48078864723383063,catapult,CLB,151,FF,337,catapult_fpga_area
Throughput,0.48078864723383063,catapult,LUT,660,FF,337,catapult_fpga_area
Throughput,0.48078864723383063,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.48078864723383063,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.48078864723383063,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.5166431421822593,catapult,CLB,218,FF,348,catapult_fpga_area
Throughput,0.5166431421822593,catapult,LUT,1009,FF,348,catapult_fpga_area
Throughput,0.5166431421822593,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.5166431421822593,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.5166431421822593,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5520399809435799,catapult,CLB,124,FF,265,catapult_fpga_area
Throughput,0.5520399809435799,catapult,LUT,583,FF,265,catapult_fpga_area
Throughput,0.5520399809435799,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5520399809435799,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5520399809435799,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5709633178906788,catapult,CLB,168,FF,267,catapult_fpga_area
Throughput,0.5709633178906788,catapult,LUT,854,FF,267,catapult_fpga_area
Throughput,0.5709633178906788,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5709633178906788,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5709633178906788,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5427982880141996,catapult,CLB,306,FF,278,catapult_fpga_area
Throughput,0.5427982880141996,catapult,LUT,1144,FF,278,catapult_fpga_area
Throughput,0.5427982880141996,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5427982880141996,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5427982880141996,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5209334502307995,catapult,CLB,164,FF,266,catapult_fpga_area
Throughput,0.5209334502307995,catapult,LUT,859,FF,266,catapult_fpga_area
Throughput,0.5209334502307995,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5209334502307995,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5209334502307995,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.48767998439424054,catapult,CLB,207,FF,270,catapult_fpga_area
Throughput,0.48767998439424054,catapult,LUT,1106,FF,270,catapult_fpga_area
Throughput,0.48767998439424054,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.48767998439424054,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.48767998439424054,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5359188918912257,catapult,CLB,388,FF,281,catapult_fpga_area
Throughput,0.5359188918912257,catapult,LUT,1669,FF,281,catapult_fpga_area
Throughput,0.5359188918912257,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5359188918912257,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5359188918912257,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5018122951037672,catapult,CLB,244,FF,267,catapult_fpga_area
Throughput,0.5018122951037672,catapult,LUT,1249,FF,267,catapult_fpga_area
Throughput,0.5018122951037672,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5018122951037672,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5018122951037672,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.48904442675190385,catapult,CLB,322,FF,269,catapult_fpga_area
Throughput,0.48904442675190385,catapult,LUT,1664,FF,269,catapult_fpga_area
Throughput,0.48904442675190385,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.48904442675190385,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.48904442675190385,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49543260679792983,catapult,CLB,578,FF,286,catapult_fpga_area
Throughput,0.49543260679792983,catapult,LUT,2531,FF,286,catapult_fpga_area
Throughput,0.49543260679792983,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49543260679792983,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49543260679792983,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5497486823898455,catapult,CLB,133,FF,265,catapult_fpga_area
Throughput,0.5497486823898455,catapult,LUT,661,FF,265,catapult_fpga_area
Throughput,0.5497486823898455,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5497486823898455,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5497486823898455,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5295931347782753,catapult,CLB,179,FF,267,catapult_fpga_area
Throughput,0.5295931347782753,catapult,LUT,829,FF,267,catapult_fpga_area
Throughput,0.5295931347782753,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5295931347782753,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5295931347782753,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5517484909678773,catapult,CLB,239,FF,276,catapult_fpga_area
Throughput,0.5517484909678773,catapult,LUT,1181,FF,276,catapult_fpga_area
Throughput,0.5517484909678773,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5517484909678773,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5517484909678773,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.529270791873788,catapult,CLB,173,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,LUT,904,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5158367026067292,catapult,CLB,225,FF,269,catapult_fpga_area
Throughput,0.5158367026067292,catapult,LUT,1174,FF,269,catapult_fpga_area
Throughput,0.5158367026067292,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5158367026067292,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5158367026067292,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.521537136834134,catapult,CLB,420,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,LUT,1784,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.498497279949592,catapult,CLB,252,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,LUT,1306,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.512944671735928,catapult,CLB,371,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,LUT,1719,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49820496750209,catapult,CLB,505,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,LUT,2507,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5420303916440594,catapult,CLB,199,FF,266,catapult_fpga_area
Throughput,0.5420303916440594,catapult,LUT,965,FF,266,catapult_fpga_area
Throughput,0.5420303916440594,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5420303916440594,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5420303916440594,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4664259597763581,catapult,CLB,265,FF,270,catapult_fpga_area
Throughput,0.4664259597763581,catapult,LUT,1272,FF,270,catapult_fpga_area
Throughput,0.4664259597763581,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4664259597763581,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4664259597763581,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.496877127255201,catapult,CLB,394,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,LUT,1781,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.48069273591558265,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.48069273591558265,catapult,LUT,1501,FF,267,catapult_fpga_area
Throughput,0.48069273591558265,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.48069273591558265,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.48069273591558265,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4963074724053046,catapult,CLB,348,FF,271,catapult_fpga_area
Throughput,0.4963074724053046,catapult,LUT,1757,FF,271,catapult_fpga_area
Throughput,0.4963074724053046,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4963074724053046,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4963074724053046,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.48630634284499913,catapult,CLB,587,FF,280,catapult_fpga_area
Throughput,0.48630634284499913,catapult,LUT,2828,FF,280,catapult_fpga_area
Throughput,0.48630634284499913,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48630634284499913,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48630634284499913,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4621623095544663,catapult,CLB,303,FF,267,catapult_fpga_area
Throughput,0.4621623095544663,catapult,LUT,1570,FF,267,catapult_fpga_area
Throughput,0.4621623095544663,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4621623095544663,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4621623095544663,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4677102217133535,catapult,CLB,560,FF,273,catapult_fpga_area
Throughput,0.4677102217133535,catapult,LUT,3114,FF,273,catapult_fpga_area
Throughput,0.4677102217133535,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4677102217133535,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4677102217133535,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.49612255417782325,catapult,CLB,523,FF,284,catapult_fpga_area
Throughput,0.49612255417782325,catapult,LUT,2810,FF,284,catapult_fpga_area
Throughput,0.49612255417782325,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.49612255417782325,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.49612255417782325,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5197759142078667,catapult,CLB,152,FF,495,catapult_fpga_area
Throughput,0.5197759142078667,catapult,LUT,725,FF,495,catapult_fpga_area
Throughput,0.5197759142078667,catapult,FF,495,FF,495,catapult_fpga_area
Throughput,0.5197759142078667,catapult,DSP,1,FF,495,catapult_fpga_area
Throughput,0.5197759142078667,catapult,BRAM,0,FF,495,catapult_fpga_area
Throughput,0.4640776086266458,catapult,CLB,182,FF,497,catapult_fpga_area
Throughput,0.4640776086266458,catapult,LUT,922,FF,497,catapult_fpga_area
Throughput,0.4640776086266458,catapult,FF,497,FF,497,catapult_fpga_area
Throughput,0.4640776086266458,catapult,DSP,1,FF,497,catapult_fpga_area
Throughput,0.4640776086266458,catapult,BRAM,0,FF,497,catapult_fpga_area
Throughput,0.5328922406626622,catapult,CLB,255,FF,352,catapult_fpga_area
Throughput,0.5328922406626622,catapult,LUT,1071,FF,352,catapult_fpga_area
Throughput,0.5328922406626622,catapult,FF,352,FF,352,catapult_fpga_area
Throughput,0.5328922406626622,catapult,DSP,1,FF,352,catapult_fpga_area
Throughput,0.5328922406626622,catapult,BRAM,0,FF,352,catapult_fpga_area
Throughput,0.49095489253733837,catapult,CLB,192,FF,569,catapult_fpga_area
Throughput,0.49095489253733837,catapult,LUT,980,FF,569,catapult_fpga_area
Throughput,0.49095489253733837,catapult,FF,569,FF,569,catapult_fpga_area
Throughput,0.49095489253733837,catapult,DSP,1,FF,569,catapult_fpga_area
Throughput,0.49095489253733837,catapult,BRAM,0,FF,569,catapult_fpga_area
Throughput,0.5464836237984874,catapult,CLB,258,FF,572,catapult_fpga_area
Throughput,0.5464836237984874,catapult,LUT,1276,FF,572,catapult_fpga_area
Throughput,0.5464836237984874,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5464836237984874,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5464836237984874,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5319035765196486,catapult,CLB,322,FF,277,catapult_fpga_area
Throughput,0.5319035765196486,catapult,LUT,1448,FF,277,catapult_fpga_area
Throughput,0.5319035765196486,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5319035765196486,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5319035765196486,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.539473549342139,catapult,CLB,369,FF,880,catapult_fpga_area
Throughput,0.539473549342139,catapult,LUT,1451,FF,880,catapult_fpga_area
Throughput,0.539473549342139,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.539473549342139,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.539473549342139,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.5131323393959919,catapult,CLB,405,FF,882,catapult_fpga_area
Throughput,0.5131323393959919,catapult,LUT,1973,FF,882,catapult_fpga_area
Throughput,0.5131323393959919,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.5131323393959919,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.5131323393959919,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.51190119078455,catapult,CLB,425,FF,283,catapult_fpga_area
Throughput,0.51190119078455,catapult,LUT,1943,FF,283,catapult_fpga_area
Throughput,0.51190119078455,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.51190119078455,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.51190119078455,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5156308330737991,catapult,CLB,583,FF,1495,catapult_fpga_area
Throughput,0.5156308330737991,catapult,LUT,2418,FF,1495,catapult_fpga_area
Throughput,0.5156308330737991,catapult,FF,1495,FF,1495,catapult_fpga_area
Throughput,0.5156308330737991,catapult,DSP,1,FF,1495,catapult_fpga_area
Throughput,0.5156308330737991,catapult,BRAM,0,FF,1495,catapult_fpga_area
Throughput,0.5092308272047403,catapult,CLB,745,FF,1498,catapult_fpga_area
Throughput,0.5092308272047403,catapult,LUT,3359,FF,1498,catapult_fpga_area
Throughput,0.5092308272047403,catapult,FF,1498,FF,1498,catapult_fpga_area
Throughput,0.5092308272047403,catapult,DSP,1,FF,1498,catapult_fpga_area
Throughput,0.5092308272047403,catapult,BRAM,0,FF,1498,catapult_fpga_area
Throughput,0.5343575899617721,catapult,CLB,737,FF,288,catapult_fpga_area
Throughput,0.5343575899617721,catapult,LUT,3386,FF,288,catapult_fpga_area
Throughput,0.5343575899617721,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.5343575899617721,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.5343575899617721,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5328257989989269,catapult,CLB,232,FF,570,catapult_fpga_area
Throughput,0.5328257989989269,catapult,LUT,1025,FF,570,catapult_fpga_area
Throughput,0.5328257989989269,catapult,FF,570,FF,570,catapult_fpga_area
Throughput,0.5328257989989269,catapult,DSP,1,FF,570,catapult_fpga_area
Throughput,0.5328257989989269,catapult,BRAM,0,FF,570,catapult_fpga_area
Throughput,0.5559499711739939,catapult,CLB,286,FF,574,catapult_fpga_area
Throughput,0.5559499711739939,catapult,LUT,1427,FF,574,catapult_fpga_area
Throughput,0.5559499711739939,catapult,FF,574,FF,574,catapult_fpga_area
Throughput,0.5559499711739939,catapult,DSP,1,FF,574,catapult_fpga_area
Throughput,0.5559499711739939,catapult,BRAM,0,FF,574,catapult_fpga_area
Throughput,0.5412769698016165,catapult,CLB,328,FF,281,catapult_fpga_area
Throughput,0.5412769698016165,catapult,LUT,1586,FF,281,catapult_fpga_area
Throughput,0.5412769698016165,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5412769698016165,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5412769698016165,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4776534605037907,catapult,CLB,371,FF,880,catapult_fpga_area
Throughput,0.4776534605037907,catapult,LUT,1598,FF,880,catapult_fpga_area
Throughput,0.4776534605037907,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.4776534605037907,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.4776534605037907,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.49511445808484783,catapult,CLB,436,FF,885,catapult_fpga_area
Throughput,0.49511445808484783,catapult,LUT,2293,FF,885,catapult_fpga_area
Throughput,0.49511445808484783,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.49511445808484783,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.49511445808484783,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.5019886279496224,catapult,CLB,483,FF,288,catapult_fpga_area
Throughput,0.5019886279496224,catapult,LUT,2305,FF,288,catapult_fpga_area
Throughput,0.5019886279496224,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.5019886279496224,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.5019886279496224,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.4961853272044522,catapult,CLB,678,FF,1501,catapult_fpga_area
Throughput,0.4961853272044522,catapult,LUT,2724,FF,1501,catapult_fpga_area
Throughput,0.4961853272044522,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.4961853272044522,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.4961853272044522,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.5214101433043639,catapult,CLB,823,FF,1504,catapult_fpga_area
Throughput,0.5214101433043639,catapult,LUT,4433,FF,1504,catapult_fpga_area
Throughput,0.5214101433043639,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.5214101433043639,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.5214101433043639,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.5069143112048339,catapult,CLB,751,FF,297,catapult_fpga_area
Throughput,0.5069143112048339,catapult,LUT,3646,FF,297,catapult_fpga_area
Throughput,0.5069143112048339,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.5069143112048339,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.5069143112048339,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5238616355693669,catapult,CLB,400,FF,883,catapult_fpga_area
Throughput,0.5238616355693669,catapult,LUT,1720,FF,883,catapult_fpga_area
Throughput,0.5238616355693669,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.5238616355693669,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.5238616355693669,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5030431595939637,catapult,CLB,510,FF,888,catapult_fpga_area
Throughput,0.5030431595939637,catapult,LUT,2380,FF,888,catapult_fpga_area
Throughput,0.5030431595939637,catapult,FF,888,FF,888,catapult_fpga_area
Throughput,0.5030431595939637,catapult,DSP,1,FF,888,catapult_fpga_area
Throughput,0.5030431595939637,catapult,BRAM,0,FF,888,catapult_fpga_area
Throughput,0.4906044344753624,catapult,CLB,569,FF,289,catapult_fpga_area
Throughput,0.4906044344753624,catapult,LUT,2508,FF,289,catapult_fpga_area
Throughput,0.4906044344753624,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.4906044344753624,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.4906044344753624,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.48257005228163946,catapult,CLB,625,FF,1498,catapult_fpga_area
Throughput,0.48257005228163946,catapult,LUT,2798,FF,1498,catapult_fpga_area
Throughput,0.48257005228163946,catapult,FF,1498,FF,1498,catapult_fpga_area
Throughput,0.48257005228163946,catapult,DSP,1,FF,1498,catapult_fpga_area
Throughput,0.48257005228163946,catapult,BRAM,0,FF,1498,catapult_fpga_area
Throughput,0.49056015101403694,catapult,CLB,805,FF,1504,catapult_fpga_area
Throughput,0.49056015101403694,catapult,LUT,4057,FF,1504,catapult_fpga_area
Throughput,0.49056015101403694,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.49056015101403694,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.49056015101403694,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.46576444987629295,catapult,CLB,769,FF,300,catapult_fpga_area
Throughput,0.46576444987629295,catapult,LUT,3961,FF,300,catapult_fpga_area
Throughput,0.46576444987629295,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.46576444987629295,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.46576444987629295,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.5110585402226069,catapult,CLB,696,FF,1497,catapult_fpga_area
Throughput,0.5110585402226069,catapult,LUT,2981,FF,1497,catapult_fpga_area
Throughput,0.5110585402226069,catapult,FF,1497,FF,1497,catapult_fpga_area
Throughput,0.5110585402226069,catapult,DSP,1,FF,1497,catapult_fpga_area
Throughput,0.5110585402226069,catapult,BRAM,0,FF,1497,catapult_fpga_area
Throughput,0.47731967817198023,catapult,CLB,913,FF,1514,catapult_fpga_area
Throughput,0.47731967817198023,catapult,LUT,5300,FF,1514,catapult_fpga_area
Throughput,0.47731967817198023,catapult,FF,1514,FF,1514,catapult_fpga_area
Throughput,0.47731967817198023,catapult,DSP,1,FF,1514,catapult_fpga_area
Throughput,0.47731967817198023,catapult,BRAM,0,FF,1514,catapult_fpga_area
Throughput,0.48914178606210046,catapult,CLB,871,FF,306,catapult_fpga_area
Throughput,0.48914178606210046,catapult,LUT,4326,FF,306,catapult_fpga_area
Throughput,0.48914178606210046,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.48914178606210046,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.48914178606210046,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.4689175647610326,catapult,CLB,157,FF,360,catapult_fpga_area
Throughput,0.4689175647610326,catapult,LUT,730,FF,360,catapult_fpga_area
Throughput,0.4689175647610326,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.4689175647610326,catapult,DSP,1,FF,360,catapult_fpga_area
Throughput,0.4689175647610326,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.4760546872582535,catapult,CLB,183,FF,366,catapult_fpga_area
Throughput,0.4760546872582535,catapult,LUT,806,FF,366,catapult_fpga_area
Throughput,0.4760546872582535,catapult,FF,366,FF,366,catapult_fpga_area
Throughput,0.4760546872582535,catapult,DSP,1,FF,366,catapult_fpga_area
Throughput,0.4760546872582535,catapult,BRAM,0,FF,366,catapult_fpga_area
Throughput,0.48915159590599677,catapult,CLB,305,FF,369,catapult_fpga_area
Throughput,0.48915159590599677,catapult,LUT,1214,FF,369,catapult_fpga_area
Throughput,0.48915159590599677,catapult,FF,369,FF,369,catapult_fpga_area
Throughput,0.48915159590599677,catapult,DSP,1,FF,369,catapult_fpga_area
Throughput,0.48915159590599677,catapult,BRAM,0,FF,369,catapult_fpga_area
Throughput,0.5488691100855797,catapult,CLB,171,FF,266,catapult_fpga_area
Throughput,0.5488691100855797,catapult,LUT,908,FF,266,catapult_fpga_area
Throughput,0.5488691100855797,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5488691100855797,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5488691100855797,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5573638917376377,catapult,CLB,214,FF,267,catapult_fpga_area
Throughput,0.5573638917376377,catapult,LUT,1052,FF,267,catapult_fpga_area
Throughput,0.5573638917376377,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5573638917376377,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5573638917376377,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5507029447738566,catapult,CLB,395,FF,278,catapult_fpga_area
Throughput,0.5507029447738566,catapult,LUT,1731,FF,278,catapult_fpga_area
Throughput,0.5507029447738566,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5507029447738566,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5507029447738566,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5203195178094965,catapult,CLB,258,FF,272,catapult_fpga_area
Throughput,0.5203195178094965,catapult,LUT,1319,FF,272,catapult_fpga_area
Throughput,0.5203195178094965,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5203195178094965,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5203195178094965,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4881959110663273,catapult,CLB,323,FF,278,catapult_fpga_area
Throughput,0.4881959110663273,catapult,LUT,1593,FF,278,catapult_fpga_area
Throughput,0.4881959110663273,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4881959110663273,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4881959110663273,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5014474280009247,catapult,CLB,557,FF,287,catapult_fpga_area
Throughput,0.5014474280009247,catapult,LUT,2603,FF,287,catapult_fpga_area
Throughput,0.5014474280009247,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5014474280009247,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5014474280009247,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5158287201051466,catapult,CLB,388,FF,280,catapult_fpga_area
Throughput,0.5158287201051466,catapult,LUT,2085,FF,280,catapult_fpga_area
Throughput,0.5158287201051466,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5158287201051466,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5158287201051466,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4759602021117402,catapult,CLB,447,FF,288,catapult_fpga_area
Throughput,0.4759602021117402,catapult,LUT,2480,FF,288,catapult_fpga_area
Throughput,0.4759602021117402,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4759602021117402,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4759602021117402,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5461988655449562,catapult,CLB,928,FF,307,catapult_fpga_area
Throughput,0.5461988655449562,catapult,LUT,4708,FF,307,catapult_fpga_area
Throughput,0.5461988655449562,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5461988655449562,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5461988655449562,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5397367703770871,catapult,CLB,195,FF,268,catapult_fpga_area
Throughput,0.5397367703770871,catapult,LUT,1003,FF,268,catapult_fpga_area
Throughput,0.5397367703770871,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5397367703770871,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5397367703770871,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5093273110472075,catapult,CLB,232,FF,268,catapult_fpga_area
Throughput,0.5093273110472075,catapult,LUT,1079,FF,268,catapult_fpga_area
Throughput,0.5093273110472075,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5093273110472075,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5093273110472075,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.510723664789587,catapult,CLB,412,FF,280,catapult_fpga_area
Throughput,0.510723664789587,catapult,LUT,1800,FF,280,catapult_fpga_area
Throughput,0.510723664789587,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.510723664789587,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.510723664789587,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4968778679169438,catapult,CLB,292,FF,276,catapult_fpga_area
Throughput,0.4968778679169438,catapult,LUT,1589,FF,276,catapult_fpga_area
Throughput,0.4968778679169438,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4968778679169438,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4968778679169438,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5195892958369986,catapult,CLB,414,FF,277,catapult_fpga_area
Throughput,0.5195892958369986,catapult,LUT,1887,FF,277,catapult_fpga_area
Throughput,0.5195892958369986,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5195892958369986,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5195892958369986,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.47281256811456057,catapult,CLB,567,FF,290,catapult_fpga_area
Throughput,0.47281256811456057,catapult,LUT,2779,FF,290,catapult_fpga_area
Throughput,0.47281256811456057,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.47281256811456057,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.47281256811456057,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4841154460421868,catapult,CLB,416,FF,278,catapult_fpga_area
Throughput,0.4841154460421868,catapult,LUT,2370,FF,278,catapult_fpga_area
Throughput,0.4841154460421868,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4841154460421868,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4841154460421868,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.48307848527842473,catapult,CLB,588,FF,291,catapult_fpga_area
Throughput,0.48307848527842473,catapult,LUT,3012,FF,291,catapult_fpga_area
Throughput,0.48307848527842473,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.48307848527842473,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.48307848527842473,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.5024471689363043,catapult,CLB,874,FF,302,catapult_fpga_area
Throughput,0.5024471689363043,catapult,LUT,4815,FF,302,catapult_fpga_area
Throughput,0.5024471689363043,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.5024471689363043,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.5024471689363043,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.4970964595795956,catapult,CLB,319,FF,272,catapult_fpga_area
Throughput,0.4970964595795956,catapult,LUT,1661,FF,272,catapult_fpga_area
Throughput,0.4970964595795956,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4970964595795956,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4970964595795956,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4789817996495769,catapult,CLB,362,FF,281,catapult_fpga_area
Throughput,0.4789817996495769,catapult,LUT,1763,FF,281,catapult_fpga_area
Throughput,0.4789817996495769,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4789817996495769,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4789817996495769,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4821075427653496,catapult,CLB,594,FF,295,catapult_fpga_area
Throughput,0.4821075427653496,catapult,LUT,3011,FF,295,catapult_fpga_area
Throughput,0.4821075427653496,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.4821075427653496,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.4821075427653496,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.48705244142342047,catapult,CLB,454,FF,281,catapult_fpga_area
Throughput,0.48705244142342047,catapult,LUT,2469,FF,281,catapult_fpga_area
Throughput,0.48705244142342047,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.48705244142342047,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.48705244142342047,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.48358986163526885,catapult,CLB,572,FF,296,catapult_fpga_area
Throughput,0.48358986163526885,catapult,LUT,2843,FF,296,catapult_fpga_area
Throughput,0.48358986163526885,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.48358986163526885,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.48358986163526885,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5080100484387582,catapult,CLB,902,FF,306,catapult_fpga_area
Throughput,0.5080100484387582,catapult,LUT,4790,FF,306,catapult_fpga_area
Throughput,0.5080100484387582,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.5080100484387582,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.5080100484387582,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.48582460954276135,catapult,CLB,483,FF,281,catapult_fpga_area
Throughput,0.48582460954276135,catapult,LUT,2458,FF,281,catapult_fpga_area
Throughput,0.48582460954276135,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.48582460954276135,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.48582460954276135,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4869841316220711,catapult,CLB,694,FF,294,catapult_fpga_area
Throughput,0.4869841316220711,catapult,LUT,3881,FF,294,catapult_fpga_area
Throughput,0.4869841316220711,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.4869841316220711,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.4869841316220711,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.4769558768118361,catapult,CLB,893,FF,307,catapult_fpga_area
Throughput,0.4769558768118361,catapult,LUT,4626,FF,307,catapult_fpga_area
Throughput,0.4769558768118361,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.4769558768118361,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.4769558768118361,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5268096041605315,catapult,CLB,132,FF,375,catapult_fpga_area
Throughput,0.5268096041605315,catapult,LUT,666,FF,375,catapult_fpga_area
Throughput,0.5268096041605315,catapult,FF,375,FF,375,catapult_fpga_area
Throughput,0.5268096041605315,catapult,DSP,1,FF,375,catapult_fpga_area
Throughput,0.5268096041605315,catapult,BRAM,0,FF,375,catapult_fpga_area
Throughput,0.49263947362457516,catapult,CLB,193,FF,377,catapult_fpga_area
Throughput,0.49263947362457516,catapult,LUT,885,FF,377,catapult_fpga_area
Throughput,0.49263947362457516,catapult,FF,377,FF,377,catapult_fpga_area
Throughput,0.49263947362457516,catapult,DSP,1,FF,377,catapult_fpga_area
Throughput,0.49263947362457516,catapult,BRAM,0,FF,377,catapult_fpga_area
Throughput,0.45353695328387966,catapult,CLB,361,FF,386,catapult_fpga_area
Throughput,0.45353695328387966,catapult,LUT,1424,FF,386,catapult_fpga_area
Throughput,0.45353695328387966,catapult,FF,386,FF,386,catapult_fpga_area
Throughput,0.45353695328387966,catapult,DSP,1,FF,386,catapult_fpga_area
Throughput,0.45353695328387966,catapult,BRAM,0,FF,386,catapult_fpga_area
Throughput,0.5527353768328706,catapult,CLB,163,FF,265,catapult_fpga_area
Throughput,0.5527353768328706,catapult,LUT,806,FF,265,catapult_fpga_area
Throughput,0.5527353768328706,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5527353768328706,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5527353768328706,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.538994936142575,catapult,CLB,261,FF,267,catapult_fpga_area
Throughput,0.538994936142575,catapult,LUT,1248,FF,267,catapult_fpga_area
Throughput,0.538994936142575,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.538994936142575,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.538994936142575,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5121250732338855,catapult,CLB,458,FF,280,catapult_fpga_area
Throughput,0.5121250732338855,catapult,LUT,2162,FF,280,catapult_fpga_area
Throughput,0.5121250732338855,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5121250732338855,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5121250732338855,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5282759713674424,catapult,CLB,245,FF,266,catapult_fpga_area
Throughput,0.5282759713674424,catapult,LUT,1164,FF,266,catapult_fpga_area
Throughput,0.5282759713674424,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5282759713674424,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5282759713674424,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5423743522016331,catapult,CLB,168,FF,265,catapult_fpga_area
Throughput,0.5423743522016331,catapult,LUT,861,FF,265,catapult_fpga_area
Throughput,0.5423743522016331,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5423743522016331,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5423743522016331,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5399305649293501,catapult,CLB,246,FF,267,catapult_fpga_area
Throughput,0.5399305649293501,catapult,LUT,1147,FF,267,catapult_fpga_area
Throughput,0.5399305649293501,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5399305649293501,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5399305649293501,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4972390800082541,catapult,CLB,500,FF,281,catapult_fpga_area
Throughput,0.4972390800082541,catapult,LUT,2185,FF,281,catapult_fpga_area
Throughput,0.4972390800082541,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4972390800082541,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4972390800082541,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4931598725674889,catapult,CLB,278,FF,266,catapult_fpga_area
Throughput,0.4931598725674889,catapult,LUT,1450,FF,266,catapult_fpga_area
Throughput,0.4931598725674889,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4931598725674889,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4931598725674889,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4867068199793149,catapult,CLB,427,FF,270,catapult_fpga_area
Throughput,0.4867068199793149,catapult,LUT,2271,FF,270,catapult_fpga_area
Throughput,0.4867068199793149,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4867068199793149,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4867068199793149,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5208789102379792,catapult,CLB,439,FF,267,catapult_fpga_area
Throughput,0.5208789102379792,catapult,LUT,2480,FF,267,catapult_fpga_area
Throughput,0.5208789102379792,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5208789102379792,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5208789102379792,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49348525441385543,catapult,CLB,234,FF,266,catapult_fpga_area
Throughput,0.49348525441385543,catapult,LUT,1251,FF,266,catapult_fpga_area
Throughput,0.49348525441385543,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49348525441385543,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49348525441385543,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.49977385233181987,catapult,CLB,317,FF,270,catapult_fpga_area
Throughput,0.49977385233181987,catapult,LUT,1679,FF,270,catapult_fpga_area
Throughput,0.49977385233181987,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49977385233181987,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49977385233181987,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4914748767872483,catapult,CLB,435,FF,267,catapult_fpga_area
Throughput,0.4914748767872483,catapult,LUT,2366,FF,267,catapult_fpga_area
Throughput,0.4914748767872483,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4914748767872483,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4914748767872483,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5080730263522236,catapult,CLB,393,FF,267,catapult_fpga_area
Throughput,0.5080730263522236,catapult,LUT,2141,FF,267,catapult_fpga_area
Throughput,0.5080730263522236,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5080730263522236,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5080730263522236,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.545768709770024,catapult,CLB,117,FF,256,catapult_fpga_area
Throughput,0.545768709770024,catapult,LUT,525,FF,256,catapult_fpga_area
Throughput,0.545768709770024,catapult,FF,256,FF,256,catapult_fpga_area
Throughput,0.545768709770024,catapult,DSP,1,FF,256,catapult_fpga_area
Throughput,0.545768709770024,catapult,BRAM,0,FF,256,catapult_fpga_area
Throughput,0.5033789310748399,catapult,CLB,133,FF,258,catapult_fpga_area
Throughput,0.5033789310748399,catapult,LUT,600,FF,258,catapult_fpga_area
Throughput,0.5033789310748399,catapult,FF,258,FF,258,catapult_fpga_area
Throughput,0.5033789310748399,catapult,DSP,1,FF,258,catapult_fpga_area
Throughput,0.5033789310748399,catapult,BRAM,0,FF,258,catapult_fpga_area
Throughput,0.533442866935344,catapult,CLB,189,FF,269,catapult_fpga_area
Throughput,0.533442866935344,catapult,LUT,896,FF,269,catapult_fpga_area
Throughput,0.533442866935344,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.533442866935344,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.533442866935344,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5572912080624434,catapult,CLB,133,FF,264,catapult_fpga_area
Throughput,0.5572912080624434,catapult,LUT,674,FF,264,catapult_fpga_area
Throughput,0.5572912080624434,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5572912080624434,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5572912080624434,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5024971596348051,catapult,CLB,174,FF,266,catapult_fpga_area
Throughput,0.5024971596348051,catapult,LUT,781,FF,266,catapult_fpga_area
Throughput,0.5024971596348051,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5024971596348051,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5024971596348051,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5624512073577617,catapult,CLB,295,FF,273,catapult_fpga_area
Throughput,0.5624512073577617,catapult,LUT,1237,FF,273,catapult_fpga_area
Throughput,0.5624512073577617,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5624512073577617,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5624512073577617,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5275964604608661,catapult,CLB,182,FF,265,catapult_fpga_area
Throughput,0.5275964604608661,catapult,LUT,908,FF,265,catapult_fpga_area
Throughput,0.5275964604608661,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5275964604608661,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5275964604608661,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5238270595439457,catapult,CLB,235,FF,269,catapult_fpga_area
Throughput,0.5238270595439457,catapult,LUT,1195,FF,269,catapult_fpga_area
Throughput,0.5238270595439457,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5238270595439457,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5238270595439457,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5328857093374898,catapult,CLB,424,FF,278,catapult_fpga_area
Throughput,0.5328857093374898,catapult,LUT,1810,FF,278,catapult_fpga_area
Throughput,0.5328857093374898,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5328857093374898,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5328857093374898,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5167162886542538,catapult,CLB,277,FF,266,catapult_fpga_area
Throughput,0.5167162886542538,catapult,LUT,1436,FF,266,catapult_fpga_area
Throughput,0.5167162886542538,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5167162886542538,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5167162886542538,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5068624101713093,catapult,CLB,382,FF,269,catapult_fpga_area
Throughput,0.5068624101713093,catapult,LUT,1866,FF,269,catapult_fpga_area
Throughput,0.5068624101713093,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5068624101713093,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5068624101713093,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4746708513648923,catapult,CLB,607,FF,282,catapult_fpga_area
Throughput,0.4746708513648923,catapult,LUT,2774,FF,282,catapult_fpga_area
Throughput,0.4746708513648923,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4746708513648923,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4746708513648923,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.544999520400422,catapult,CLB,140,FF,264,catapult_fpga_area
Throughput,0.544999520400422,catapult,LUT,667,FF,264,catapult_fpga_area
Throughput,0.544999520400422,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.544999520400422,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.544999520400422,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5003580061534028,catapult,CLB,191,FF,266,catapult_fpga_area
Throughput,0.5003580061534028,catapult,LUT,858,FF,266,catapult_fpga_area
Throughput,0.5003580061534028,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5003580061534028,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5003580061534028,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.505413739268171,catapult,CLB,350,FF,275,catapult_fpga_area
Throughput,0.505413739268171,catapult,LUT,1243,FF,275,catapult_fpga_area
Throughput,0.505413739268171,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.505413739268171,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.505413739268171,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5398163113055889,catapult,CLB,186,FF,265,catapult_fpga_area
Throughput,0.5398163113055889,catapult,LUT,887,FF,265,catapult_fpga_area
Throughput,0.5398163113055889,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5398163113055889,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5398163113055889,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5169139410656077,catapult,CLB,236,FF,267,catapult_fpga_area
Throughput,0.5169139410656077,catapult,LUT,1142,FF,267,catapult_fpga_area
Throughput,0.5169139410656077,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5169139410656077,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5169139410656077,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5349267016687038,catapult,CLB,398,FF,279,catapult_fpga_area
Throughput,0.5349267016687038,catapult,LUT,1720,FF,279,catapult_fpga_area
Throughput,0.5349267016687038,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5349267016687038,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5349267016687038,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.515508559504122,catapult,CLB,284,FF,266,catapult_fpga_area
Throughput,0.515508559504122,catapult,LUT,1452,FF,266,catapult_fpga_area
Throughput,0.515508559504122,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.515508559504122,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.515508559504122,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.47444271958157946,catapult,CLB,405,FF,270,catapult_fpga_area
Throughput,0.47444271958157946,catapult,LUT,1851,FF,270,catapult_fpga_area
Throughput,0.47444271958157946,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.47444271958157946,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.47444271958157946,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5080559898023002,catapult,CLB,627,FF,280,catapult_fpga_area
Throughput,0.5080559898023002,catapult,LUT,2841,FF,280,catapult_fpga_area
Throughput,0.5080559898023002,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5080559898023002,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5080559898023002,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.506135885337952,catapult,CLB,176,FF,265,catapult_fpga_area
Throughput,0.506135885337952,catapult,LUT,941,FF,265,catapult_fpga_area
Throughput,0.506135885337952,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.506135885337952,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.506135885337952,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4919628036763396,catapult,CLB,278,FF,267,catapult_fpga_area
Throughput,0.4919628036763396,catapult,LUT,1342,FF,267,catapult_fpga_area
Throughput,0.4919628036763396,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4919628036763396,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4919628036763396,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49082693540423034,catapult,CLB,383,FF,274,catapult_fpga_area
Throughput,0.49082693540423034,catapult,LUT,1736,FF,274,catapult_fpga_area
Throughput,0.49082693540423034,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.49082693540423034,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.49082693540423034,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5124906790757743,catapult,CLB,240,FF,266,catapult_fpga_area
Throughput,0.5124906790757743,catapult,LUT,1285,FF,266,catapult_fpga_area
Throughput,0.5124906790757743,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5124906790757743,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5124906790757743,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.48534806979499384,catapult,CLB,336,FF,268,catapult_fpga_area
Throughput,0.48534806979499384,catapult,LUT,1589,FF,268,catapult_fpga_area
Throughput,0.48534806979499384,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.48534806979499384,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.48534806979499384,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5167256336735627,catapult,CLB,536,FF,279,catapult_fpga_area
Throughput,0.5167256336735627,catapult,LUT,2630,FF,279,catapult_fpga_area
Throughput,0.5167256336735627,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5167256336735627,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5167256336735627,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.529919240307777,catapult,CLB,254,FF,266,catapult_fpga_area
Throughput,0.529919240307777,catapult,LUT,1204,FF,266,catapult_fpga_area
Throughput,0.529919240307777,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.529919240307777,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.529919240307777,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.47508578861627937,catapult,CLB,447,FF,274,catapult_fpga_area
Throughput,0.47508578861627937,catapult,LUT,2375,FF,274,catapult_fpga_area
Throughput,0.47508578861627937,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.47508578861627937,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.47508578861627937,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5164024923649891,catapult,CLB,542,FF,279,catapult_fpga_area
Throughput,0.5164024923649891,catapult,LUT,2556,FF,279,catapult_fpga_area
Throughput,0.5164024923649891,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5164024923649891,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5164024923649891,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.49995050490001486,catapult,CLB,167,FF,503,catapult_fpga_area
Throughput,0.49995050490001486,catapult,LUT,747,FF,503,catapult_fpga_area
Throughput,0.49995050490001486,catapult,FF,503,FF,503,catapult_fpga_area
Throughput,0.49995050490001486,catapult,DSP,1,FF,503,catapult_fpga_area
Throughput,0.49995050490001486,catapult,BRAM,0,FF,503,catapult_fpga_area
Throughput,0.48700855966244466,catapult,CLB,175,FF,505,catapult_fpga_area
Throughput,0.48700855966244466,catapult,LUT,938,FF,505,catapult_fpga_area
Throughput,0.48700855966244466,catapult,FF,505,FF,505,catapult_fpga_area
Throughput,0.48700855966244466,catapult,DSP,1,FF,505,catapult_fpga_area
Throughput,0.48700855966244466,catapult,BRAM,0,FF,505,catapult_fpga_area
Throughput,0.49884094306877974,catapult,CLB,252,FF,361,catapult_fpga_area
Throughput,0.49884094306877974,catapult,LUT,1089,FF,361,catapult_fpga_area
Throughput,0.49884094306877974,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.49884094306877974,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.49884094306877974,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.49469244476016816,catapult,CLB,216,FF,568,catapult_fpga_area
Throughput,0.49469244476016816,catapult,LUT,1008,FF,568,catapult_fpga_area
Throughput,0.49469244476016816,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.49469244476016816,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.49469244476016816,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5370520247666911,catapult,CLB,279,FF,572,catapult_fpga_area
Throughput,0.5370520247666911,catapult,LUT,1410,FF,572,catapult_fpga_area
Throughput,0.5370520247666911,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5370520247666911,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5370520247666911,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5454885641049978,catapult,CLB,341,FF,274,catapult_fpga_area
Throughput,0.5454885641049978,catapult,LUT,1596,FF,274,catapult_fpga_area
Throughput,0.5454885641049978,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5454885641049978,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5454885641049978,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5080854172880128,catapult,CLB,398,FF,880,catapult_fpga_area
Throughput,0.5080854172880128,catapult,LUT,1637,FF,880,catapult_fpga_area
Throughput,0.5080854172880128,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.5080854172880128,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.5080854172880128,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.49888748091755386,catapult,CLB,437,FF,882,catapult_fpga_area
Throughput,0.49888748091755386,catapult,LUT,2291,FF,882,catapult_fpga_area
Throughput,0.49888748091755386,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.49888748091755386,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.49888748091755386,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5075420752380372,catapult,CLB,505,FF,289,catapult_fpga_area
Throughput,0.5075420752380372,catapult,LUT,2413,FF,289,catapult_fpga_area
Throughput,0.5075420752380372,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5075420752380372,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5075420752380372,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.4850810885801725,catapult,CLB,678,FF,1504,catapult_fpga_area
Throughput,0.4850810885801725,catapult,LUT,2861,FF,1504,catapult_fpga_area
Throughput,0.4850810885801725,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.4850810885801725,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.4850810885801725,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.5060564840005182,catapult,CLB,750,FF,1501,catapult_fpga_area
Throughput,0.5060564840005182,catapult,LUT,3975,FF,1501,catapult_fpga_area
Throughput,0.5060564840005182,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.5060564840005182,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.5060564840005182,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.5220757103753672,catapult,CLB,865,FF,308,catapult_fpga_area
Throughput,0.5220757103753672,catapult,LUT,4137,FF,308,catapult_fpga_area
Throughput,0.5220757103753672,catapult,FF,308,FF,308,catapult_fpga_area
Throughput,0.5220757103753672,catapult,DSP,1,FF,308,catapult_fpga_area
Throughput,0.5220757103753672,catapult,BRAM,0,FF,308,catapult_fpga_area
Throughput,0.564742025842595,catapult,CLB,214,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,LUT,1051,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5197248576603546,catapult,CLB,279,FF,572,catapult_fpga_area
Throughput,0.5197248576603546,catapult,LUT,1422,FF,572,catapult_fpga_area
Throughput,0.5197248576603546,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5197248576603546,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5197248576603546,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5122441724541721,catapult,CLB,321,FF,275,catapult_fpga_area
Throughput,0.5122441724541721,catapult,LUT,1509,FF,275,catapult_fpga_area
Throughput,0.5122441724541721,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5122441724541721,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5122441724541721,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5251662282403938,catapult,CLB,369,FF,879,catapult_fpga_area
Throughput,0.5251662282403938,catapult,LUT,1702,FF,879,catapult_fpga_area
Throughput,0.5251662282403938,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5251662282403938,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5251662282403938,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,CLB,453,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,LUT,2348,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.48707687631754293,catapult,CLB,519,FF,286,catapult_fpga_area
Throughput,0.48707687631754293,catapult,LUT,2397,FF,286,catapult_fpga_area
Throughput,0.48707687631754293,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.48707687631754293,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.48707687631754293,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4804809422039084,catapult,CLB,659,FF,1502,catapult_fpga_area
Throughput,0.4804809422039084,catapult,LUT,2967,FF,1502,catapult_fpga_area
Throughput,0.4804809422039084,catapult,FF,1502,FF,1502,catapult_fpga_area
Throughput,0.4804809422039084,catapult,DSP,1,FF,1502,catapult_fpga_area
Throughput,0.4804809422039084,catapult,BRAM,0,FF,1502,catapult_fpga_area
Throughput,0.5049622641699986,catapult,CLB,808,FF,1503,catapult_fpga_area
Throughput,0.5049622641699986,catapult,LUT,4323,FF,1503,catapult_fpga_area
Throughput,0.5049622641699986,catapult,FF,1503,FF,1503,catapult_fpga_area
Throughput,0.5049622641699986,catapult,DSP,1,FF,1503,catapult_fpga_area
Throughput,0.5049622641699986,catapult,BRAM,0,FF,1503,catapult_fpga_area
Throughput,0.5162529329619754,catapult,CLB,840,FF,307,catapult_fpga_area
Throughput,0.5162529329619754,catapult,LUT,4380,FF,307,catapult_fpga_area
Throughput,0.5162529329619754,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5162529329619754,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5162529329619754,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5352946529417117,catapult,CLB,373,FF,877,catapult_fpga_area
Throughput,0.5352946529417117,catapult,LUT,1603,FF,877,catapult_fpga_area
Throughput,0.5352946529417117,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.5352946529417117,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.5352946529417117,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.4886248143225706,catapult,CLB,448,FF,883,catapult_fpga_area
Throughput,0.4886248143225706,catapult,LUT,2422,FF,883,catapult_fpga_area
Throughput,0.4886248143225706,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.4886248143225706,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.4886248143225706,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5011830425719912,catapult,CLB,496,FF,285,catapult_fpga_area
Throughput,0.5011830425719912,catapult,LUT,2260,FF,285,catapult_fpga_area
Throughput,0.5011830425719912,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5011830425719912,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5011830425719912,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5021961035608716,catapult,CLB,656,FF,1499,catapult_fpga_area
Throughput,0.5021961035608716,catapult,LUT,2888,FF,1499,catapult_fpga_area
Throughput,0.5021961035608716,catapult,FF,1499,FF,1499,catapult_fpga_area
Throughput,0.5021961035608716,catapult,DSP,1,FF,1499,catapult_fpga_area
Throughput,0.5021961035608716,catapult,BRAM,0,FF,1499,catapult_fpga_area
Throughput,0.47985381733308763,catapult,CLB,739,FF,1501,catapult_fpga_area
Throughput,0.47985381733308763,catapult,LUT,4151,FF,1501,catapult_fpga_area
Throughput,0.47985381733308763,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.47985381733308763,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.47985381733308763,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.4855818606040153,catapult,CLB,817,FF,297,catapult_fpga_area
Throughput,0.4855818606040153,catapult,LUT,4111,FF,297,catapult_fpga_area
Throughput,0.4855818606040153,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.4855818606040153,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.4855818606040153,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5189672137273056,catapult,CLB,560,FF,1496,catapult_fpga_area
Throughput,0.5189672137273056,catapult,LUT,2519,FF,1496,catapult_fpga_area
Throughput,0.5189672137273056,catapult,FF,1496,FF,1496,catapult_fpga_area
Throughput,0.5189672137273056,catapult,DSP,1,FF,1496,catapult_fpga_area
Throughput,0.5189672137273056,catapult,BRAM,0,FF,1496,catapult_fpga_area
Throughput,0.48734249699675186,catapult,CLB,820,FF,1500,catapult_fpga_area
Throughput,0.48734249699675186,catapult,LUT,4640,FF,1500,catapult_fpga_area
Throughput,0.48734249699675186,catapult,FF,1500,FF,1500,catapult_fpga_area
Throughput,0.48734249699675186,catapult,DSP,1,FF,1500,catapult_fpga_area
Throughput,0.48734249699675186,catapult,BRAM,0,FF,1500,catapult_fpga_area
Throughput,0.4714706064007792,catapult,CLB,751,FF,297,catapult_fpga_area
Throughput,0.4714706064007792,catapult,LUT,3638,FF,297,catapult_fpga_area
Throughput,0.4714706064007792,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.4714706064007792,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.4714706064007792,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.48808582501147,catapult,CLB,147,FF,368,catapult_fpga_area
Throughput,0.48808582501147,catapult,LUT,722,FF,368,catapult_fpga_area
Throughput,0.48808582501147,catapult,FF,368,FF,368,catapult_fpga_area
Throughput,0.48808582501147,catapult,DSP,1,FF,368,catapult_fpga_area
Throughput,0.48808582501147,catapult,BRAM,0,FF,368,catapult_fpga_area
Throughput,0.4693421043985804,catapult,CLB,185,FF,369,catapult_fpga_area
Throughput,0.4693421043985804,catapult,LUT,848,FF,369,catapult_fpga_area
Throughput,0.4693421043985804,catapult,FF,369,FF,369,catapult_fpga_area
Throughput,0.4693421043985804,catapult,DSP,1,FF,369,catapult_fpga_area
Throughput,0.4693421043985804,catapult,BRAM,0,FF,369,catapult_fpga_area
Throughput,0.491103174883805,catapult,CLB,300,FF,380,catapult_fpga_area
Throughput,0.491103174883805,catapult,LUT,1278,FF,380,catapult_fpga_area
Throughput,0.491103174883805,catapult,FF,380,FF,380,catapult_fpga_area
Throughput,0.491103174883805,catapult,DSP,1,FF,380,catapult_fpga_area
Throughput,0.491103174883805,catapult,BRAM,0,FF,380,catapult_fpga_area
Throughput,0.5556781134505777,catapult,CLB,199,FF,265,catapult_fpga_area
Throughput,0.5556781134505777,catapult,LUT,1002,FF,265,catapult_fpga_area
Throughput,0.5556781134505777,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5556781134505777,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5556781134505777,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.549416135472833,catapult,CLB,257,FF,268,catapult_fpga_area
Throughput,0.549416135472833,catapult,LUT,1186,FF,268,catapult_fpga_area
Throughput,0.549416135472833,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.549416135472833,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.549416135472833,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.532570692102243,catapult,CLB,388,FF,278,catapult_fpga_area
Throughput,0.532570692102243,catapult,LUT,1858,FF,278,catapult_fpga_area
Throughput,0.532570692102243,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.532570692102243,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.532570692102243,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5190143502277694,catapult,CLB,292,FF,271,catapult_fpga_area
Throughput,0.5190143502277694,catapult,LUT,1493,FF,271,catapult_fpga_area
Throughput,0.5190143502277694,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5190143502277694,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5190143502277694,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5035431815973095,catapult,CLB,345,FF,282,catapult_fpga_area
Throughput,0.5035431815973095,catapult,LUT,1841,FF,282,catapult_fpga_area
Throughput,0.5035431815973095,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5035431815973095,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5035431815973095,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.49833829096876464,catapult,CLB,699,FF,290,catapult_fpga_area
Throughput,0.49833829096876464,catapult,LUT,3284,FF,290,catapult_fpga_area
Throughput,0.49833829096876464,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.49833829096876464,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.49833829096876464,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.510389227929111,catapult,CLB,474,FF,286,catapult_fpga_area
Throughput,0.510389227929111,catapult,LUT,2542,FF,286,catapult_fpga_area
Throughput,0.510389227929111,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.510389227929111,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.510389227929111,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.48720810753267585,catapult,CLB,602,FF,287,catapult_fpga_area
Throughput,0.48720810753267585,catapult,LUT,3002,FF,287,catapult_fpga_area
Throughput,0.48720810753267585,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.48720810753267585,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.48720810753267585,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4655356942510531,catapult,CLB,895,FF,305,catapult_fpga_area
Throughput,0.4655356942510531,catapult,LUT,4734,FF,305,catapult_fpga_area
Throughput,0.4655356942510531,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.4655356942510531,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.4655356942510531,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.519030782677659,catapult,CLB,190,FF,265,catapult_fpga_area
Throughput,0.519030782677659,catapult,LUT,977,FF,265,catapult_fpga_area
Throughput,0.519030782677659,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.519030782677659,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.519030782677659,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5033781709049431,catapult,CLB,240,FF,266,catapult_fpga_area
Throughput,0.5033781709049431,catapult,LUT,1210,FF,266,catapult_fpga_area
Throughput,0.5033781709049431,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5033781709049431,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5033781709049431,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5058117773214231,catapult,CLB,422,FF,276,catapult_fpga_area
Throughput,0.5058117773214231,catapult,LUT,1769,FF,276,catapult_fpga_area
Throughput,0.5058117773214231,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5058117773214231,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5058117773214231,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5025643345168723,catapult,CLB,305,FF,267,catapult_fpga_area
Throughput,0.5025643345168723,catapult,LUT,1665,FF,267,catapult_fpga_area
Throughput,0.5025643345168723,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5025643345168723,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5025643345168723,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5122244936532824,catapult,CLB,384,FF,280,catapult_fpga_area
Throughput,0.5122244936532824,catapult,LUT,2084,FF,280,catapult_fpga_area
Throughput,0.5122244936532824,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5122244936532824,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5122244936532824,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4778785251904107,catapult,CLB,570,FF,287,catapult_fpga_area
Throughput,0.4778785251904107,catapult,LUT,2952,FF,287,catapult_fpga_area
Throughput,0.4778785251904107,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4778785251904107,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4778785251904107,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4730644214398473,catapult,CLB,492,FF,287,catapult_fpga_area
Throughput,0.4730644214398473,catapult,LUT,2800,FF,287,catapult_fpga_area
Throughput,0.4730644214398473,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4730644214398473,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4730644214398473,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4642100977765729,catapult,CLB,598,FF,286,catapult_fpga_area
Throughput,0.4642100977765729,catapult,LUT,3206,FF,286,catapult_fpga_area
Throughput,0.4642100977765729,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.4642100977765729,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.4642100977765729,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5035434351531729,catapult,CLB,921,FF,304,catapult_fpga_area
Throughput,0.5035434351531729,catapult,LUT,5067,FF,304,catapult_fpga_area
Throughput,0.5035434351531729,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.5035434351531729,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.5035434351531729,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.5414352256674949,catapult,CLB,279,FF,272,catapult_fpga_area
Throughput,0.5414352256674949,catapult,LUT,1470,FF,272,catapult_fpga_area
Throughput,0.5414352256674949,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5414352256674949,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5414352256674949,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5163446311259773,catapult,CLB,351,FF,277,catapult_fpga_area
Throughput,0.5163446311259773,catapult,LUT,1826,FF,277,catapult_fpga_area
Throughput,0.5163446311259773,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5163446311259773,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5163446311259773,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5401399610667116,catapult,CLB,540,FF,283,catapult_fpga_area
Throughput,0.5401399610667116,catapult,LUT,2588,FF,283,catapult_fpga_area
Throughput,0.5401399610667116,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5401399610667116,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5401399610667116,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4842429756924554,catapult,CLB,520,FF,287,catapult_fpga_area
Throughput,0.4842429756924554,catapult,LUT,2911,FF,287,catapult_fpga_area
Throughput,0.4842429756924554,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4842429756924554,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4842429756924554,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.47581163949464994,catapult,CLB,639,FF,288,catapult_fpga_area
Throughput,0.47581163949464994,catapult,LUT,3371,FF,288,catapult_fpga_area
Throughput,0.47581163949464994,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.47581163949464994,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.47581163949464994,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5051086690790656,catapult,CLB,898,FF,305,catapult_fpga_area
Throughput,0.5051086690790656,catapult,LUT,4860,FF,305,catapult_fpga_area
Throughput,0.5051086690790656,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5051086690790656,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5051086690790656,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.4502772356940168,catapult,CLB,414,FF,278,catapult_fpga_area
Throughput,0.4502772356940168,catapult,LUT,2232,FF,278,catapult_fpga_area
Throughput,0.4502772356940168,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4502772356940168,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4502772356940168,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.46939387638136754,catapult,CLB,614,FF,289,catapult_fpga_area
Throughput,0.46939387638136754,catapult,LUT,3353,FF,289,catapult_fpga_area
Throughput,0.46939387638136754,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.46939387638136754,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.46939387638136754,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5033784242946535,catapult,CLB,776,FF,286,catapult_fpga_area
Throughput,0.5033784242946535,catapult,LUT,4164,FF,286,catapult_fpga_area
Throughput,0.5033784242946535,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5033784242946535,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5033784242946535,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5552036181509388,catapult,CLB,134,FF,265,catapult_fpga_area
Throughput,0.5552036181509388,catapult,LUT,652,FF,265,catapult_fpga_area
Throughput,0.5552036181509388,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5552036181509388,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5552036181509388,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5277927758891593,catapult,CLB,189,FF,267,catapult_fpga_area
Throughput,0.5277927758891593,catapult,LUT,906,FF,267,catapult_fpga_area
Throughput,0.5277927758891593,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5277927758891593,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5277927758891593,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5264415813041643,catapult,CLB,317,FF,275,catapult_fpga_area
Throughput,0.5264415813041643,catapult,LUT,1470,FF,275,catapult_fpga_area
Throughput,0.5264415813041643,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5264415813041643,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5264415813041643,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5104027741411581,catapult,CLB,176,FF,266,catapult_fpga_area
Throughput,0.5104027741411581,catapult,LUT,933,FF,266,catapult_fpga_area
Throughput,0.5104027741411581,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5104027741411581,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5104027741411581,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.509559852390702,catapult,CLB,292,FF,269,catapult_fpga_area
Throughput,0.509559852390702,catapult,LUT,1330,FF,269,catapult_fpga_area
Throughput,0.509559852390702,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.509559852390702,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.509559852390702,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5192377589698323,catapult,CLB,447,FF,278,catapult_fpga_area
Throughput,0.5192377589698323,catapult,LUT,2026,FF,278,catapult_fpga_area
Throughput,0.5192377589698323,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5192377589698323,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5192377589698323,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5195868660910337,catapult,CLB,257,FF,270,catapult_fpga_area
Throughput,0.5195868660910337,catapult,LUT,1288,FF,270,catapult_fpga_area
Throughput,0.5195868660910337,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5195868660910337,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5195868660910337,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5526461804411885,catapult,CLB,192,FF,267,catapult_fpga_area
Throughput,0.5526461804411885,catapult,LUT,981,FF,267,catapult_fpga_area
Throughput,0.5526461804411885,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5526461804411885,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5526461804411885,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5104514943467497,catapult,CLB,296,FF,270,catapult_fpga_area
Throughput,0.5104514943467497,catapult,LUT,1379,FF,270,catapult_fpga_area
Throughput,0.5104514943467497,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5104514943467497,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5104514943467497,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5285035158696394,catapult,CLB,469,FF,277,catapult_fpga_area
Throughput,0.5285035158696394,catapult,LUT,2034,FF,277,catapult_fpga_area
Throughput,0.5285035158696394,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5285035158696394,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5285035158696394,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5386633714832688,catapult,CLB,320,FF,270,catapult_fpga_area
Throughput,0.5386633714832688,catapult,LUT,1672,FF,270,catapult_fpga_area
Throughput,0.5386633714832688,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5386633714832688,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5386633714832688,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5198629225445834,catapult,CLB,510,FF,274,catapult_fpga_area
Throughput,0.5198629225445834,catapult,LUT,2568,FF,274,catapult_fpga_area
Throughput,0.5198629225445834,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5198629225445834,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5198629225445834,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4859766575691836,catapult,CLB,463,FF,268,catapult_fpga_area
Throughput,0.4859766575691836,catapult,LUT,2544,FF,268,catapult_fpga_area
Throughput,0.4859766575691836,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4859766575691836,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.4859766575691836,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4705742841506346,catapult,CLB,276,FF,269,catapult_fpga_area
Throughput,0.4705742841506346,catapult,LUT,1468,FF,269,catapult_fpga_area
Throughput,0.4705742841506346,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4705742841506346,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4705742841506346,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5338603602810027,catapult,CLB,467,FF,274,catapult_fpga_area
Throughput,0.5338603602810027,catapult,LUT,2241,FF,274,catapult_fpga_area
Throughput,0.5338603602810027,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5338603602810027,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5338603602810027,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4859424148519553,catapult,CLB,489,FF,276,catapult_fpga_area
Throughput,0.4859424148519553,catapult,LUT,2746,FF,276,catapult_fpga_area
Throughput,0.4859424148519553,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4859424148519553,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4859424148519553,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5114793876364179,catapult,CLB,443,FF,271,catapult_fpga_area
Throughput,0.5114793876364179,catapult,LUT,2289,FF,271,catapult_fpga_area
Throughput,0.5114793876364179,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5114793876364179,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5114793876364179,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5093683018068312,catapult,CLB,131,FF,359,catapult_fpga_area
Throughput,0.5093683018068312,catapult,LUT,614,FF,359,catapult_fpga_area
Throughput,0.5093683018068312,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.5093683018068312,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.5093683018068312,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.4794190208537686,catapult,CLB,155,FF,361,catapult_fpga_area
Throughput,0.4794190208537686,catapult,LUT,680,FF,361,catapult_fpga_area
Throughput,0.4794190208537686,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.4794190208537686,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.4794190208537686,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.46273994801579427,catapult,CLB,251,FF,370,catapult_fpga_area
Throughput,0.46273994801579427,catapult,LUT,1030,FF,370,catapult_fpga_area
Throughput,0.46273994801579427,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.46273994801579427,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.46273994801579427,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5435234560265065,catapult,CLB,148,FF,263,catapult_fpga_area
Throughput,0.5435234560265065,catapult,LUT,719,FF,263,catapult_fpga_area
Throughput,0.5435234560265065,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5435234560265065,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5435234560265065,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5327088564978228,catapult,CLB,186,FF,265,catapult_fpga_area
Throughput,0.5327088564978228,catapult,LUT,886,FF,265,catapult_fpga_area
Throughput,0.5327088564978228,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5327088564978228,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5327088564978228,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5387768472502985,catapult,CLB,335,FF,272,catapult_fpga_area
Throughput,0.5387768472502985,catapult,LUT,1306,FF,272,catapult_fpga_area
Throughput,0.5387768472502985,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5387768472502985,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5387768472502985,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5341497991062606,catapult,CLB,182,FF,264,catapult_fpga_area
Throughput,0.5341497991062606,catapult,LUT,911,FF,264,catapult_fpga_area
Throughput,0.5341497991062606,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5341497991062606,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5341497991062606,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5130359879354457,catapult,CLB,252,FF,268,catapult_fpga_area
Throughput,0.5130359879354457,catapult,LUT,1227,FF,268,catapult_fpga_area
Throughput,0.5130359879354457,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5130359879354457,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5130359879354457,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5240241491288884,catapult,CLB,404,FF,277,catapult_fpga_area
Throughput,0.5240241491288884,catapult,LUT,1859,FF,277,catapult_fpga_area
Throughput,0.5240241491288884,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5240241491288884,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5240241491288884,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5248823082644294,catapult,CLB,256,FF,265,catapult_fpga_area
Throughput,0.5248823082644294,catapult,LUT,1246,FF,265,catapult_fpga_area
Throughput,0.5248823082644294,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5248823082644294,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5248823082644294,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5331649953721279,catapult,CLB,321,FF,267,catapult_fpga_area
Throughput,0.5331649953721279,catapult,LUT,1666,FF,267,catapult_fpga_area
Throughput,0.5331649953721279,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5331649953721279,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5331649953721279,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5042426980614894,catapult,CLB,602,FF,278,catapult_fpga_area
Throughput,0.5042426980614894,catapult,LUT,2740,FF,278,catapult_fpga_area
Throughput,0.5042426980614894,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5042426980614894,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5042426980614894,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5460276759587837,catapult,CLB,147,FF,263,catapult_fpga_area
Throughput,0.5460276759587837,catapult,LUT,734,FF,263,catapult_fpga_area
Throughput,0.5460276759587837,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5460276759587837,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5460276759587837,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5057974503762122,catapult,CLB,211,FF,265,catapult_fpga_area
Throughput,0.5057974503762122,catapult,LUT,918,FF,265,catapult_fpga_area
Throughput,0.5057974503762122,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5057974503762122,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5057974503762122,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.516101062910139,catapult,CLB,331,FF,275,catapult_fpga_area
Throughput,0.516101062910139,catapult,LUT,1282,FF,275,catapult_fpga_area
Throughput,0.516101062910139,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.516101062910139,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.516101062910139,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5287390841816071,catapult,CLB,205,FF,264,catapult_fpga_area
Throughput,0.5287390841816071,catapult,LUT,1024,FF,264,catapult_fpga_area
Throughput,0.5287390841816071,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5287390841816071,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5287390841816071,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4934940215666757,catapult,CLB,257,FF,267,catapult_fpga_area
Throughput,0.4934940215666757,catapult,LUT,1315,FF,267,catapult_fpga_area
Throughput,0.4934940215666757,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4934940215666757,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4934940215666757,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5145507226093073,catapult,CLB,485,FF,281,catapult_fpga_area
Throughput,0.5145507226093073,catapult,LUT,1945,FF,281,catapult_fpga_area
Throughput,0.5145507226093073,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5145507226093073,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5145507226093073,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5011978628923126,catapult,CLB,310,FF,265,catapult_fpga_area
Throughput,0.5011978628923126,catapult,LUT,1613,FF,265,catapult_fpga_area
Throughput,0.5011978628923126,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5011978628923126,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5011978628923126,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5053026459667753,catapult,CLB,436,FF,267,catapult_fpga_area
Throughput,0.5053026459667753,catapult,LUT,2042,FF,267,catapult_fpga_area
Throughput,0.5053026459667753,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5053026459667753,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5053026459667753,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5273349336190786,catapult,CLB,605,FF,281,catapult_fpga_area
Throughput,0.5273349336190786,catapult,LUT,2958,FF,281,catapult_fpga_area
Throughput,0.5273349336190786,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5273349336190786,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5273349336190786,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4945143522900465,catapult,CLB,201,FF,264,catapult_fpga_area
Throughput,0.4945143522900465,catapult,LUT,1063,FF,264,catapult_fpga_area
Throughput,0.4945143522900465,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.4945143522900465,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.4945143522900465,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5174815621319412,catapult,CLB,272,FF,266,catapult_fpga_area
Throughput,0.5174815621319412,catapult,LUT,1331,FF,266,catapult_fpga_area
Throughput,0.5174815621319412,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5174815621319412,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5174815621319412,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5364614040160574,catapult,CLB,462,FF,275,catapult_fpga_area
Throughput,0.5364614040160574,catapult,LUT,1980,FF,275,catapult_fpga_area
Throughput,0.5364614040160574,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5364614040160574,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5364614040160574,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4992820324373551,catapult,CLB,268,FF,265,catapult_fpga_area
Throughput,0.4992820324373551,catapult,LUT,1464,FF,265,catapult_fpga_area
Throughput,0.4992820324373551,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4992820324373551,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4992820324373551,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5213568625161099,catapult,CLB,367,FF,269,catapult_fpga_area
Throughput,0.5213568625161099,catapult,LUT,2063,FF,269,catapult_fpga_area
Throughput,0.5213568625161099,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5213568625161099,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5213568625161099,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5073149746190317,catapult,CLB,646,FF,278,catapult_fpga_area
Throughput,0.5073149746190317,catapult,LUT,3056,FF,278,catapult_fpga_area
Throughput,0.5073149746190317,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5073149746190317,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5073149746190317,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4860994987341969,catapult,CLB,312,FF,265,catapult_fpga_area
Throughput,0.4860994987341969,catapult,LUT,1653,FF,265,catapult_fpga_area
Throughput,0.4860994987341969,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4860994987341969,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4860994987341969,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4847154671736144,catapult,CLB,457,FF,267,catapult_fpga_area
Throughput,0.4847154671736144,catapult,LUT,2243,FF,267,catapult_fpga_area
Throughput,0.4847154671736144,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4847154671736144,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4847154671736144,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.476788050547162,catapult,CLB,639,FF,279,catapult_fpga_area
Throughput,0.476788050547162,catapult,LUT,3073,FF,279,catapult_fpga_area
Throughput,0.476788050547162,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.476788050547162,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.476788050547162,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5189806804251905,catapult,CLB,155,FF,519,catapult_fpga_area
Throughput,0.5189806804251905,catapult,LUT,750,FF,519,catapult_fpga_area
Throughput,0.5189806804251905,catapult,FF,519,FF,519,catapult_fpga_area
Throughput,0.5189806804251905,catapult,DSP,1,FF,519,catapult_fpga_area
Throughput,0.5189806804251905,catapult,BRAM,0,FF,519,catapult_fpga_area
Throughput,0.46195180179680767,catapult,CLB,223,FF,521,catapult_fpga_area
Throughput,0.46195180179680767,catapult,LUT,1079,FF,521,catapult_fpga_area
Throughput,0.46195180179680767,catapult,FF,521,FF,521,catapult_fpga_area
Throughput,0.46195180179680767,catapult,DSP,1,FF,521,catapult_fpga_area
Throughput,0.46195180179680767,catapult,BRAM,0,FF,521,catapult_fpga_area
Throughput,0.5230442851135321,catapult,CLB,320,FF,380,catapult_fpga_area
Throughput,0.5230442851135321,catapult,LUT,1208,FF,380,catapult_fpga_area
Throughput,0.5230442851135321,catapult,FF,380,FF,380,catapult_fpga_area
Throughput,0.5230442851135321,catapult,DSP,1,FF,380,catapult_fpga_area
Throughput,0.5230442851135321,catapult,BRAM,0,FF,380,catapult_fpga_area
Throughput,0.5356335580851743,catapult,CLB,239,FF,567,catapult_fpga_area
Throughput,0.5356335580851743,catapult,LUT,1059,FF,567,catapult_fpga_area
Throughput,0.5356335580851743,catapult,FF,567,FF,567,catapult_fpga_area
Throughput,0.5356335580851743,catapult,DSP,1,FF,567,catapult_fpga_area
Throughput,0.5356335580851743,catapult,BRAM,0,FF,567,catapult_fpga_area
Throughput,0.5247867266742796,catapult,CLB,340,FF,571,catapult_fpga_area
Throughput,0.5247867266742796,catapult,LUT,1502,FF,571,catapult_fpga_area
Throughput,0.5247867266742796,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5247867266742796,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5247867266742796,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.56770604181155,catapult,CLB,391,FF,276,catapult_fpga_area
Throughput,0.56770604181155,catapult,LUT,1765,FF,276,catapult_fpga_area
Throughput,0.56770604181155,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.56770604181155,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.56770604181155,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5079901775019278,catapult,CLB,415,FF,880,catapult_fpga_area
Throughput,0.5079901775019278,catapult,LUT,1752,FF,880,catapult_fpga_area
Throughput,0.5079901775019278,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.5079901775019278,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.5079901775019278,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.5095640068444638,catapult,CLB,473,FF,880,catapult_fpga_area
Throughput,0.5095640068444638,catapult,LUT,2358,FF,880,catapult_fpga_area
Throughput,0.5095640068444638,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.5095640068444638,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.5095640068444638,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.49231666004500757,catapult,CLB,549,FF,286,catapult_fpga_area
Throughput,0.49231666004500757,catapult,LUT,2582,FF,286,catapult_fpga_area
Throughput,0.49231666004500757,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49231666004500757,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49231666004500757,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5092785458264114,catapult,CLB,686,FF,1499,catapult_fpga_area
Throughput,0.5092785458264114,catapult,LUT,2868,FF,1499,catapult_fpga_area
Throughput,0.5092785458264114,catapult,FF,1499,FF,1499,catapult_fpga_area
Throughput,0.5092785458264114,catapult,DSP,1,FF,1499,catapult_fpga_area
Throughput,0.5092785458264114,catapult,BRAM,0,FF,1499,catapult_fpga_area
Throughput,0.5103116115793788,catapult,CLB,778,FF,1501,catapult_fpga_area
Throughput,0.5103116115793788,catapult,LUT,3972,FF,1501,catapult_fpga_area
Throughput,0.5103116115793788,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.5103116115793788,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.5103116115793788,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.4860111413194036,catapult,CLB,913,FF,284,catapult_fpga_area
Throughput,0.4860111413194036,catapult,LUT,4157,FF,284,catapult_fpga_area
Throughput,0.4860111413194036,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4860111413194036,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4860111413194036,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.48135171262532594,catapult,CLB,265,FF,572,catapult_fpga_area
Throughput,0.48135171262532594,catapult,LUT,1155,FF,572,catapult_fpga_area
Throughput,0.48135171262532594,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.48135171262532594,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.48135171262532594,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.50051102175321,catapult,CLB,303,FF,571,catapult_fpga_area
Throughput,0.50051102175321,catapult,LUT,1493,FF,571,catapult_fpga_area
Throughput,0.50051102175321,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.50051102175321,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.50051102175321,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.5292604273566247,catapult,CLB,397,FF,276,catapult_fpga_area
Throughput,0.5292604273566247,catapult,LUT,1742,FF,276,catapult_fpga_area
Throughput,0.5292604273566247,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5292604273566247,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5292604273566247,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.506270924810161,catapult,CLB,391,FF,876,catapult_fpga_area
Throughput,0.506270924810161,catapult,LUT,1775,FF,876,catapult_fpga_area
Throughput,0.506270924810161,catapult,FF,876,FF,876,catapult_fpga_area
Throughput,0.506270924810161,catapult,DSP,1,FF,876,catapult_fpga_area
Throughput,0.506270924810161,catapult,BRAM,0,FF,876,catapult_fpga_area
Throughput,0.4926795213322842,catapult,CLB,524,FF,885,catapult_fpga_area
Throughput,0.4926795213322842,catapult,LUT,2604,FF,885,catapult_fpga_area
Throughput,0.4926795213322842,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.4926795213322842,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.4926795213322842,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.5006398176870039,catapult,CLB,553,FF,283,catapult_fpga_area
Throughput,0.5006398176870039,catapult,LUT,2690,FF,283,catapult_fpga_area
Throughput,0.5006398176870039,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5006398176870039,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5006398176870039,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4732475524819705,catapult,CLB,742,FF,1497,catapult_fpga_area
Throughput,0.4732475524819705,catapult,LUT,3186,FF,1497,catapult_fpga_area
Throughput,0.4732475524819705,catapult,FF,1497,FF,1497,catapult_fpga_area
Throughput,0.4732475524819705,catapult,DSP,1,FF,1497,catapult_fpga_area
Throughput,0.4732475524819705,catapult,BRAM,0,FF,1497,catapult_fpga_area
Throughput,0.5088973060503309,catapult,CLB,966,FF,1505,catapult_fpga_area
Throughput,0.5088973060503309,catapult,LUT,5310,FF,1505,catapult_fpga_area
Throughput,0.5088973060503309,catapult,FF,1505,FF,1505,catapult_fpga_area
Throughput,0.5088973060503309,catapult,DSP,1,FF,1505,catapult_fpga_area
Throughput,0.5088973060503309,catapult,BRAM,0,FF,1505,catapult_fpga_area
Throughput,0.484068811349671,catapult,CLB,886,FF,296,catapult_fpga_area
Throughput,0.484068811349671,catapult,LUT,4691,FF,296,catapult_fpga_area
Throughput,0.484068811349671,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.484068811349671,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.484068811349671,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.4824380489240426,catapult,CLB,449,FF,879,catapult_fpga_area
Throughput,0.4824380489240426,catapult,LUT,1844,FF,879,catapult_fpga_area
Throughput,0.4824380489240426,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.4824380489240426,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.4824380489240426,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.4790864396499603,catapult,CLB,523,FF,880,catapult_fpga_area
Throughput,0.4790864396499603,catapult,LUT,2579,FF,880,catapult_fpga_area
Throughput,0.4790864396499603,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.4790864396499603,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.4790864396499603,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.4728342536264023,catapult,CLB,523,FF,285,catapult_fpga_area
Throughput,0.4728342536264023,catapult,LUT,2627,FF,285,catapult_fpga_area
Throughput,0.4728342536264023,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4728342536264023,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4728342536264023,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.46614700598439524,catapult,CLB,723,FF,1501,catapult_fpga_area
Throughput,0.46614700598439524,catapult,LUT,3226,FF,1501,catapult_fpga_area
Throughput,0.46614700598439524,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.46614700598439524,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.46614700598439524,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.5052541377787614,catapult,CLB,949,FF,1511,catapult_fpga_area
Throughput,0.5052541377787614,catapult,LUT,4980,FF,1511,catapult_fpga_area
Throughput,0.5052541377787614,catapult,FF,1511,FF,1511,catapult_fpga_area
Throughput,0.5052541377787614,catapult,DSP,1,FF,1511,catapult_fpga_area
Throughput,0.5052541377787614,catapult,BRAM,0,FF,1511,catapult_fpga_area
Throughput,0.505971731359369,catapult,CLB,894,FF,300,catapult_fpga_area
Throughput,0.505971731359369,catapult,LUT,4781,FF,300,catapult_fpga_area
Throughput,0.505971731359369,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.505971731359369,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.505971731359369,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.4804862520871122,catapult,CLB,739,FF,1498,catapult_fpga_area
Throughput,0.4804862520871122,catapult,LUT,3085,FF,1498,catapult_fpga_area
Throughput,0.4804862520871122,catapult,FF,1498,FF,1498,catapult_fpga_area
Throughput,0.4804862520871122,catapult,DSP,1,FF,1498,catapult_fpga_area
Throughput,0.4804862520871122,catapult,BRAM,0,FF,1498,catapult_fpga_area
Throughput,0.4885574949116737,catapult,CLB,821,FF,1507,catapult_fpga_area
Throughput,0.4885574949116737,catapult,LUT,4431,FF,1507,catapult_fpga_area
Throughput,0.4885574949116737,catapult,FF,1507,FF,1507,catapult_fpga_area
Throughput,0.4885574949116737,catapult,DSP,1,FF,1507,catapult_fpga_area
Throughput,0.4885574949116737,catapult,BRAM,0,FF,1507,catapult_fpga_area
Throughput,0.5097611616029541,catapult,CLB,825,FF,297,catapult_fpga_area
Throughput,0.5097611616029541,catapult,LUT,4424,FF,297,catapult_fpga_area
Throughput,0.5097611616029541,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.5097611616029541,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.5097611616029541,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5445184687051623,catapult,CLB,168,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,LUT,841,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5031180742652589,catapult,CLB,243,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,LUT,1014,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5565136866193519,catapult,CLB,349,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,LUT,1534,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5203176226895947,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,LUT,1127,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5192482738889255,catapult,CLB,260,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,LUT,1316,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5051418387769102,catapult,CLB,451,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,LUT,2033,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4850956778460199,catapult,CLB,377,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,LUT,1963,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.46731111985502133,catapult,CLB,409,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,LUT,1935,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5288098235943309,catapult,CLB,598,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,LUT,3125,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.49443757725587145,catapult,CLB,485,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,LUT,2583,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4887000334759523,catapult,CLB,661,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,LUT,3110,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5156842795194442,catapult,CLB,281,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,LUT,1410,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5063214229657271,catapult,CLB,279,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,LUT,1460,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4980421961270247,catapult,CLB,420,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,LUT,2022,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,CLB,354,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,LUT,1916,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5210121599028,catapult,CLB,538,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,LUT,2440,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4924584906738211,catapult,CLB,671,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,LUT,3122,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4983209077014998,catapult,CLB,553,FF,300,catapult_fpga_area
Throughput,0.4983209077014998,catapult,LUT,2857,FF,300,catapult_fpga_area
Throughput,0.4983209077014998,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.4983209077014998,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.4983209077014998,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.47919732531220904,catapult,CLB,660,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,LUT,3706,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.48685539129054656,catapult,CLB,907,FF,312,catapult_fpga_area
Throughput,0.48685539129054656,catapult,LUT,4840,FF,312,catapult_fpga_area
Throughput,0.48685539129054656,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.48685539129054656,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.48685539129054656,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.45426484276303863,catapult,CLB,356,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,LUT,1917,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,CLB,467,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,LUT,2291,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4951713367100718,catapult,CLB,691,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,LUT,3365,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5450425923533795,catapult,CLB,145,FF,264,catapult_fpga_area
Throughput,0.5450425923533795,catapult,LUT,703,FF,264,catapult_fpga_area
Throughput,0.5450425923533795,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5450425923533795,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5450425923533795,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.49201436091516637,catapult,CLB,213,FF,266,catapult_fpga_area
Throughput,0.49201436091516637,catapult,LUT,1019,FF,266,catapult_fpga_area
Throughput,0.49201436091516637,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49201436091516637,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49201436091516637,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5410865992869561,catapult,CLB,350,FF,273,catapult_fpga_area
Throughput,0.5410865992869561,catapult,LUT,1575,FF,273,catapult_fpga_area
Throughput,0.5410865992869561,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5410865992869561,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5410865992869561,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5294363990700979,catapult,CLB,213,FF,265,catapult_fpga_area
Throughput,0.5294363990700979,catapult,LUT,1074,FF,265,catapult_fpga_area
Throughput,0.5294363990700979,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5294363990700979,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5294363990700979,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5160424702953054,catapult,CLB,327,FF,267,catapult_fpga_area
Throughput,0.5160424702953054,catapult,LUT,1516,FF,267,catapult_fpga_area
Throughput,0.5160424702953054,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5160424702953054,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5160424702953054,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5288537306928724,catapult,CLB,517,FF,274,catapult_fpga_area
Throughput,0.5288537306928724,catapult,LUT,2311,FF,274,catapult_fpga_area
Throughput,0.5288537306928724,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5288537306928724,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5288537306928724,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5045785457238987,catapult,CLB,299,FF,266,catapult_fpga_area
Throughput,0.5045785457238987,catapult,LUT,1606,FF,266,catapult_fpga_area
Throughput,0.5045785457238987,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5045785457238987,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5045785457238987,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4968289889778489,catapult,CLB,469,FF,267,catapult_fpga_area
Throughput,0.4968289889778489,catapult,LUT,2507,FF,267,catapult_fpga_area
Throughput,0.4968289889778489,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4968289889778489,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4968289889778489,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.532163142061483,catapult,CLB,229,FF,265,catapult_fpga_area
Throughput,0.532163142061483,catapult,LUT,1138,FF,265,catapult_fpga_area
Throughput,0.532163142061483,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.532163142061483,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.532163142061483,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5014293242888854,catapult,CLB,315,FF,267,catapult_fpga_area
Throughput,0.5014293242888854,catapult,LUT,1687,FF,267,catapult_fpga_area
Throughput,0.5014293242888854,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5014293242888854,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5014293242888854,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5076701342229067,catapult,CLB,509,FF,278,catapult_fpga_area
Throughput,0.5076701342229067,catapult,LUT,2510,FF,278,catapult_fpga_area
Throughput,0.5076701342229067,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5076701342229067,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5076701342229067,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5253842003310971,catapult,CLB,364,FF,266,catapult_fpga_area
Throughput,0.5253842003310971,catapult,LUT,1983,FF,266,catapult_fpga_area
Throughput,0.5253842003310971,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5253842003310971,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5253842003310971,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5224013536463876,catapult,CLB,503,FF,269,catapult_fpga_area
Throughput,0.5224013536463876,catapult,LUT,2517,FF,269,catapult_fpga_area
Throughput,0.5224013536463876,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5224013536463876,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5224013536463876,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49567277665976034,catapult,CLB,617,FF,280,catapult_fpga_area
Throughput,0.49567277665976034,catapult,LUT,3353,FF,280,catapult_fpga_area
Throughput,0.49567277665976034,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.49567277665976034,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.49567277665976034,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5130920569244851,catapult,CLB,361,FF,266,catapult_fpga_area
Throughput,0.5130920569244851,catapult,LUT,1893,FF,266,catapult_fpga_area
Throughput,0.5130920569244851,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5130920569244851,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5130920569244851,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4903965640855134,catapult,CLB,519,FF,272,catapult_fpga_area
Throughput,0.4903965640855134,catapult,LUT,2780,FF,272,catapult_fpga_area
Throughput,0.4903965640855134,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4903965640855134,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4903965640855134,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4831776856948482,catapult,CLB,546,FF,270,catapult_fpga_area
Throughput,0.4831776856948482,catapult,LUT,3186,FF,270,catapult_fpga_area
Throughput,0.4831776856948482,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4831776856948482,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4831776856948482,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.48392029639150314,catapult,CLB,638,FF,272,catapult_fpga_area
Throughput,0.48392029639150314,catapult,LUT,3675,FF,272,catapult_fpga_area
Throughput,0.48392029639150314,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.48392029639150314,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.48392029639150314,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5293884716131313,catapult,CLB,136,FF,263,catapult_fpga_area
Throughput,0.5293884716131313,catapult,LUT,602,FF,263,catapult_fpga_area
Throughput,0.5293884716131313,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5293884716131313,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5293884716131313,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.511572276465936,catapult,CLB,161,FF,265,catapult_fpga_area
Throughput,0.511572276465936,catapult,LUT,709,FF,265,catapult_fpga_area
Throughput,0.511572276465936,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.511572276465936,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.511572276465936,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47176709801905,catapult,CLB,234,FF,274,catapult_fpga_area
Throughput,0.47176709801905,catapult,LUT,955,FF,274,catapult_fpga_area
Throughput,0.47176709801905,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.47176709801905,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.47176709801905,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5521241042476563,catapult,CLB,134,FF,264,catapult_fpga_area
Throughput,0.5521241042476563,catapult,LUT,715,FF,264,catapult_fpga_area
Throughput,0.5521241042476563,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5521241042476563,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5521241042476563,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.49303635452863753,catapult,CLB,212,FF,266,catapult_fpga_area
Throughput,0.49303635452863753,catapult,LUT,916,FF,266,catapult_fpga_area
Throughput,0.49303635452863753,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49303635452863753,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49303635452863753,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5494870812839755,catapult,CLB,309,FF,273,catapult_fpga_area
Throughput,0.5494870812839755,catapult,LUT,1222,FF,273,catapult_fpga_area
Throughput,0.5494870812839755,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5494870812839755,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5494870812839755,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5425915365486946,catapult,CLB,197,FF,265,catapult_fpga_area
Throughput,0.5425915365486946,catapult,LUT,964,FF,265,catapult_fpga_area
Throughput,0.5425915365486946,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5425915365486946,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5425915365486946,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5581715194098564,catapult,CLB,272,FF,269,catapult_fpga_area
Throughput,0.5581715194098564,catapult,LUT,1356,FF,269,catapult_fpga_area
Throughput,0.5581715194098564,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5581715194098564,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5581715194098564,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5135930093828307,catapult,CLB,376,FF,276,catapult_fpga_area
Throughput,0.5135930093828307,catapult,LUT,1825,FF,276,catapult_fpga_area
Throughput,0.5135930093828307,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5135930093828307,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5135930093828307,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5070654499800217,catapult,CLB,257,FF,266,catapult_fpga_area
Throughput,0.5070654499800217,catapult,LUT,1238,FF,266,catapult_fpga_area
Throughput,0.5070654499800217,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5070654499800217,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5070654499800217,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5243021931036436,catapult,CLB,142,FF,264,catapult_fpga_area
Throughput,0.5243021931036436,catapult,LUT,727,FF,264,catapult_fpga_area
Throughput,0.5243021931036436,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5243021931036436,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5243021931036436,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.44982919985281583,catapult,CLB,214,FF,266,catapult_fpga_area
Throughput,0.44982919985281583,catapult,LUT,1067,FF,266,catapult_fpga_area
Throughput,0.44982919985281583,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.44982919985281583,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.44982919985281583,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4694258264945814,catapult,CLB,286,FF,273,catapult_fpga_area
Throughput,0.4694258264945814,catapult,LUT,1363,FF,273,catapult_fpga_area
Throughput,0.4694258264945814,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4694258264945814,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4694258264945814,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5325091511697628,catapult,CLB,225,FF,265,catapult_fpga_area
Throughput,0.5325091511697628,catapult,LUT,1164,FF,265,catapult_fpga_area
Throughput,0.5325091511697628,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5325091511697628,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5325091511697628,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5066505484238861,catapult,CLB,312,FF,269,catapult_fpga_area
Throughput,0.5066505484238861,catapult,LUT,1443,FF,269,catapult_fpga_area
Throughput,0.5066505484238861,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5066505484238861,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5066505484238861,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4535832395549985,catapult,CLB,429,FF,280,catapult_fpga_area
Throughput,0.4535832395549985,catapult,LUT,2063,FF,280,catapult_fpga_area
Throughput,0.4535832395549985,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4535832395549985,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4535832395549985,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4705621052572139,catapult,CLB,268,FF,266,catapult_fpga_area
Throughput,0.4705621052572139,catapult,LUT,1423,FF,266,catapult_fpga_area
Throughput,0.4705621052572139,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4705621052572139,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4705621052572139,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5259869092378029,catapult,CLB,265,FF,265,catapult_fpga_area
Throughput,0.5259869092378029,catapult,LUT,1306,FF,265,catapult_fpga_area
Throughput,0.5259869092378029,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5259869092378029,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5259869092378029,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5188694664517163,catapult,CLB,321,FF,267,catapult_fpga_area
Throughput,0.5188694664517163,catapult,LUT,1548,FF,267,catapult_fpga_area
Throughput,0.5188694664517163,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5188694664517163,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5188694664517163,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4821347383382455,catapult,CLB,451,FF,278,catapult_fpga_area
Throughput,0.4821347383382455,catapult,LUT,2047,FF,278,catapult_fpga_area
Throughput,0.4821347383382455,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4821347383382455,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4821347383382455,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5150489579787006,catapult,CLB,325,FF,266,catapult_fpga_area
Throughput,0.5150489579787006,catapult,LUT,1780,FF,266,catapult_fpga_area
Throughput,0.5150489579787006,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5150489579787006,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5150489579787006,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5033452324146276,catapult,CLB,359,FF,266,catapult_fpga_area
Throughput,0.5033452324146276,catapult,LUT,1895,FF,266,catapult_fpga_area
Throughput,0.5033452324146276,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5033452324146276,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5033452324146276,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5665735219796532,catapult,CLB,185,FF,415,catapult_fpga_area
Throughput,0.5665735219796532,catapult,LUT,893,FF,415,catapult_fpga_area
Throughput,0.5665735219796532,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5665735219796532,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5665735219796532,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.5267821302858636,catapult,CLB,234,FF,417,catapult_fpga_area
Throughput,0.5267821302858636,catapult,LUT,1128,FF,417,catapult_fpga_area
Throughput,0.5267821302858636,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5267821302858636,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5267821302858636,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5075217257362744,catapult,CLB,322,FF,274,catapult_fpga_area
Throughput,0.5075217257362744,catapult,LUT,1321,FF,274,catapult_fpga_area
Throughput,0.5075217257362744,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5075217257362744,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5075217257362744,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5432553490279803,catapult,CLB,284,FF,568,catapult_fpga_area
Throughput,0.5432553490279803,catapult,LUT,1264,FF,568,catapult_fpga_area
Throughput,0.5432553490279803,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.5432553490279803,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.5432553490279803,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5219680701692117,catapult,CLB,359,FF,572,catapult_fpga_area
Throughput,0.5219680701692117,catapult,LUT,1692,FF,572,catapult_fpga_area
Throughput,0.5219680701692117,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5219680701692117,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5219680701692117,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5165454678817194,catapult,CLB,415,FF,276,catapult_fpga_area
Throughput,0.5165454678817194,catapult,LUT,1908,FF,276,catapult_fpga_area
Throughput,0.5165454678817194,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5165454678817194,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5165454678817194,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5066662072893053,catapult,CLB,455,FF,877,catapult_fpga_area
Throughput,0.5066662072893053,catapult,LUT,2078,FF,877,catapult_fpga_area
Throughput,0.5066662072893053,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.5066662072893053,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.5066662072893053,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.5053488650622514,catapult,CLB,528,FF,880,catapult_fpga_area
Throughput,0.5053488650622514,catapult,LUT,2927,FF,880,catapult_fpga_area
Throughput,0.5053488650622514,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.5053488650622514,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.5053488650622514,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.49828266878204275,catapult,CLB,643,FF,287,catapult_fpga_area
Throughput,0.49828266878204275,catapult,LUT,3180,FF,287,catapult_fpga_area
Throughput,0.49828266878204275,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.49828266878204275,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.49828266878204275,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4793110191686063,catapult,CLB,734,FF,1492,catapult_fpga_area
Throughput,0.4793110191686063,catapult,LUT,3072,FF,1492,catapult_fpga_area
Throughput,0.4793110191686063,catapult,FF,1492,FF,1492,catapult_fpga_area
Throughput,0.4793110191686063,catapult,DSP,1,FF,1492,catapult_fpga_area
Throughput,0.4793110191686063,catapult,BRAM,0,FF,1492,catapult_fpga_area
Throughput,0.5142987921692865,catapult,CLB,288,FF,574,catapult_fpga_area
Throughput,0.5142987921692865,catapult,LUT,1417,FF,574,catapult_fpga_area
Throughput,0.5142987921692865,catapult,FF,574,FF,574,catapult_fpga_area
Throughput,0.5142987921692865,catapult,DSP,1,FF,574,catapult_fpga_area
Throughput,0.5142987921692865,catapult,BRAM,0,FF,574,catapult_fpga_area
Throughput,0.5220225659914827,catapult,CLB,365,FF,575,catapult_fpga_area
Throughput,0.5220225659914827,catapult,LUT,1776,FF,575,catapult_fpga_area
Throughput,0.5220225659914827,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.5220225659914827,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.5220225659914827,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.5260693675067994,catapult,CLB,423,FF,280,catapult_fpga_area
Throughput,0.5260693675067994,catapult,LUT,1932,FF,280,catapult_fpga_area
Throughput,0.5260693675067994,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5260693675067994,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5260693675067994,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4980159046359305,catapult,CLB,482,FF,882,catapult_fpga_area
Throughput,0.4980159046359305,catapult,LUT,2396,FF,882,catapult_fpga_area
Throughput,0.4980159046359305,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.4980159046359305,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.4980159046359305,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5576377128154626,catapult,CLB,640,FF,888,catapult_fpga_area
Throughput,0.5576377128154626,catapult,LUT,3315,FF,888,catapult_fpga_area
Throughput,0.5576377128154626,catapult,FF,888,FF,888,catapult_fpga_area
Throughput,0.5576377128154626,catapult,DSP,1,FF,888,catapult_fpga_area
Throughput,0.5576377128154626,catapult,BRAM,0,FF,888,catapult_fpga_area
Throughput,0.5261429930380759,catapult,CLB,662,FF,286,catapult_fpga_area
Throughput,0.5261429930380759,catapult,LUT,3408,FF,286,catapult_fpga_area
Throughput,0.5261429930380759,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5261429930380759,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5261429930380759,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4759867085471505,catapult,CLB,713,FF,1508,catapult_fpga_area
Throughput,0.4759867085471505,catapult,LUT,3731,FF,1508,catapult_fpga_area
Throughput,0.4759867085471505,catapult,FF,1508,FF,1508,catapult_fpga_area
Throughput,0.4759867085471505,catapult,DSP,1,FF,1508,catapult_fpga_area
Throughput,0.4759867085471505,catapult,BRAM,0,FF,1508,catapult_fpga_area
Throughput,0.5097611616029541,catapult,CLB,454,FF,884,catapult_fpga_area
Throughput,0.5097611616029541,catapult,LUT,2338,FF,884,catapult_fpga_area
Throughput,0.5097611616029541,catapult,FF,884,FF,884,catapult_fpga_area
Throughput,0.5097611616029541,catapult,DSP,1,FF,884,catapult_fpga_area
Throughput,0.5097611616029541,catapult,BRAM,0,FF,884,catapult_fpga_area
Throughput,0.48331079493992923,catapult,CLB,535,FF,892,catapult_fpga_area
Throughput,0.48331079493992923,catapult,LUT,2941,FF,892,catapult_fpga_area
Throughput,0.48331079493992923,catapult,FF,892,FF,892,catapult_fpga_area
Throughput,0.48331079493992923,catapult,DSP,1,FF,892,catapult_fpga_area
Throughput,0.48331079493992923,catapult,BRAM,0,FF,892,catapult_fpga_area
Throughput,0.4602612719136145,catapult,CLB,636,FF,293,catapult_fpga_area
Throughput,0.4602612719136145,catapult,LUT,3288,FF,293,catapult_fpga_area
Throughput,0.4602612719136145,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.4602612719136145,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.4602612719136145,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4800680544473984,catapult,CLB,856,FF,1507,catapult_fpga_area
Throughput,0.4800680544473984,catapult,LUT,3683,FF,1507,catapult_fpga_area
Throughput,0.4800680544473984,catapult,FF,1507,FF,1507,catapult_fpga_area
Throughput,0.4800680544473984,catapult,DSP,1,FF,1507,catapult_fpga_area
Throughput,0.4800680544473984,catapult,BRAM,0,FF,1507,catapult_fpga_area
Throughput,0.4565261555247654,catapult,CLB,881,FF,1516,catapult_fpga_area
Throughput,0.4565261555247654,catapult,LUT,4115,FF,1516,catapult_fpga_area
Throughput,0.4565261555247654,catapult,FF,1516,FF,1516,catapult_fpga_area
Throughput,0.4565261555247654,catapult,DSP,1,FF,1516,catapult_fpga_area
Throughput,0.4565261555247654,catapult,BRAM,0,FF,1516,catapult_fpga_area
Throughput,0.5465974309920744,catapult,CLB,189,FF,264,catapult_fpga_area
Throughput,0.5465974309920744,catapult,LUT,971,FF,264,catapult_fpga_area
Throughput,0.5465974309920744,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5465974309920744,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5465974309920744,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.523031974513698,catapult,CLB,217,FF,270,catapult_fpga_area
Throughput,0.523031974513698,catapult,LUT,1077,FF,270,catapult_fpga_area
Throughput,0.523031974513698,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.523031974513698,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.523031974513698,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5425921253604846,catapult,CLB,356,FF,277,catapult_fpga_area
Throughput,0.5425921253604846,catapult,LUT,1593,FF,277,catapult_fpga_area
Throughput,0.5425921253604846,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5425921253604846,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5425921253604846,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5342314119522525,catapult,CLB,235,FF,265,catapult_fpga_area
Throughput,0.5342314119522525,catapult,LUT,1214,FF,265,catapult_fpga_area
Throughput,0.5342314119522525,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5342314119522525,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5342314119522525,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.49741988306653384,catapult,CLB,302,FF,266,catapult_fpga_area
Throughput,0.49741988306653384,catapult,LUT,1493,FF,266,catapult_fpga_area
Throughput,0.49741988306653384,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49741988306653384,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49741988306653384,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5144593957777288,catapult,CLB,487,FF,283,catapult_fpga_area
Throughput,0.5144593957777288,catapult,LUT,2330,FF,283,catapult_fpga_area
Throughput,0.5144593957777288,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5144593957777288,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5144593957777288,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4853697425356201,catapult,CLB,349,FF,269,catapult_fpga_area
Throughput,0.4853697425356201,catapult,LUT,1804,FF,269,catapult_fpga_area
Throughput,0.4853697425356201,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4853697425356201,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4853697425356201,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5191593149381344,catapult,CLB,401,FF,274,catapult_fpga_area
Throughput,0.5191593149381344,catapult,LUT,2079,FF,274,catapult_fpga_area
Throughput,0.5191593149381344,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5191593149381344,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5191593149381344,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5264767805313099,catapult,CLB,745,FF,288,catapult_fpga_area
Throughput,0.5264767805313099,catapult,LUT,3677,FF,288,catapult_fpga_area
Throughput,0.5264767805313099,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.5264767805313099,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.5264767805313099,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5008948486471081,catapult,CLB,455,FF,281,catapult_fpga_area
Throughput,0.5008948486471081,catapult,LUT,2570,FF,281,catapult_fpga_area
Throughput,0.5008948486471081,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5008948486471081,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5008948486471081,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5166148501971919,catapult,CLB,279,FF,267,catapult_fpga_area
Throughput,0.5166148501971919,catapult,LUT,1460,FF,267,catapult_fpga_area
Throughput,0.5166148501971919,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5166148501971919,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5166148501971919,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5076982282347231,catapult,CLB,348,FF,272,catapult_fpga_area
Throughput,0.5076982282347231,catapult,LUT,1763,FF,272,catapult_fpga_area
Throughput,0.5076982282347231,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5076982282347231,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5076982282347231,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4813514809259662,catapult,CLB,467,FF,286,catapult_fpga_area
Throughput,0.4813514809259662,catapult,LUT,2377,FF,286,catapult_fpga_area
Throughput,0.4813514809259662,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.4813514809259662,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.4813514809259662,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4967872766816995,catapult,CLB,393,FF,276,catapult_fpga_area
Throughput,0.4967872766816995,catapult,LUT,2067,FF,276,catapult_fpga_area
Throughput,0.4967872766816995,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4967872766816995,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4967872766816995,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4717432848522759,catapult,CLB,514,FF,277,catapult_fpga_area
Throughput,0.4717432848522759,catapult,LUT,2513,FF,277,catapult_fpga_area
Throughput,0.4717432848522759,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.4717432848522759,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.4717432848522759,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.486655658515671,catapult,CLB,770,FF,285,catapult_fpga_area
Throughput,0.486655658515671,catapult,LUT,3678,FF,285,catapult_fpga_area
Throughput,0.486655658515671,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.486655658515671,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.486655658515671,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4949331221618679,catapult,CLB,565,FF,287,catapult_fpga_area
Throughput,0.4949331221618679,catapult,LUT,3146,FF,287,catapult_fpga_area
Throughput,0.4949331221618679,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4949331221618679,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4949331221618679,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.49103830540716653,catapult,CLB,441,FF,281,catapult_fpga_area
Throughput,0.49103830540716653,catapult,LUT,2323,FF,281,catapult_fpga_area
Throughput,0.49103830540716653,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.49103830540716653,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.49103830540716653,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.48691844895049596,catapult,CLB,521,FF,283,catapult_fpga_area
Throughput,0.48691844895049596,catapult,LUT,2803,FF,283,catapult_fpga_area
Throughput,0.48691844895049596,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.48691844895049596,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.48691844895049596,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4982158889018425,catapult,CLB,740,FF,291,catapult_fpga_area
Throughput,0.4982158889018425,catapult,LUT,3635,FF,291,catapult_fpga_area
Throughput,0.4982158889018425,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.4982158889018425,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.4982158889018425,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.4687575440667248,catapult,CLB,641,FF,294,catapult_fpga_area
Throughput,0.4687575440667248,catapult,LUT,3819,FF,294,catapult_fpga_area
Throughput,0.4687575440667248,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.4687575440667248,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.4687575440667248,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.4674161840984079,catapult,CLB,581,FF,298,catapult_fpga_area
Throughput,0.4674161840984079,catapult,LUT,3153,FF,298,catapult_fpga_area
Throughput,0.4674161840984079,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4674161840984079,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4674161840984079,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5195029188271494,catapult,CLB,147,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,LUT,736,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5633647296497167,catapult,CLB,218,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,LUT,1125,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5093441735355974,catapult,CLB,384,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,LUT,1665,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.507027399760683,catapult,CLB,195,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,LUT,1032,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5303452972161115,catapult,CLB,258,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,LUT,1456,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5232227170746409,catapult,CLB,521,FF,276,catapult_fpga_area
Throughput,0.5232227170746409,catapult,LUT,2398,FF,276,catapult_fpga_area
Throughput,0.5232227170746409,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5232227170746409,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5232227170746409,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.48100788468124567,catapult,CLB,294,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,LUT,1623,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5009144192723818,catapult,CLB,380,FF,266,catapult_fpga_area
Throughput,0.5009144192723818,catapult,LUT,2088,FF,266,catapult_fpga_area
Throughput,0.5009144192723818,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5009144192723818,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5009144192723818,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4931931941311983,catapult,CLB,277,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,LUT,1316,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4888992970117008,catapult,CLB,386,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,LUT,1914,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.47898799416592625,catapult,CLB,545,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,LUT,2710,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4675068700134548,catapult,CLB,352,FF,265,catapult_fpga_area
Throughput,0.4675068700134548,catapult,LUT,1861,FF,265,catapult_fpga_area
Throughput,0.4675068700134548,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4675068700134548,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4675068700134548,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5155255680060709,catapult,CLB,555,FF,269,catapult_fpga_area
Throughput,0.5155255680060709,catapult,LUT,2971,FF,269,catapult_fpga_area
Throughput,0.5155255680060709,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5155255680060709,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5155255680060709,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4920707715866527,catapult,CLB,364,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,LUT,1961,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4879065054038085,catapult,CLB,552,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,LUT,2761,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4868219726123694,catapult,CLB,622,FF,268,catapult_fpga_area
Throughput,0.4868219726123694,catapult,LUT,3378,FF,268,catapult_fpga_area
Throughput,0.4868219726123694,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4868219726123694,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.4868219726123694,catapult,BRAM,0,FF,268,catapult_fpga_area
