// Seed: 2496560091
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3
);
endmodule
module module_1 #(
    parameter id_0  = 32'd29,
    parameter id_17 = 32'd82,
    parameter id_24 = 32'd30,
    parameter id_6  = 32'd62,
    parameter id_7  = 32'd23
) (
    output tri _id_0,
    output logic id_1,
    input tri id_2,
    input supply1 id_3,
    output wire id_4,
    output wire id_5,
    inout tri1 _id_6,
    output supply1 _id_7,
    input tri1 id_8
);
  parameter id_10 = 1;
  integer [id_6 : {  -1  {  id_7  }  }] id_11;
  wire id_12;
  for (id_13 = ""; id_10; id_1 = id_2) begin : LABEL_0
    integer id_14;
  end
  logic id_15, id_16, _id_17, id_18, id_19, id_20, id_21, id_22, id_23, _id_24;
  wire [~  (  id_24  )  |  id_6 : 1] id_25;
  assign id_4 = id_15;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_3,
      id_8
  );
  logic [id_17 : id_0] id_26;
  logic [ "" : -1 'h0] id_27;
endmodule
