

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Sat Jun 27 14:14:34 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.315 us|  0.315 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 64


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 1
  Pipeline-0 : II = 1, D = 64, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 65 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j"   --->   Operation 66 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 67 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 68 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%z_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_i"   --->   Operation 69 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%empty = trunc i32 %j_read"   --->   Operation 70 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.49ns)   --->   "%icmp_ln117 = icmp_eq  i3 %i_read, i3 0" [patchMaker.cpp:117]   --->   Operation 71 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.57ns)   --->   "%add_ln123 = add i3 %i_read, i3 7" [patchMaker.cpp:123]   --->   Operation 72 'add' 'add_ln123' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i3 %add_ln123" [patchMaker.cpp:123]   --->   Operation 73 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln123" [patchMaker.cpp:123]   --->   Operation 74 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:123]   --->   Operation 75 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln125 = icmp_eq  i32 %j_read, i32 0" [patchMaker.cpp:125]   --->   Operation 76 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.57ns)   --->   "%add_ln131 = add i3 %empty, i3 7" [patchMaker.cpp:131]   --->   Operation 77 'add' 'add_ln131' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %add_ln131" [patchMaker.cpp:131]   --->   Operation 78 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%radii_addr_1 = getelementptr i25 %radii, i64 0, i64 %zext_ln131" [patchMaker.cpp:131]   --->   Operation 79 'getelementptr' 'radii_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:131]   --->   Operation 80 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 81 [1/1] (0.49ns)   --->   "%icmp_ln133 = icmp_eq  i3 %k_read, i3 0" [patchMaker.cpp:133]   --->   Operation 81 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.57ns)   --->   "%add_ln139 = add i3 %k_read, i3 7" [patchMaker.cpp:139]   --->   Operation 82 'add' 'add_ln139' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i3 %add_ln139" [patchMaker.cpp:139]   --->   Operation 83 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%radii_addr_2 = getelementptr i25 %radii, i64 0, i64 %zext_ln139" [patchMaker.cpp:139]   --->   Operation 84 'getelementptr' 'radii_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:139]   --->   Operation 85 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 86 [1/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:123]   --->   Operation 86 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 87 [1/1] (0.35ns)   --->   "%radius_i_1 = select i1 %icmp_ln117, i25 0, i25 %radius_i" [patchMaker.cpp:117]   --->   Operation 87 'select' 'radius_i_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i25 %radius_i_1" [patchMaker.cpp:113]   --->   Operation 88 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:131]   --->   Operation 89 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364)   --->   "%radius_j_1 = select i1 %icmp_ln125, i25 0, i25 %radius_j" [patchMaker.cpp:125]   --->   Operation 90 'select' 'radius_j_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1364)   --->   "%zext_ln114 = zext i25 %radius_j_1" [patchMaker.cpp:114]   --->   Operation 91 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:139]   --->   Operation 92 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1345)   --->   "%radius_k_1 = select i1 %icmp_ln133, i25 0, i25 %radius_k" [patchMaker.cpp:133]   --->   Operation 93 'select' 'radius_k_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1345)   --->   "%zext_ln115 = zext i25 %radius_k_1" [patchMaker.cpp:115]   --->   Operation 94 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln1345 = sub i26 %zext_ln115, i26 %zext_ln113"   --->   Operation 95 'sub' 'sub_ln1345' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln1364 = sub i26 %zext_ln114, i26 %zext_ln113"   --->   Operation 96 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1345 = sext i32 %z_j_read"   --->   Operation 97 'sext' 'sext_ln1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i26 %sub_ln1345" [patchMaker.cpp:166]   --->   Operation 98 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.17ns)   --->   "%mul_ln1364 = mul i57 %sext_ln166, i57 %sext_ln1345"   --->   Operation 99 'mul' 'mul_ln1364' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1364_1 = sext i32 %z_i_read"   --->   Operation 100 'sext' 'sext_ln1364_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (3.17ns)   --->   "%mul_ln1364_1 = mul i57 %sext_ln166, i57 %sext_ln1364_1"   --->   Operation 101 'mul' 'mul_ln1364_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i26 %sub_ln1364"   --->   Operation 102 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [61/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 103 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [61/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 104 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 105 [60/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 105 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [60/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 106 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 107 [59/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 107 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [59/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 108 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 109 [58/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 109 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [58/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 110 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.24>
ST_8 : Operation 111 [57/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 111 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [57/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 112 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 113 [56/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 113 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [56/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 114 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 115 [55/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 115 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [55/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 116 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 117 [54/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 117 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [54/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 118 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.24>
ST_12 : Operation 119 [53/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 119 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [53/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 120 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.24>
ST_13 : Operation 121 [52/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 121 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [52/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 122 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.24>
ST_14 : Operation 123 [51/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 123 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [51/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 124 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.24>
ST_15 : Operation 125 [50/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 125 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [50/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 126 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.24>
ST_16 : Operation 127 [49/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 127 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [49/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 128 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.24>
ST_17 : Operation 129 [48/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 129 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [48/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 130 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.24>
ST_18 : Operation 131 [47/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 131 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [47/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 132 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.24>
ST_19 : Operation 133 [46/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 133 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [46/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 134 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.24>
ST_20 : Operation 135 [45/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 135 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [45/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 136 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.24>
ST_21 : Operation 137 [44/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 137 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [44/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 138 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.24>
ST_22 : Operation 139 [43/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 139 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 140 [43/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 140 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.24>
ST_23 : Operation 141 [42/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 141 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 142 [42/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 142 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.24>
ST_24 : Operation 143 [41/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 143 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 144 [41/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 144 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.24>
ST_25 : Operation 145 [40/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 145 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [40/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 146 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.24>
ST_26 : Operation 147 [39/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 147 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [39/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 148 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.24>
ST_27 : Operation 149 [38/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 149 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [38/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 150 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.24>
ST_28 : Operation 151 [37/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 151 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 152 [37/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 152 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.24>
ST_29 : Operation 153 [36/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 153 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 154 [36/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 154 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.24>
ST_30 : Operation 155 [35/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 155 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 156 [35/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 156 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.24>
ST_31 : Operation 157 [34/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 157 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 158 [34/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 158 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.24>
ST_32 : Operation 159 [33/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 159 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 160 [33/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 160 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.24>
ST_33 : Operation 161 [32/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 161 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 162 [32/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 162 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.24>
ST_34 : Operation 163 [31/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 163 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 164 [31/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 164 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.24>
ST_35 : Operation 165 [30/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 165 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 166 [30/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 166 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.24>
ST_36 : Operation 167 [29/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 167 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 168 [29/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 168 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.24>
ST_37 : Operation 169 [28/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 169 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 170 [28/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 170 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.24>
ST_38 : Operation 171 [27/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 171 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 172 [27/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 172 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.24>
ST_39 : Operation 173 [26/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 173 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 174 [26/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 174 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.24>
ST_40 : Operation 175 [25/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 175 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 176 [25/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 176 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.24>
ST_41 : Operation 177 [24/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 177 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 178 [24/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 178 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.24>
ST_42 : Operation 179 [23/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 179 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 180 [23/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 180 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.24>
ST_43 : Operation 181 [22/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 181 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 182 [22/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 182 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.24>
ST_44 : Operation 183 [21/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 183 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 184 [21/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 184 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.24>
ST_45 : Operation 185 [20/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 185 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 186 [20/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 186 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.24>
ST_46 : Operation 187 [19/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 187 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 188 [19/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 188 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.24>
ST_47 : Operation 189 [18/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 189 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 190 [18/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 190 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.24>
ST_48 : Operation 191 [17/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 191 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 192 [17/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 192 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.24>
ST_49 : Operation 193 [16/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 193 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 194 [16/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 194 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.24>
ST_50 : Operation 195 [15/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 195 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 196 [15/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 196 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.24>
ST_51 : Operation 197 [14/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 197 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 198 [14/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 198 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.24>
ST_52 : Operation 199 [13/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 199 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 200 [13/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 200 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.24>
ST_53 : Operation 201 [12/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 201 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 202 [12/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 202 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.24>
ST_54 : Operation 203 [11/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 203 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 204 [11/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 204 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.24>
ST_55 : Operation 205 [10/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 205 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 206 [10/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 206 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.24>
ST_56 : Operation 207 [9/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 207 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 208 [9/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 208 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.24>
ST_57 : Operation 209 [8/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 209 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 210 [8/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 210 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.24>
ST_58 : Operation 211 [7/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 211 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 212 [7/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 212 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.24>
ST_59 : Operation 213 [6/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 213 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 214 [6/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 214 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.24>
ST_60 : Operation 215 [5/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 215 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 216 [5/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 216 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.24>
ST_61 : Operation 217 [4/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 217 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 218 [4/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 218 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.24>
ST_62 : Operation 219 [3/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 219 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 220 [3/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 220 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.24>
ST_63 : Operation 221 [2/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 221 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 222 [2/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 222 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.98>
ST_64 : Operation 223 [1/61] (1.24ns)   --->   "%sdiv_ln1364 = sdiv i57 %mul_ln1364, i57 %sext_ln1364"   --->   Operation 223 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %sdiv_ln1364"   --->   Operation 224 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 225 [1/61] (1.24ns)   --->   "%sdiv_ln1364_1 = sdiv i57 %mul_ln1364_1, i57 %sext_ln1364"   --->   Operation 225 'sdiv' 'sdiv_ln1364_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %sdiv_ln1364_1"   --->   Operation 226 'trunc' 'trunc_ln69_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69 = add i32 %trunc_ln69, i32 %z_i_read"   --->   Operation 227 'add' 'add_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_64 : Operation 228 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln69 = sub i32 %add_ln69, i32 %trunc_ln69_1"   --->   Operation 228 'sub' 'sub_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_64 : Operation 229 [1/1] (0.00ns)   --->   "%ret_ln166 = ret i32 %sub_ln69" [patchMaker.cpp:166]   --->   Operation 229 'ret' 'ret_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	wire read on port 'i' [10]  (0 ns)
	'add' operation ('add_ln123', patchMaker.cpp:123) [15]  (0.572 ns)
	'getelementptr' operation ('radii_addr', patchMaker.cpp:123) [17]  (0 ns)
	'load' operation ('radius_i', patchMaker.cpp:123) on array 'radii' [18]  (0.699 ns)

 <State 2>: 1.89ns
The critical path consists of the following:
	'load' operation ('radius_i', patchMaker.cpp:123) on array 'radii' [18]  (0.699 ns)
	'select' operation ('radius_i', patchMaker.cpp:117) [19]  (0.352 ns)
	'sub' operation ('i_op') [35]  (0.838 ns)

 <State 3>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln1364') [39]  (3.17 ns)

 <State 4>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 5>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 6>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 7>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 8>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 9>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 10>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 11>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 12>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 13>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 14>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 15>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 16>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 17>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 18>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 19>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 20>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 21>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 22>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 23>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 24>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 25>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 26>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 27>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 28>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 29>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 30>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 31>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 32>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 33>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 34>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 35>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 36>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 37>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 38>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 39>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 40>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 41>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 42>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 43>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 44>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 45>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 46>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 47>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 48>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 49>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 50>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 51>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 52>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 53>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 54>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 55>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 56>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 57>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 58>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 59>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 60>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 61>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 62>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 63>: 1.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)

 <State 64>: 1.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [41]  (1.25 ns)
	'add' operation ('add_ln69') [47]  (0 ns)
	'sub' operation ('this.V') [48]  (0.731 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
