5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd multi_exp1.13.vcd -o multi_exp1.13.cdd -v multi_exp1.13.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" multi_exp1.13.v 1 30 1
2 1 5 140014 2 1 100c 0 0 1 1 d
2 2 5 f000f 1 1 1008 0 0 1 1 c
2 3 5 a000a 2 1 100c 0 0 1 1 b
2 4 5 a000f 2 8 128c 2 3 1 18 0 1 1 0 1 0
2 5 5 a0014 2 8 124c 1 4 1 18 0 1 1 1 1 0
2 6 5 50006 0 1 1410 0 0 1 1 a0
2 7 5 50014 3 36 e 5 6
2 8 6 140014 2 1 100c 0 0 1 1 d
2 9 6 f000f 1 1 1008 0 0 1 1 c
2 10 6 a000a 2 1 100c 0 0 1 1 b
2 11 6 a000f 2 18 128c 9 10 1 18 0 1 1 0 1 0
2 12 6 a0014 2 18 124c 8 11 1 18 0 1 1 1 1 0
2 13 6 50006 0 1 1410 0 0 1 1 a1
2 14 6 50014 3 36 e 12 13
2 15 7 140014 2 1 100c 0 0 1 1 g
2 16 7 f000f 1 1 1004 0 0 1 1 f
2 17 7 a000a 2 1 100c 0 0 1 1 e
2 18 7 a000f 2 9 114c 16 17 1 18 0 1 1 0 1 0
2 19 7 a0014 2 9 124c 15 18 1 18 0 1 1 1 1 0
2 20 7 50006 0 1 1410 0 0 1 1 a2
2 21 7 50014 3 36 e 19 20
2 22 8 140014 2 1 100c 0 0 1 1 g
2 23 8 f000f 1 1 1004 0 0 1 1 f
2 24 8 a000a 2 1 100c 0 0 1 1 e
2 25 8 a000f 2 17 114c 23 24 1 18 0 1 1 0 1 0
2 26 8 a0014 2 17 124c 22 25 1 18 0 1 1 1 1 0
2 27 8 50006 0 1 1410 0 0 1 1 a3
2 28 8 50014 3 36 e 26 27
1 b 3 70005 1 0 0 0 1 17 0 1 0 1 0
1 c 3 70008 1 0 0 0 1 17 0 1 0 0 0
1 d 3 7000b 1 0 0 0 1 17 0 1 0 1 0
1 e 3 7000e 1 0 0 0 1 17 0 1 1 0 0
1 f 3 70011 1 0 0 0 1 17 0 1 0 0 0
1 g 3 70014 1 0 0 0 1 17 0 1 1 0 0
1 a0 5 60005 1 0 0 0 1 17 1 1 0 1 0
1 a1 6 60005 1 0 0 0 1 17 1 1 0 1 0
1 a2 7 60005 1 0 0 0 1 17 1 1 1 0 0
1 a3 8 60005 1 0 0 0 1 17 1 1 1 0 0
4 7 f 7 7
4 14 f 14 14
4 21 f 21 21
4 28 f 28 28
3 1 main.$u0 "main.$u0" multi_exp1.13.v 0 28 1
