<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>
defines: 
time_elapsed: 0.214s
ram usage: 10360 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>
module fsm_full (
	clock,
	reset,
	req_0,
	req_1,
	req_2,
	req_3,
	gnt_0,
	gnt_1,
	gnt_2,
	gnt_3
);
	input clock;
	input reset;
	input req_0;
	input req_1;
	input req_2;
	input req_3;
	output gnt_0;
	output gnt_1;
	output gnt_2;
	output gnt_3;
	parameter [2:0] IDLE = 3&#39;b000;
	parameter [2:0] GNT0 = 3&#39;b001;
	parameter [2:0] GNT1 = 3&#39;b010;
	parameter [2:0] GNT2 = 3&#39;b011;
	parameter [2:0] GNT3 = 3&#39;b100;
	reg [2:0] state;
	reg [2:0] next_state;
	always @(state or req_0 or req_1 or req_2 or req_3) begin
		next_state = 0;
		case (state)
			IDLE:
				if (req_0 == 1&#39;b1)
					next_state = GNT0;
				else if (req_1 == 1&#39;b1)
					next_state = GNT1;
				else if (req_2 == 1&#39;b1)
					next_state = GNT2;
				else if (req_3 == 1&#39;b1)
					next_state = GNT3;
				else
					next_state = IDLE;
			GNT0:
				if (req_0 == 1&#39;b0)
					next_state = IDLE;
				else
					next_state = GNT0;
			GNT1:
				if (req_1 == 1&#39;b0)
					next_state = IDLE;
				else
					next_state = GNT1;
			GNT2:
				if (req_2 == 1&#39;b0)
					next_state = IDLE;
				else
					next_state = GNT2;
			GNT3:
				if (req_3 == 1&#39;b0)
					next_state = IDLE;
				else
					next_state = GNT3;
			default: next_state = IDLE;
		endcase
	end
	always @(posedge clock) begin : OUTPUT_LOGIC
		if (reset) begin
			gnt_0 &lt;= 1&#39;b0;
			gnt_1 &lt;= 1&#39;b0;
			gnt_2 &lt;= 1&#39;b0;
			gnt_3 &lt;= 1&#39;b0;
			state &lt;= IDLE;
		end
		else begin
			state &lt;= next_state;
			case (state)
				IDLE: begin
					gnt_0 &lt;= 1&#39;b0;
					gnt_1 &lt;= 1&#39;b0;
					gnt_2 &lt;= 1&#39;b0;
					gnt_3 &lt;= 1&#39;b0;
				end
				GNT0: gnt_0 &lt;= 1&#39;b1;
				GNT1: gnt_1 &lt;= 1&#39;b1;
				GNT2: gnt_2 &lt;= 1&#39;b1;
				GNT3: gnt_3 &lt;= 1&#39;b1;
				default: state &lt;= IDLE;
			endcase
		end
	end
endmodule

</pre>
</body>