\doxysubsubsubsection{AHB3 Peripheral Clock Enabled or Disabled Status}
\hypertarget{group__RCC__AHB3__Clock__Enable__Disable__Status}{}\label{group__RCC__AHB3__Clock__Enable__Disable__Status}\index{AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}}


Check whether the AHB3 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_ga3fa80daa66178ede87fc4487be4f7218}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PKA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+PKA)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_gad9c232fde0efb086ff58c8bdbcc3ceb1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+AES)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_gabb083459b7bbd56c9b89db59bb75fdc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RNG)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_ga65fb5b87a94f44358962ff1bba708084}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSEM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+HSEM)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_ga9ed43b712a74183bd234652bab686ee6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+IPCC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+IPCC)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Enable__Disable__Status_gacc14db2565af722699ef4b29221d2acd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+FLASH)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the AHB3 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__AHB3__Clock__Enable__Disable__Status_gad9c232fde0efb086ff58c8bdbcc3ceb1}\label{group__RCC__AHB3__Clock__Enable__Disable__Status_gad9c232fde0efb086ff58c8bdbcc3ceb1} 
\index{AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED}!AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+AES)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01075}{1075}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Enable__Disable__Status_gacc14db2565af722699ef4b29221d2acd}\label{group__RCC__AHB3__Clock__Enable__Disable__Status_gacc14db2565af722699ef4b29221d2acd} 
\index{AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED}!AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+FLASH)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01079}{1079}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Enable__Disable__Status_ga65fb5b87a94f44358962ff1bba708084}\label{group__RCC__AHB3__Clock__Enable__Disable__Status_ga65fb5b87a94f44358962ff1bba708084} 
\index{AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED}!AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSEM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+HSEM)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01077}{1077}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Enable__Disable__Status_ga9ed43b712a74183bd234652bab686ee6}\label{group__RCC__AHB3__Clock__Enable__Disable__Status_ga9ed43b712a74183bd234652bab686ee6} 
\index{AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_IPCC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_IPCC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_IPCC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_IPCC\_IS\_CLK\_ENABLED}!AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_IPCC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_IPCC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+IPCC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+IPCC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01078}{1078}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Enable__Disable__Status_ga3fa80daa66178ede87fc4487be4f7218}\label{group__RCC__AHB3__Clock__Enable__Disable__Status_ga3fa80daa66178ede87fc4487be4f7218} 
\index{AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED}!AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PKA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+PKA)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01074}{1074}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Enable__Disable__Status_gabb083459b7bbd56c9b89db59bb75fdc2}\label{group__RCC__AHB3__Clock__Enable__Disable__Status_gabb083459b7bbd56c9b89db59bb75fdc2} 
\index{AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}!AHB3 Peripheral Clock Enabled or Disabled Status@{AHB3 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RNG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01076}{1076}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

