#https://riscv.org/wp-content/uploads/2018/12/13.30-Humbenberger-Wolf-Formal-Verification-of-RISC-V-processor-implementations.pdf
#18 instructions - R type
#11 instructions - I type including LUI and AUIPC
#3 instructions - S type
#5 instructions - L type
#8 instructions - B type - Including JAL and JALR
instruction = input()
switch (instruction)
	case  
