// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
      DMux8Way(in=load,sel=address[9..11],a=selA,b=selB,c=selC,d=selD,e=selE,f=selF,g=selG,h=selH);
23    RAM512(in=in,load=selA,out=outA,address=address[0..8]);
24    RAM512(in=in,load=selB,out=outB,address=address[0..8]);
25    RAM512(in=in,load=selC,out=outC,address=address[0..8]);
26    RAM512(in=in,load=selD,out=outD,address=address[0..8]);
27    RAM512(in=in,load=selE,out=outE,address=address[0..8]);
28    RAM512(in=in,load=selF,out=outF,address=address[0..8]);
29    RAM512(in=in,load=selG,out=outG,address=address[0..8]);
30    RAM512(in=in,load=selH,out=outH,address=address[0..8]);
31    Mux8Way16(a=outA,b=outB,c=outC,d=outD,e=outE,f=outF,g=outG,h=outH,sel=address[9..11],out=out);
}