- 👋 Hi, I’m @Dileep-Chandrasekharan-P
- 👀 I’m interested in VLSI, RTL Design, Physical Design, Digital Electronics,  Analog Electronics, Circuit Debugging 
- 🌱 I’m currently learning Verilog, System Verilog, UVM
- 💞️ I’m looking to collaborate on VLSI based Companies
- 📫 How to reach me ... 7dileep@gmail.com
                         9497467191
                         https://www.linkedin.com/in/dileep-chandrasekharan-p
              
                         
     
<!---
Dileep-Chandrasekharan-P/Dileep-Chandrasekharan-P is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
