{"vcs1":{"timestamp_begin":1731070953.903534293, "rt":2.71, "ut":1.42, "st":0.31}}
{"vcselab":{"timestamp_begin":1731070956.705023866, "rt":0.98, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1731070957.776401594, "rt":0.41, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731070953.107563238}
{"VCS_COMP_START_TIME": 1731070953.107563238}
{"VCS_COMP_END_TIME": 1731070962.033460129}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334996}}
{"stitch_vcselab": {"peak_mem": 231624}}
