Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 19 16:30:10 2021
| Host         : pc running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file factor1_bins_control_sets_placed.rpt
| Design       : factor1_bins
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   456 |
|    Minimum number of control sets                        |   456 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1240 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   456 |
| >= 0 to < 4        |   102 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |    69 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |     3 |
| >= 16              |   169 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2129 |          635 |
| No           | No                    | Yes                    |             193 |           77 |
| No           | Yes                   | No                     |             428 |          147 |
| Yes          | No                    | No                     |            3723 |         1388 |
| Yes          | No                    | Yes                    |             162 |           36 |
| Yes          | Yes                   | No                     |             933 |          285 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  | rs485_bins_inst/uart_tx_inst/txBaudClk1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  PHY_RXC_IBUF_BUFG                                       | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                         | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                               |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  lrck_OBUF                                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[0]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[7]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[6]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/addr_26010[3]_i_2_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_j                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_bins_26100_rd_addr[5]_i_2_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/zero_st[6]_i_2_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[1]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[2]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[3]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[5]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[4]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | rk_o_i_1_n_0                                                                                                                                                                                                                                             | fd_tim[31]_i_1_n_0                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | fd_tim[31]_i_1_n_0                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | timer_rst[31]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  PHY_RXC_IBUF_BUFG                                       | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                           | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                               |                1 |              1 |         1.00 |
|  PHY_RXC_IBUF_BUFG                                       | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                         | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                               |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                                  | cs_o[6]_i_1_n_0                                                                                                                                                                                                                                          | cs_o[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[7]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[5]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[4]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[3]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[2]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                                  | cs_o[6]_i_1_n_0                                                                                                                                                                                                                                          | cs_o[7]_i_1_n_0                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                                  | cs_o[6]_i_1_n_0                                                                                                                                                                                                                                          | cs_o[2]_i_1_n_0                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                                  | cs_o[6]_i_1_n_0                                                                                                                                                                                                                                          | cs_o[1]_i_1_n_0                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[6]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_tx_dfs/r_SM_Main[2]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                                  | clk_adc_o_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/update_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/clkw                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/reset_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/FSM_onehot_alg_dds_reg_n_0_[7]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                         | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                               |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[1]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                         | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                               |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[0]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_2_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                           | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                               |                1 |              1 |         1.00 |
|  ad9850_inst/sclk_t                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_26010_crc[18]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mac_inst/bins_tx_wr_clk                                 |                                                                                                                                                                                                                                                          | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                               |                1 |              2 |         2.00 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/bit_no                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_adc_crc[18]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_26100_crc[31]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  pll_inst/inst/clk_out1                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  PHY_RXC_IBUF_BUFG                                       |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/addr_26010[3]_i_2_n_0                                                                                                                                                                                                                           | mac_inst/addr_26010[3]_i_1_n_0                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                         |                1 |              3 |         3.00 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/bit_no                                                                                                                                                                                                                                       | ad9850_inst/FSM_onehot_alg_dds[10]_i_1_n_0                                                                                                                                                                                              |                1 |              3 |         3.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/FSM_sequential_eth_rx_state[3]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                  | FSM_onehot_apo_alg[3]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  pll_inst/inst/clk_out2                                  | adc_cnt[7]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk                  |                                                                                                                                                                                                                                                          | rs485_bins_inst/tx_en_reg_n_0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_igp[3]_i_2_n_0                                                                                                                                                                                                                           | mac_inst/eth_tx_igp                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/eth_tx_pre_reg[1]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_state[3]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/delay_cnt                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__5_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out1                                  | cs_o[6]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                    |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__2_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_bins_26100_rd_addr[5]_i_2_n_0                                                                                                                                                                                                               | mac_inst/ram_bins_26100_rd_addr[5]_i_1_n_0                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/FSM_sequential_eth_prepare[4]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  dac_fd_BUFG                                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/r_rst2_reg_0                                                                                                                                                                                                                             | rs485_bins_inst/ram_bins_26100_rd_en_reg                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  pll_inst/inst/clk_out2                                  | b_cnt[7]_i_2_n_0                                                                                                                                                                                                                                         | b_cnt[7]_i_1_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/r_rst2_reg_1                                                                                                                                                                                                                             | rs485_bins_inst/FSM_onehot_bins_st_reg[1]                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  PHY_RXC_IBUF_BUFG                                       |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                      |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/zero_st[6]_i_2_n_0                                                                                                                                                                                                                              | mac_inst/zero_st[6]_i_1_n_0                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                      |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26010_st[6]_i_2_n_0                                                                                                                                                                                                                        | mac_inst/fifo_26010_st[6]_i_1_n_0                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/addr_26100                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                      |                2 |              6 |         3.00 |
| ~PHY_RXC_IBUF_BUFG                                       |                                                                                                                                                                                                                                                          | mac_inst/event_eth_arp_wr0                                                                                                                                                                                                              |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | ad9850_inst/clear                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                      |                4 |              7 |         1.75 |
|  pll_inst/inst/clk_out2                                  | bins_data_timeout                                                                                                                                                                                                                                        | fd_tim[31]_i_1_n_0                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                    |                3 |              7 |         2.33 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                      | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                    |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                   | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                    |                2 |              7 |         3.50 |
|  dac_fd_BUFG                                             | dac_dat                                                                                                                                                                                                                                                  | ram_varu/FSM_onehot_dac_st_reg[1]                                                                                                                                                                                                       |                7 |              7 |         1.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/dfs_zero                                                                                                                                                                                                                                        | mac_inst/dfs_zero[6]_i_1_n_0                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  pll_inst/inst/clk_out2                                  | mac_inst/arp_byte_cnt                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                   | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                    |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                      | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                    |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                  | apo_comm[6][7]_i_2_n_0                                                                                                                                                                                                                                   | apo_comm[6][7]_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[1][7]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[0][7]_i_2_n_0                                                                                                                                                                                                                                   | apo_comm[0][7]_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[17][7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | apo_comm[16][7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[15][7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[14][7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[13][7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[12][7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[11][7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | apo_comm[10][7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_tx_inst/FSM_onehot_fifo_tx_state_reg[6][0]                                                                                                                                                                                          | rs485_bins_inst/send_cnt0                                                                                                                                                                                                               |                3 |              8 |         2.67 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_rx_alg_state__0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_tx_dfs/r_TX_Data_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_tx_dfs/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  pll_dac1/inst/clk_out1                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_type[7]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_type[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | apo_comm[7][7]_i_2_n_0                                                                                                                                                                                                                                   | apo_comm[7][7]_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_UDP_data_len[7]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_UDP_DP[7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | ram_bins_din[7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | ram_bins_26100_din[7]_i_2_n_0                                                                                                                                                                                                                            | ram_bins_26100_din[7]_i_1_n_0                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | bins_clear_st[7]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[9][7]_i_2_n_0                                                                                                                                                                                                                                   | apo_comm[9][7]_i_1_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  pll_inst/inst/clk_out2                                  | apo_comm[8][7]_i_2_n_0                                                                                                                                                                                                                                   | apo_comm[8][7]_i_1_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_src[23]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_UDP_DP[15]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_UDP_data_len[15]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/bins_tx_din[7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_eth_apo_din                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/varu_din                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26100_st[7]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26100_din[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_IP_dst[7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_txd[7]_i_2_n_0                                                                                                                                                                                                                              | mac_inst/eth_txd[7]_i_1_n_0                                                                                                                                                                                                             |                7 |              8 |         1.14 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_dst[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_dst[23]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_src[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  | adc_data[7]_i_2_n_0                                                                                                                                                                                                                                      | adc_data[7]_i_1_n_0                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_src[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[15]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_eth_arp_din                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[23]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[39]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_tx_inst/FSM_onehot_fifo_tx_state_reg[4][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_IP_dst[31]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_IP_dst[23]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_IP_dst[15]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[47]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26010_din[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_dst[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_type                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[31]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_src[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[11]_i_1_n_0                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/sync_st_reg[0]_0[0]                                                                                                                                                                                                         | rs485_bins_inst/sync_st0                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                   | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                              |                3 |              9 |         3.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                   | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                              |                2 |              9 |         4.50 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/dfs_tx_din[7]_i_1_n_0                                                                                                                                                                                                                           | mac_inst/event_eth_arp_wr0                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_tx_inst/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  mac_inst/bins_tx_wr_clk                                 |                                                                                                                                                                                                                                                          | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                 |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dac_fd_BUFG                                             | dac_byte_cnt                                                                                                                                                                                                                                             | dac_byte_cnt0                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  dac_fd_BUFG                                             | ram_varu_rd_addr                                                                                                                                                                                                                                         | dac_byte_cnt0                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/varu_wr_addr                                                                                                                                                                                                                                    | mac_inst/event_eth_arp_wr0                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  pll_inst/inst/clk_out2                                  | ram_bins_rd_addr[5]_i_2_n_0                                                                                                                                                                                                                              | ram_bins_rd_addr[5]_i_1_n_0                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                   |                3 |             10 |         3.33 |
|  PHY_RXC_IBUF_BUFG                                       | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                     | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                 |                3 |             11 |         3.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                     | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                           |                2 |             11 |         5.50 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                     | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                 |                2 |             11 |         5.50 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_Clock_Count                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  PHY_RXC_IBUF_BUFG                                       | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                     | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                           |                2 |             11 |         5.50 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  PHY_RXC_IBUF_BUFG                                       | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  pll_inst/inst/clk_out2                                  | adc_ch[6]_i_2_n_0                                                                                                                                                                                                                                        | adc_ch[6]_i_1_n_0                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_576_639_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_512_575_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  pll_inst/inst/clk_out2                                  | adc_cnt[7]_i_1_n_0                                                                                                                                                                                                                                       | adc_cnt[15]_i_1_n_0                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  pll_inst/inst/clk_out2                                  | adc_wr_addr[11]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  pll_inst/inst/clk_out2                                  | ram_bins_wr_en_reg_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/FSM_onehot_bins_st_reg[0]                                                                                                                                                                                                                | rs485_bins_inst/r_rst2_reg                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_640_703_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_448_511_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_896_959_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_320_383_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_384_447_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_832_895_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/FSM_onehot_alg_dds[11]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_768_831_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2                                  | ram_bins_26100_wr_en_reg_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                         |                6 |             12 |         2.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                | mac_inst/ila_eth_rx1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                                  |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_256_319_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_704_767_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY_RXC_IBUF_BUFG                                       | ram_varu/ram_reg_960_1023_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_tx_dfs/r_Clock_Count                                                                                                                                                                                                                 | rs485_dfs_inst/uart_tx_dfs/r_Clock_Count0                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_Clock_Count                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                         |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_j                                                                                                                                                                                                                                        | mac_inst/eth_tx_j[15]_i_1_n_0                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                9 |             15 |         1.67 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/timer_sw[0]_i_1_n_0                                                                                                                                                                                                                       | rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg_0                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_rx_byte_cnt[0]_i_1_n_0                                                                                                                                                                                                                      | mac_inst/event_eth_arp_wr0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_26010_data[32][7]_i_1_n_0                                                                                                                                                                                                                | mac_inst/eth_tx_26010_data[27][7]_i_1_n_0                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_adc_data[32][7]_i_2_n_0                                                                                                                                                                                                                  | mac_inst/eth_tx_adc_data[32][7]_i_1_n_0                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_26100_data[32][7]_i_1_n_0                                                                                                                                                                                                                | mac_inst/eth_tx_26100_data[27][7]_i_1_n_0                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                  | env_timer[0]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out1                                  | data_adc[72][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                         |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_26010_crc[16]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_adc_crc[16]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_26100_crc[15]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/rcv_time[0]_i_1_n_0                                                                                                                                                                                                                       | rs485_dfs_inst/uart_rx_dfs/serial_rdy                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/timer_10ms                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/FSM_onehot_bins_st_reg[0]                                                                                                                                                                                                                | rs485_bins_inst/bins_timeout_reg[5]                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  pll_inst/inst/clk_out2                                  | rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             20 |         2.86 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/eth_tx_pre_reg[1]                                                                                                                                                                                                                       | mac_inst/adc_rd_addr[11]_i_1_n_0                                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                      | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                   |                6 |             24 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fcs_t[23]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             24 |         2.18 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  mac_inst/bins_tx_wr_clk                                 | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                |                5 |             24 |         4.80 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/timer_1s                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  pll_inst/inst/clk_out2                                  | mac_inst/dfs_26010_timeout                                                                                                                                                                                                                               | mac_inst/dfs_26010_timeout[25]_i_1_n_0                                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  pll_inst/inst/clk_out2                                  | mac_inst/dfs_26100_timeout                                                                                                                                                                                                                               | mac_inst/dfs_26100_timeout[25]_i_1_n_0                                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  pll_inst/inst/clk_out2                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
| ~PHY_RXC_IBUF_BUFG                                       | rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             30 |         5.00 |
| ~PHY_RXC_IBUF_BUFG                                       | rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             30 |         3.75 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             30 |         3.75 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             30 |         5.00 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  conv_o_OBUF_BUFG                                        |                                                                                                                                                                                                                                                          | test_signal                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  pll_inst/inst/clk_out2                                  | timer_rst                                                                                                                                                                                                                                                | timer_rst[31]_i_1_n_0                                                                                                                                                                                                                   |                8 |             31 |         3.88 |
|  pll_inst/inst/clk_out1                                  | data_adc[36][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  pll_inst/inst/clk_out1                                  | data_adc[39][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  pll_inst/inst/clk_out1                                  | data_adc[38][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pll_inst/inst/clk_out1                                  | data_adc[37][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  pll_inst/inst/clk_out1                                  | data_adc[52][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  pll_inst/inst/clk_out1                                  | data_adc[3][15]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  pll_inst/inst/clk_out1                                  | data_adc[40][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  pll_inst/inst/clk_out1                                  | data_adc[41][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  pll_inst/inst/clk_out1                                  | data_adc[48][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  pll_inst/inst/clk_out1                                  | data_adc[49][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  pll_inst/inst/clk_out1                                  | data_adc[4][15]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  pll_inst/inst/clk_out1                                  | data_adc[50][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pll_inst/inst/clk_out1                                  | data_adc[51][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pll_inst/inst/clk_out1                                  | data_adc[74][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  pll_inst/inst/clk_out1                                  | data_adc[17][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  pll_inst/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | fd_tim[31]_i_1_n_0                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  pll_inst/inst/clk_out1                                  | data_adc[0][15]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pll_inst/inst/clk_out1                                  | data_adc[12][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  pll_inst/inst/clk_out1                                  | data_adc[13][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  pll_inst/inst/clk_out1                                  | data_adc[14][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  pll_inst/inst/clk_out1                                  | data_adc[15][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  pll_inst/inst/clk_out1                                  | data_adc[16][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  pll_inst/inst/clk_out1                                  | data_adc[2][15]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  pll_inst/inst/clk_out1                                  | data_adc[1][15]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pll_inst/inst/clk_out1                                  | data_adc[24][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  pll_inst/inst/clk_out1                                  | data_adc[25][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  pll_inst/inst/clk_out1                                  | data_adc[26][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  pll_inst/inst/clk_out1                                  | data_adc[27][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  pll_inst/inst/clk_out1                                  | data_adc[28][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  pll_inst/inst/clk_out1                                  | data_adc[29][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  pll_inst/inst/clk_out1                                  | data_adc[77][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pll_inst/inst/clk_out2                                  | byte_cnt[31]_i_2_n_0                                                                                                                                                                                                                                     | byte_cnt[31]_i_1_n_0                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  pll_inst/inst/clk_out2                                  | ad9850_inst/dds_word[31]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  pll_inst/inst/clk_out2                                  | mac_inst/bins_26100_timeout[0]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  pll_inst/inst/clk_out2                                  | cnt_get_pkt[31]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  pll_inst/inst/clk_out2                                  | get_time_t[31]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  pll_inst/inst/clk_out2                                  | packet_cnt[31]_i_2_n_0                                                                                                                                                                                                                                   | packet_cnt[31]_i_1_n_0                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/crcen                                                                                                                                                                                                                                           | mac_inst/crcrst                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                           |                9 |             32 |         3.56 |
|  pll_inst/inst/clk_out1                                  | data_adc[78][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  pll_inst/inst/clk_out1                                  | data_adc[76][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  pll_inst/inst/clk_out1                                  | data_adc[75][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  pll_inst/inst/clk_out1                                  | data_adc[73][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pll_inst/inst/clk_out1                                  | data_adc[53][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pll_inst/inst/clk_out1                                  | data_adc[65][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  pll_inst/inst/clk_out1                                  | data_adc[5][15]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  pll_inst/inst/clk_out1                                  | data_adc[60][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  pll_inst/inst/clk_out1                                  | data_adc[64][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  pll_inst/inst/clk_out1                                  | data_adc[61][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  pll_inst/inst/clk_out1                                  | data_adc[63][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  pll_inst/inst/clk_out1                                  | data_adc[62][15]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  dac_fd_BUFG                                             | dac_div_cnt                                                                                                                                                                                                                                              | dac_byte_cnt0                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  conv_o_OBUF_BUFG                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             35 |         2.69 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  PHY_RXC_IBUF_BUFG                                       |                                                                                                                                                                                                                                                          | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                           |                9 |             38 |         4.22 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               22 |             47 |         2.14 |
| ~PHY_RXC_IBUF_BUFG                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             60 |         4.00 |
|  mac_inst/bins_tx_wr_clk                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             62 |         3.88 |
|  pll_inst/inst/clk_out2                                  | period_varu                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             65 |         4.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             65 |         2.41 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_adc_data_reg[49]0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |             80 |         2.86 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_26100_data[27][7]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             80 |         5.33 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_26010_data[27][7]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             80 |         4.44 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_tx1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ila_eth_rx1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  pll_inst/inst/clk_out3                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               37 |            119 |         3.22 |
|  PHY_RXC_IBUF_BUFG                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               59 |            208 |         3.53 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              461 |           1597 |         3.46 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


