<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/SystemZ/SystemZMachineScheduler.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_243ce763aa699d4ab757f403b35b464a.html">SystemZ</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SystemZMachineScheduler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SystemZMachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- SystemZMachineScheduler.h - SystemZ Scheduler Interface ----*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// -------------------------- Post RA scheduling ---------------------------- //</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// SystemZPostRASchedStrategy is a scheduling strategy which is plugged into</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// the MachineScheduler. It has a sorted Available set of SUs and a pickNode()</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// implementation that looks to optimize decoder grouping and balance the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// usage of processor resources. Scheduler states are saved for the end</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// region of each MBB, so that a successor block can learn from it.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SystemZHazardRecognizer_8h.html">SystemZHazardRecognizer.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZMACHINESCHEDULER_H</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZMACHINESCHEDULER_H</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// A MachineSchedStrategy implementation for SystemZ post RA scheduling.</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZPostRASchedStrategy.html">   30</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html">SystemZPostRASchedStrategy</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *MLI;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html">SystemZInstrInfo</a> *TII;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="comment">// A SchedModel is needed before any DAG is built while advancing past</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="comment">// non-scheduled instructions, so it would not always be possible to call</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="comment">// DAG-&gt;getSchedClass(SU).</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> SchedModel;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  /// A candidate during instruction evaluation.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>Candidate {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">    /// The decoding cost.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> GroupingCost = 0;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    /// The processor resources cost.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> ResourcesCost = 0;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    Candidate() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    Candidate(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU_, <a class="code" href="classllvm_1_1SystemZHazardRecognizer.html">SystemZHazardRecognizer</a> &amp;HazardRec);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">// Compare two candidates.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">operator&lt;</a>(<span class="keyword">const</span> Candidate &amp;other);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">// Check if this node is free of cost (&quot;as good as any&quot;).</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordtype">bool</span> noCost()<span class="keyword"> const </span>{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <span class="keywordflow">return</span> (GroupingCost &lt;= 0 &amp;&amp; !ResourcesCost);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    }</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordtype">void</span> dumpCosts() {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;      <span class="keywordflow">if</span> (GroupingCost != 0)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Grouping cost:&quot;</span> &lt;&lt; GroupingCost;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      <span class="keywordflow">if</span> (ResourcesCost != 0)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Resource cost:&quot;</span> &lt;&lt; ResourcesCost;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  };</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// A sorter for the Available set that makes sure that SUs are considered</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">// in the best order.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">struct </span>SUSorter {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordtype">bool</span> operator() (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *lhs, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *rhs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keywordflow">if</span> (lhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a7faf5b0345dd1c2fd4b60d7f5108f3b5">isScheduleHigh</a> &amp;&amp; !rhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a7faf5b0345dd1c2fd4b60d7f5108f3b5">isScheduleHigh</a>)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">if</span> (!lhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a7faf5b0345dd1c2fd4b60d7f5108f3b5">isScheduleHigh</a> &amp;&amp; rhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a7faf5b0345dd1c2fd4b60d7f5108f3b5">isScheduleHigh</a>)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keywordflow">if</span> (lhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &gt; rhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>())</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (lhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &lt; rhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>())</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="keywordflow">return</span> (lhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; rhs-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  };</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// A set of SUs with a sorter and dump method.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">struct </span>SUSet : std::set&lt;SUnit*, SUSorter&gt; {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">    #ifndef NDEBUG</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>(<a class="code" href="classllvm_1_1SystemZHazardRecognizer.html">SystemZHazardRecognizer</a> &amp;HazardRec) <span class="keyword">const</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  };</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// The set of available SUs to schedule next.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span>  SUSet Available;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// Current MBB</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// Maintain hazard recognizers for all blocks, so that the scheduler state</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// can be maintained past BB boundaries when appropariate.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> std::map&lt;MachineBasicBlock*, SystemZHazardRecognizer*&gt; MBB2HazRec;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  MBB2HazRec SchedStates;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// Pointer to the HazardRecognizer that tracks the scheduler state for</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// the current region.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SystemZHazardRecognizer.html">SystemZHazardRecognizer</a> *HazardRec;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  /// Update the scheduler state by emitting (non-scheduled) instructions</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// up to, but not including, NextBegin.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> advanceTo(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NextBegin);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#ae7cf55944f14abe03fa718a60f2fafe1">SystemZPostRASchedStrategy</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#ace31ed48b8ff510ab635bea47ee55e73">~SystemZPostRASchedStrategy</a>();</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  /// Called for a region before scheduling.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#a7a6e91fbf92378734b0dd9f1523bff19">initPolicy</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                  <span class="keywordtype">unsigned</span> NumRegionInstrs) <span class="keyword">override</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// PostRA scheduling does not track pressure.</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZPostRASchedStrategy.html#a00ffe74116346e7953817c0dcc730cad">  124</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#a00ffe74116346e7953817c0dcc730cad">shouldTrackPressure</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// Process scheduling regions top-down so that scheduler states can be</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// transferrred over scheduling boundaries.</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZPostRASchedStrategy.html#ae70b4df15c9db45746e75427d9a73975">  128</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#ae70b4df15c9db45746e75427d9a73975">doMBBSchedRegionsTopDown</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#aa527afd01941aa018dbb3edbad50e770">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) <span class="keyword">override</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// Tell the strategy that MBB is about to be processed.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#abb12e569451bee60098c4608b8ca8fa5">enterMBB</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NextMBB) <span class="keyword">override</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// Tell the strategy that current MBB is done.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#a183188c809d901aa875645e4398eb1f9">leaveMBB</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// Pick the next node to schedule, or return NULL.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#a0e0a14434477222a57a6e5e09b1f0f2f">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) <span class="keyword">override</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// ScheduleDAGMI has scheduled an instruction - tell HazardRec</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// about it.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#a9ee4cac33c533fe9bc0b5b0147475c38">schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) <span class="keyword">override</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// SU has had all predecessor dependencies resolved. Put it into</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// Available.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#afe13e1e8b6cdaa6f0cd3a91d16a302f8">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">override</span>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// Currently only scheduling top-down, so this method is empty.</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZPostRASchedStrategy.html#a199a79c029d6fc9c4b1f338083539bd1">  150</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZPostRASchedStrategy.html#a199a79c029d6fc9c4b1f338083539bd1">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{};</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;};</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZMACHINESCHEDULER_H</span></div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_afe13e1e8b6cdaa6f0cd3a91d16a302f8"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#afe13e1e8b6cdaa6f0cd3a91d16a302f8">llvm::SystemZPostRASchedStrategy::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdoc">SU has had all predecessor dependencies resolved. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8cpp_source.html#l00251">SystemZMachineScheduler.cpp:251</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_a0e0a14434477222a57a6e5e09b1f0f2f"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#a0e0a14434477222a57a6e5e09b1f0f2f">llvm::SystemZPostRASchedStrategy::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the next node to schedule, or return NULL. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8cpp_source.html#l00158">SystemZMachineScheduler.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00262">MachineScheduler.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_aa527afd01941aa018dbb3edbad50e770"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#aa527afd01941aa018dbb3edbad50e770">llvm::SystemZPostRASchedStrategy::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8cpp_source.html#l00074">SystemZMachineScheduler.cpp:74</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_a7a6e91fbf92378734b0dd9f1523bff19"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#a7a6e91fbf92378734b0dd9f1523bff19">llvm::SystemZPostRASchedStrategy::initPolicy</a></div><div class="ttdeci">void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs) override</div><div class="ttdoc">Called for a region before scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8cpp_source.html#l00146">SystemZMachineScheduler.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_ace31ed48b8ff510ab635bea47ee55e73"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#ace31ed48b8ff510ab635bea47ee55e73">llvm::SystemZPostRASchedStrategy::~SystemZPostRASchedStrategy</a></div><div class="ttdeci">virtual ~SystemZPostRASchedStrategy()</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8cpp_source.html#l00138">SystemZMachineScheduler.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1SystemZHazardRecognizer.html">llvm::SystemZHazardRecognizer</a></div><div class="ttdoc">SystemZHazardRecognizer maintains the state for one MBB during scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZHazardRecognizer_8h_source.html#l00045">SystemZHazardRecognizer.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_a9ee4cac33c533fe9bc0b5b0147475c38"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#a9ee4cac33c533fe9bc0b5b0147475c38">llvm::SystemZPostRASchedStrategy::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdoc">ScheduleDAGMI has scheduled an instruction - tell HazardRec about it. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8cpp_source.html#l00241">SystemZMachineScheduler.cpp:241</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html">llvm::SystemZPostRASchedStrategy</a></div><div class="ttdoc">A MachineSchedStrategy implementation for SystemZ post RA scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8h_source.html#l00030">SystemZMachineScheduler.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_a03503773241005f01b090b9862aad304"><div class="ttname"><a href="namespacellvm.html#a03503773241005f01b090b9862aad304">llvm::dump</a></div><div class="ttdeci">void dump(const SparseBitVector&lt; ElementSize &gt; &amp;LHS, raw_ostream &amp;out)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00876">SparseBitVector.h:876</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_ae70b4df15c9db45746e75427d9a73975"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#ae70b4df15c9db45746e75427d9a73975">llvm::SystemZPostRASchedStrategy::doMBBSchedRegionsTopDown</a></div><div class="ttdeci">bool doMBBSchedRegionsTopDown() const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8h_source.html#l00128">SystemZMachineScheduler.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_a183188c809d901aa875645e4398eb1f9"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#a183188c809d901aa875645e4398eb1f9">llvm::SystemZPostRASchedStrategy::leaveMBB</a></div><div class="ttdeci">void leaveMBB() override</div><div class="ttdoc">Tell the strategy that current MBB is done. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8cpp_source.html#l00120">SystemZMachineScheduler.cpp:120</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_abb12e569451bee60098c4608b8ca8fa5"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#abb12e569451bee60098c4608b8ca8fa5">llvm::SystemZPostRASchedStrategy::enterMBB</a></div><div class="ttdeci">void enterMBB(MachineBasicBlock *NextMBB) override</div><div class="ttdoc">Tell the strategy that MBB is about to be processed. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8cpp_source.html#l00078">SystemZMachineScheduler.cpp:78</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a7faf5b0345dd1c2fd4b60d7f5108f3b5"><div class="ttname"><a href="classllvm_1_1SUnit.html#a7faf5b0345dd1c2fd4b60d7f5108f3b5">llvm::SUnit::isScheduleHigh</a></div><div class="ttdeci">bool isScheduleHigh</div><div class="ttdoc">True if preferable to schedule high. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00285">ScheduleDAG.h:285</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a582da862b28b876ef2235781392cffa6"><div class="ttname"><a href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const</div><div class="ttdoc">Returns the height of this node, which is the length of the maximum path down to any node which has n...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00406">ScheduleDAG.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_ae7cf55944f14abe03fa718a60f2fafe1"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#ae7cf55944f14abe03fa718a60f2fafe1">llvm::SystemZPostRASchedStrategy::SystemZPostRASchedStrategy</a></div><div class="ttdeci">SystemZPostRASchedStrategy(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8cpp_source.html#l00129">SystemZMachineScheduler.cpp:129</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_a00ffe74116346e7953817c0dcc730cad"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#a00ffe74116346e7953817c0dcc730cad">llvm::SystemZPostRASchedStrategy::shouldTrackPressure</a></div><div class="ttdeci">bool shouldTrackPressure() const override</div><div class="ttdoc">PostRA scheduling does not track pressure. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8h_source.html#l00124">SystemZMachineScheduler.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html">llvm::SystemZInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00160">SystemZInstrInfo.h:160</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></div><div class="ttdoc">MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00197">MachineScheduler.h:197</a></div></div>
<div class="ttc" id="SystemZHazardRecognizer_8h_html"><div class="ttname"><a href="SystemZHazardRecognizer_8h.html">SystemZHazardRecognizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZPostRASchedStrategy_html_a199a79c029d6fc9c4b1f338083539bd1"><div class="ttname"><a href="classllvm_1_1SystemZPostRASchedStrategy.html#a199a79c029d6fc9c4b1f338083539bd1">llvm::SystemZPostRASchedStrategy::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdoc">Currently only scheduling top-down, so this method is empty. </div><div class="ttdef"><b>Definition:</b> <a href="SystemZMachineScheduler_8h_source.html#l00150">SystemZMachineScheduler.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a061b224a1a3c3486fd854e5009a858c9"><div class="ttname"><a href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">llvm::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(int64_t V1, const APSInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APSInt_8h_source.html#l00343">APSInt.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00084">MachineLoopInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:51 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
