#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55aec5d4aef0 .scope module, "tb_mod_reg16_16to1" "tb_mod_reg16_16to1" 2 7;
 .timescale -9 -11;
P_0x55aec5d373d0 .param/l "N" 1 2 9, +C4<00000000000000000000000000010000>;
P_0x55aec5d37410 .param/l "period" 1 2 10, +C4<00000000000000000000000000010100>;
v0x55aec5d71e20_0 .var "clk", 0 0;
v0x55aec5d71ee0_0 .var "i", 127 0;
v0x55aec5d71fe0_0 .var/i "index", 31 0;
v0x55aec5d720b0_0 .net "o", 7 0, v0x55aec5d3db80_0;  1 drivers
v0x55aec5d72180_0 .net "reg_empty", 0 0, v0x55aec5d3ed20_0;  1 drivers
v0x55aec5d72270_0 .var "req_fifo", 0 0;
v0x55aec5d72340_0 .var "resetn", 0 0;
v0x55aec5d72410_0 .var "wr_en", 0 0;
E_0x55aec5d46c40 .event posedge, v0x55aec5d3ac90_0;
S_0x55aec5d100a0 .scope module, "DUT" "mod_reg16_16to1" 2 20, 3 8 0, S_0x55aec5d4aef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 128 "i"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "req_fifo"
    .port_info 5 /OUTPUT 8 "o"
    .port_info 6 /OUTPUT 1 "reg_empty"
P_0x55aec5d10270 .param/l "N" 1 3 13, +C4<00000000000000000000000000010000>;
v0x55aec5d3a5c0_0 .var "aux", 127 0;
v0x55aec5d3ac90_0 .net "clk", 0 0, v0x55aec5d71e20_0;  1 drivers
v0x55aec5d3b7d0_0 .net "i", 127 0, v0x55aec5d71ee0_0;  1 drivers
v0x55aec5d3c970_0 .var/i "index", 31 0;
v0x55aec5d3d040_0 .var "n_read", 3 0;
v0x55aec5d3db80_0 .var "o", 7 0;
v0x55aec5d3ed20_0 .var "reg_empty", 0 0;
v0x55aec5d716e0_0 .net "req_fifo", 0 0, v0x55aec5d72270_0;  1 drivers
v0x55aec5d717a0_0 .net "resetn", 0 0, v0x55aec5d72340_0;  1 drivers
v0x55aec5d71860_0 .net "wr_en", 0 0, v0x55aec5d72410_0;  1 drivers
v0x55aec5d71920_0 .var "wr_enReg", 0 0;
E_0x55aec5d45b00/0 .event negedge, v0x55aec5d717a0_0;
E_0x55aec5d45b00/1 .event posedge, v0x55aec5d3ac90_0;
E_0x55aec5d45b00 .event/or E_0x55aec5d45b00/0, E_0x55aec5d45b00/1;
S_0x55aec5d71ac0 .scope task, "test_fifoReq" "test_fifoReq" 2 36, 2 36 0, S_0x55aec5d4aef0;
 .timescale -9 -11;
v0x55aec5d71c60_0 .var "inVal", 7 0;
v0x55aec5d71d40_0 .var "index", 3 0;
TD_tb_mod_reg16_16to1.test_fifoReq ;
    %load/vec4 v0x55aec5d720b0_0;
    %load/vec4 v0x55aec5d71d40_0;
    %part/u 1;
    %pad/u 8;
    %load/vec4 v0x55aec5d71c60_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 41 "$display", "Correct value for: %h \012", &PV<v0x55aec5d720b0_0, v0x55aec5d71d40_0, 1> {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 43 "$display", "Something not working properly. Value: %h ; Exp. Val: %h \012", &PV<v0x55aec5d720b0_0, v0x55aec5d71d40_0, 1>, v0x55aec5d71c60_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x55aec5d100a0;
T_1 ;
    %wait E_0x55aec5d45b00;
    %load/vec4 v0x55aec5d717a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aec5d3ed20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55aec5d3d040_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55aec5d3db80_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aec5d3c970_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55aec5d3c970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55aec5d3c970_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55aec5d3a5c0_0, 4, 8;
    %load/vec4 v0x55aec5d3c970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aec5d3c970_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55aec5d3ed20_0;
    %load/vec4 v0x55aec5d71860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55aec5d71860_0;
    %assign/vec4 v0x55aec5d71920_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aec5d3c970_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x55aec5d3c970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x55aec5d3b7d0_0;
    %load/vec4 v0x55aec5d3c970_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55aec5d3c970_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55aec5d3a5c0_0, 4, 8;
    %load/vec4 v0x55aec5d3c970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aec5d3c970_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aec5d3ed20_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55aec5d3ed20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55aec5d71860_0;
    %assign/vec4 v0x55aec5d71920_0, 0;
    %load/vec4 v0x55aec5d3a5c0_0;
    %load/vec4 v0x55aec5d3d040_0;
    %pad/u 7;
    %muli 8, 0, 7;
    %part/u 8;
    %store/vec4 v0x55aec5d3db80_0, 0, 8;
    %load/vec4 v0x55aec5d3d040_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55aec5d3d040_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aec5d3ed20_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x55aec5d3d040_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55aec5d3d040_0, 0, 4;
T_1.11 ;
T_1.8 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55aec5d4aef0;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0x55aec5d71e20_0;
    %nor/r;
    %store/vec4 v0x55aec5d71e20_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55aec5d4aef0;
T_3 ;
    %vpi_call 2 31 "$dumpfile", "wv_mod_reg16_16to1.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55aec5d4aef0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55aec5d4aef0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aec5d71e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aec5d72340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aec5d72340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aec5d72410_0, 0, 1;
    %wait E_0x55aec5d46c40;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55aec5d71ee0_0, 4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55aec5d71fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x55aec5d71ee0_0;
    %load/vec4 v0x55aec5d71fe0_0;
    %subi 1, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %addi 1, 0, 8;
    %load/vec4 v0x55aec5d71fe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55aec5d71ee0_0, 4, 8;
    %load/vec4 v0x55aec5d71fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aec5d72410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55aec5d71fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_0x55aec5d46c40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aec5d72270_0, 0, 1;
    %load/vec4 v0x55aec5d71ee0_0;
    %load/vec4 v0x55aec5d71fe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %store/vec4 v0x55aec5d71c60_0, 0, 8;
    %load/vec4 v0x55aec5d71fe0_0;
    %pad/s 4;
    %store/vec4 v0x55aec5d71d40_0, 0, 4;
    %fork TD_tb_mod_reg16_16to1.test_fifoReq, S_0x55aec5d71ac0;
    %join;
    %wait E_0x55aec5d46c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aec5d72270_0, 0, 1;
    %load/vec4 v0x55aec5d71fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aec5d72410_0, 0, 1;
    %wait E_0x55aec5d46c40;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55aec5d71ee0_0, 4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x55aec5d71fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x55aec5d71ee0_0;
    %load/vec4 v0x55aec5d71fe0_0;
    %subi 1, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %addi 2, 0, 8;
    %load/vec4 v0x55aec5d71fe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55aec5d71ee0_0, 4, 8;
    %load/vec4 v0x55aec5d71fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aec5d72410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x55aec5d71fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.7, 5;
    %wait E_0x55aec5d46c40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aec5d72270_0, 0, 1;
    %load/vec4 v0x55aec5d71ee0_0;
    %load/vec4 v0x55aec5d71fe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %store/vec4 v0x55aec5d71c60_0, 0, 8;
    %load/vec4 v0x55aec5d71fe0_0;
    %pad/s 4;
    %store/vec4 v0x55aec5d71d40_0, 0, 4;
    %fork TD_tb_mod_reg16_16to1.test_fifoReq, S_0x55aec5d71ac0;
    %join;
    %wait E_0x55aec5d46c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aec5d72270_0, 0, 1;
    %load/vec4 v0x55aec5d71fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aec5d72410_0, 0, 1;
    %wait E_0x55aec5d46c40;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55aec5d71ee0_0, 4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x55aec5d71fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0x55aec5d71ee0_0;
    %load/vec4 v0x55aec5d71fe0_0;
    %subi 1, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %addi 4, 0, 8;
    %load/vec4 v0x55aec5d71fe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55aec5d71ee0_0, 4, 8;
    %load/vec4 v0x55aec5d71fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aec5d72410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x55aec5d71fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.11, 5;
    %wait E_0x55aec5d46c40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aec5d72270_0, 0, 1;
    %load/vec4 v0x55aec5d71ee0_0;
    %load/vec4 v0x55aec5d71fe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %store/vec4 v0x55aec5d71c60_0, 0, 8;
    %load/vec4 v0x55aec5d71fe0_0;
    %pad/s 4;
    %store/vec4 v0x55aec5d71d40_0, 0, 4;
    %fork TD_tb_mod_reg16_16to1.test_fifoReq, S_0x55aec5d71ac0;
    %join;
    %wait E_0x55aec5d46c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aec5d72270_0, 0, 1;
    %load/vec4 v0x55aec5d71fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aec5d71fe0_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mod_reg16_16to1.sv";
    "./../design/mod_reg16_16to1.sv";
