<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="34" />
   <security visible="1" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Project,Library/Basic Functions/DMA,Library/Qsys Interconnect/Memory-Mapped,Library/Basic Functions/Bridges and Adaptors,Library,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/Qsys Interconnect" />
 <window width="1417" height="860" x="-1" y="0" />
 <hdlexample language="VHDL" />
 <generation block_symbol_file="1" synthesis="VHDL" greybox="0" />
</preferences>
