
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.344 ; gain = 0.000 ; free physical = 84041 ; free virtual = 123675
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 36'b000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 36'b000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 36'b000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 36'b000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 36'b000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 36'b000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 36'b000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 36'b000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 36'b000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 36'b000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 36'b000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 36'b000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 36'b000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 36'b000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 36'b000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 36'b000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 36'b000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 36'b000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 36'b000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 36'b000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 36'b000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 36'b000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 36'b000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 36'b000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 36'b000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 36'b000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 36'b000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 36'b000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 36'b000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 36'b000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 36'b000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 36'b000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 36'b000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 36'b001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 36'b010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 36'b100000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fn1_fpext_32ns_64_2_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_fpext_32ns_64_2_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_fpext_0_no_dsp_32' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/ip/fn1_ap_fpext_0_no_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_fpext_0_no_dsp_32' (13#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/ip/fn1_ap_fpext_0_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fpext_32ns_64_2_no_dsp_1' (14#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_fpext_32ns_64_2_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_dadd_64ns_64ns_64_7_full_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_dadd_64ns_64ns_64_7_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_dadd_5_full_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/ip/fn1_ap_dadd_5_full_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_dadd_5_full_dsp_64' (33#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/ip/fn1_ap_dadd_5_full_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dadd_64ns_64ns_64_7_full_dsp_1' (34#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_dadd_64ns_64ns_64_7_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_dmul_64ns_64ns_64_7_max_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_dmul_64ns_64ns_64_7_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_dmul_5_max_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/ip/fn1_ap_dmul_5_max_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_dmul_5_max_dsp_64' (41#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/ip/fn1_ap_dmul_5_max_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dmul_64ns_64ns_64_7_max_dsp_1' (42#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_dmul_64ns_64ns_64_7_max_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitodp_32s_64_6_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_sitodp_32s_64_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_sitodp_4_no_dsp_32' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/ip/fn1_ap_sitodp_4_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_sitodp_4_no_dsp_32' (45#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/ip/fn1_ap_sitodp_4_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitodp_32s_64_6_no_dsp_1' (46#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_sitodp_32s_64_6_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_29s_9ns_29_33_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_udiv_29s_9ns_29_33_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 33 - type: integer 
	Parameter din0_WIDTH bound to: 29 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_29s_9ns_29_33_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_udiv_29s_9ns_29_33_seq_1.v:82]
	Parameter in0_WIDTH bound to: 29 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_29s_9ns_29_33_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_udiv_29s_9ns_29_33_seq_1.v:7]
	Parameter in0_WIDTH bound to: 29 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 29 - type: integer 
	Parameter cal_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_29s_9ns_29_33_seq_1_div_u' (47#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_udiv_29s_9ns_29_33_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_29s_9ns_29_33_seq_1_div' (48#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_udiv_29s_9ns_29_33_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_29s_9ns_29_33_seq_1' (49#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_udiv_29s_9ns_29_33_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_32s_8s_32_2_1' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_mul_32s_8s_32_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_32s_8s_32_2_1_Multiplier_0' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_mul_32s_8s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32s_8s_32_2_1_Multiplier_0' (50#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_mul_32s_8s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32s_8s_32_2_1' (51#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_mul_32s_8s_32_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_32s_30s_32_2_1' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_mul_32s_30s_32_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_32s_30s_32_2_1_Multiplier_1' [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_mul_32s_30s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32s_30s_32_2_1_Multiplier_1' (52#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_mul_32s_30s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_32s_30s_32_2_1' (53#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1_mul_32s_30s_32_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fn1' (54#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7ba6/hdl/verilog/fn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (55#1) [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2462.246 ; gain = 67.902 ; free physical = 84850 ; free virtual = 124492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2477.090 ; gain = 82.746 ; free physical = 84855 ; free virtual = 124497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2477.090 ; gain = 82.746 ; free physical = 84855 ; free virtual = 124497
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2480.059 ; gain = 0.000 ; free physical = 84898 ; free virtual = 124541
INFO: [Netlist 29-17] Analyzing 578 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.902 ; gain = 0.000 ; free physical = 84756 ; free virtual = 124394
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  FDE => FDRE: 35 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2629.902 ; gain = 0.000 ; free physical = 84750 ; free virtual = 124388
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84632 ; free virtual = 124272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84631 ; free virtual = 124271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84631 ; free virtual = 124271
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84484 ; free virtual = 124126
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_2_no_dsp_1_U1/fn1_ap_fpext_0_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/fpext_32ns_64_2_no_dsp_1_U1/fn1_ap_fpext_0_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_2_no_dsp_1_U1/fn1_ap_fpext_0_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/fpext_32ns_64_2_no_dsp_1_U1/fn1_ap_fpext_0_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_2_no_dsp_1_U1/fn1_ap_fpext_0_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/fpext_32ns_64_2_no_dsp_1_U1/fn1_ap_fpext_0_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_7_max_dsp_1_U3/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/dmul_64ns_64ns_64_7_max_dsp_1_U3/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_7_max_dsp_1_U3/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/dmul_64ns_64ns_64_7_max_dsp_1_U3/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized56) to 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized56) to 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84990 ; free virtual = 124645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84553 ; free virtual = 124095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 85492 ; free virtual = 125034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 85265 ; free virtual = 124823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 85030 ; free virtual = 124610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 85031 ; free virtual = 124611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84996 ; free virtual = 124577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84993 ; free virtual = 124574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84985 ; free virtual = 124567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84980 ; free virtual = 124562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    36|
|2     |DSP48E1 |    19|
|17    |LUT1    |    12|
|18    |LUT2    |   270|
|19    |LUT3    |   139|
|20    |LUT4    |   211|
|21    |LUT5    |   150|
|22    |LUT6    |   560|
|23    |MUXCY   |   302|
|24    |MUXF7   |    17|
|25    |MUXF8   |     1|
|26    |SRL16E  |    31|
|27    |XORCY   |   174|
|28    |FDE     |    35|
|29    |FDRE    |  1448|
|30    |FDSE    |    13|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 84978 ; free virtual = 124561
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2629.902 ; gain = 82.746 ; free physical = 85025 ; free virtual = 124608
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2629.902 ; gain = 235.559 ; free physical = 85025 ; free virtual = 124608
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2629.902 ; gain = 0.000 ; free physical = 85034 ; free virtual = 124617
INFO: [Netlist 29-17] Analyzing 584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2653.926 ; gain = 0.000 ; free physical = 84833 ; free virtual = 124416
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 85 instances
  FDE => FDRE: 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2653.926 ; gain = 259.680 ; free physical = 85015 ; free virtual = 124598
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = cb91520047e2bc30
INFO: [Coretcl 2-1174] Renamed 230 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_35/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 14 01:10:44 2021...
