# 0 "arch/arm64/boot/dts/qcom/sm6375-sony-xperia-murray-pdx225.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm6375-sony-xperia-murray-pdx225.dts"





/dts-v1/;




# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm6375-sony-xperia-murray-pdx225.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm6375.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 7 "arch/arm64/boot/dts/qcom/sm6375.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm6375-gcc.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm6375.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm6375.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/qcom,scm.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm6375.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/qcom/sm6375.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm6375.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 13 "arch/arm64/boot/dts/qcom/sm6375.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board_clk: xo-board-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo660";
   reg = <0x0 0x0>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo660";
   reg = <0x0 0x100>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&L2_100>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo660";
   reg = <0x0 0x200>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&L2_200>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo660";
   reg = <0x0 0x300>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&L2_300>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo660";
   reg = <0x0 0x400>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&L2_400>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD4>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_400: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo660";
   reg = <0x0 0x500>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&L2_500>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD5>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_500: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo660";
   reg = <0x0 0x600>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   next-level-cache = <&L2_600>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   power-domains = <&CPU_PD6>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_600: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo660";
   reg = <0x0 0x700>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   next-level-cache = <&L2_700>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   power-domains = <&CPU_PD7>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_700: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "silver-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <549>;
    exit-latency-us = <901>;
    min-residency-us = <1774>;
    local-timer-stop;
   };

   LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "silver-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <702>;
    exit-latency-us = <915>;
    min-residency-us = <4001>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "gold-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <523>;
    exit-latency-us = <1244>;
    min-residency-us = <2207>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_1: cpu-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "gold-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <526>;
    exit-latency-us = <1854>;
    min-residency-us = <5555>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000044>;
    entry-latency-us = <2752>;
    exit-latency-us = <3048>;
    min-residency-us = <6118>;
   };
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-sm6375", "qcom,scm";
   clocks = <&rpmcc 70>;
   clock-names = "core";
   #reset-cells = <1>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
  };

  CPU_PD1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
  };

  CPU_PD2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
  };

  CPU_PD3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
  };

  CPU_PD4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
  };

  CPU_PD5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
  };

  CPU_PD6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1>;
  };

  CPU_PD7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1>;
  };

  CLUSTER_PD: power-domain-cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_0>;
  };
 };

 qup_opp_table: opp-table-qup {
  compatible = "operating-points-v2";

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmpd_opp_low_svs>;
  };

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   required-opps = <&rpmpd_opp_svs>;
  };

  opp-128000000 {
   opp-hz = /bits/ 64 <128000000>;
   required-opps = <&rpmpd_opp_nom>;
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hypervisor@80000000 {
   reg = <0 0x80000000 0 0x600000>;
   no-map;
  };

  xbl_aop_mem: xbl-aop@80700000 {
   reg = <0 0x80700000 0 0x100000>;
   no-map;
  };

  reserved_xbl_uefi: xbl-uefi-res@80880000 {
   reg = <0 0x80880000 0 0x14000>;
   no-map;
  };

  smem_mem: smem@80900000 {
   compatible = "qcom,smem";
   reg = <0 0x80900000 0 0x200000>;
   hwlocks = <&tcsr_mutex 3>;
   no-map;
  };

  fw_mem: fw@80b00000 {
   reg = <0 0x80b00000 0 0x100000>;
   no-map;
  };

  cdsp_secure_heap_mem: cdsp-sec-heap@80c00000 {
   reg = <0 0x80c00000 0 0x1e00000>;
   no-map;
  };

  dfps_data_mem: dpfs-data@85e00000 {
   reg = <0 0x85e00000 0 0x100000>;
   no-map;
  };

  pil_wlan_mem: pil-wlan@86500000 {
   reg = <0 0x86500000 0 0x200000>;
   no-map;
  };

  pil_adsp_mem: pil-adsp@86700000 {
   reg = <0 0x86700000 0 0x2000000>;
   no-map;
  };

  pil_cdsp_mem: pil-cdsp@88700000 {
   reg = <0 0x88700000 0 0x1e00000>;
   no-map;
  };

  pil_video_mem: pil-video@8a500000 {
   reg = <0 0x8a500000 0 0x500000>;
   no-map;
  };

  pil_ipa_fw_mem: pil-ipa-fw@8aa00000 {
   reg = <0 0x8aa00000 0 0x10000>;
   no-map;
  };

  pil_ipa_gsi_mem: pil-ipa-gsi@8aa10000 {
   reg = <0 0x8aa10000 0 0xa000>;
   no-map;
  };

  pil_gpu_micro_code_mem: pil-gpu-ucode@8aa1a000 {
   reg = <0 0x8aa1a000 0 0x2000>;
   no-map;
  };

  pil_mpss_wlan_mem: pil-mpss-wlan@8b800000 {
   reg = <0 0x8b800000 0 0x10000000>;
   no-map;
  };

  removed_mem: removed@c0000000 {
   reg = <0 0xc0000000 0 0x5100000>;
   no-map;
  };

  rmtfs_mem: rmtfs@f3900000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0 0xf3900000 0 0x280000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <0xF 0x2B>;
  };

  debug_mem: debug@ffb00000 {
   reg = <0 0xffb00000 0 0xc0000>;
   no-map;
  };

  last_log_mem: lastlog@ffbc0000 {
   reg = <0 0xffbc0000 0 0x80000>;
   no-map;
  };

  cmdline_region: cmdline@ffd00000 {
   reg = <0 0xffd00000 0 0x1000>;
   no-map;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";
  interrupts-extended = <&ipcc 0
          0
          1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&ipcc 0 0>;

  rpm_requests: rpm-requests {
   compatible = "qcom,rpm-sm6375";
   qcom,glink-channels = "rpm_requests";

   rpmcc: clock-controller {
    compatible = "qcom,rpmcc-sm6375", "qcom,rpmcc";
    clocks = <&xo_board_clk>;
    clock-names = "xo";
    #clock-cells = <1>;
   };

   rpmpd: power-controller {
    compatible = "qcom,sm6375-rpmpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmpd_opp_table>;

    rpmpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmpd_opp_svs_plus: opp5 {
      opp-level = <192>;
     };

     rpmpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmpd_opp_nom_plus: opp7 {
      opp-level = <320>;
     };

     rpmpd_opp_turbo: opp8 {
      opp-level = <384>;
     };

     rpmpd_opp_turbo_no_cpr: opp9 {
      opp-level = <416>;
     };
    };
   };
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-modem {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts-extended = <&ipcc 2
          2
          1>;
  mboxes = <&ipcc 2
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  smp2p_modem_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_modem_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ipa_smp2p_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  ipa_smp2p_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wlan_smp2p_in: wlan-wpss-to-ap {
   qcom,entry-name = "wlan";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  ipcc: mailbox@208000 {
   compatible = "qcom,sm6375-ipcc", "qcom,ipcc";
   reg = <0 0x00208000 0 0x1000>;
   interrupts = <0 334 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  tcsr_mutex: hwlock@340000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x00340000 0x0 0x40000>;
   #hwlock-cells = <1>;
  };

  tlmm: pinctrl@500000 {
   compatible = "qcom,sm6375-tlmm";
   reg = <0 0x00500000 0 0x800000>;
   interrupts = <0 227 4>;
   gpio-ranges = <&tlmm 0 0 157>;

   interrupt-controller;
   gpio-controller;
   #interrupt-cells = <2>;
   #gpio-cells = <2>;

   sdc2_off_state: sdc2-off-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_on_state: sdc2-on-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };

   qup_i2c0_default: qup-i2c0-default-state {
    pins = "gpio0", "gpio1";
    function = "qup00";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c1_default: qup-i2c1-default-state {
    pins = "gpio61", "gpio62";
    function = "qup01";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_default: qup-i2c2-default-state {
    pins = "gpio45", "gpio46";
    function = "qup02";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c8_default: qup-i2c8-default-state {
    pins = "gpio19", "gpio20";

    function = "qup12";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c10_default: qup-i2c10-default-state {
    pins = "gpio4", "gpio5";
    function = "qup10";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi0_default: qup-spi0-default-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "qup00";
    drive-strength = <6>;
    bias-disable;
   };
  };

  gcc: clock-controller@1400000 {
   compatible = "qcom,sm6375-gcc";
   reg = <0 0x01400000 0 0x1f0000>;
   clocks = <&rpmcc 0>,
     <&rpmcc 1>,
     <&sleep_clk>;
   #power-domain-cells = <1>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  usb_1_hsphy: phy@162b000 {
   compatible = "qcom,sm6375-usb-hs-phy", "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x0162b000 0 0x400>;

   clocks = <&rpmcc 0>;
   clock-names = "ref";
   resets = <&gcc 9>;
   #phy-cells = <0>;

   status = "disabled";
  };

  spmi_bus: spmi@1c40000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0x01c40000 0 0x1100>,
         <0 0x01e00000 0 0x2000000>,
         <0 0x03e00000 0 0x100000>,
         <0 0x03f00000 0 0xa0000>,
         <0 0x01c0a000 0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 86 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tsens0: thermal-sensor@4411000 {
   compatible = "qcom,sm6375-tsens", "qcom,tsens-v2";
   reg = <0 0x04411000 0 0x140>,
         <0 0x04410000 0 0x20>;
   interrupts = <0 275 4>,
         <0 190 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
   #qcom,sensors = <15>;
  };

  tsens1: thermal-sensor@4413000 {
   compatible = "qcom,sm6375-tsens", "qcom,tsens-v2";
   reg = <0 0x04413000 0 0x140>,
         <0 0x04412000 0 0x20>;
   interrupts = <0 293 4>,
         <0 316 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
   #qcom,sensors = <11>;
  };

  rpm_msg_ram: sram@45f0000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0 0x045f0000 0 0x7000>;
  };

  sram@4690000 {
   compatible = "qcom,rpm-stats";
   reg = <0 0x04690000 0 0x400>;
  };

  sdhc_2: mmc@4784000 {
   compatible = "qcom,sm6375-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x04784000 0 0x1000>;

   interrupts = <0 350 4>,
         <0 353 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 150>,
     <&gcc 151>,
     <&rpmcc 0>;
   clock-names = "iface", "core", "xo";
   resets = <&gcc 12>;
   iommus = <&apps_smmu 0x40 0x0>;

   pinctrl-0 = <&sdc2_on_state>;
   pinctrl-1 = <&sdc2_off_state>;
   pinctrl-names = "default", "sleep";

   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   power-domains = <&rpmpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;
   bus-width = <4>;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmpd_opp_low_svs>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmpd_opp_svs_plus>;
    };
   };
  };

  gpi_dma0: dma-controller@4a00000 {
   compatible = "qcom,sm6375-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0 0x04a00000 0 0x60000>;
   interrupts = <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>;
   dma-channels = <10>;
   dma-channel-mask = <0x1f>;
   iommus = <&apps_smmu 0x16 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@4ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x04ac0000 0x0 0x2000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 140>,
     <&gcc 141>;
   iommus = <&apps_smmu 0x3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c0: i2c@4a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a80000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 114>;
    interrupts = <0 327 4>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@4a80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a80000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 114>;
    interrupts = <0 327 4>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi0_default>;
    power-domains = <&rpmpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c1: i2c@4a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a84000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 116>;
    interrupts = <0 328 4>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@4a84000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a84000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 116>;
    interrupts = <0 328 4>;
    power-domains = <&rpmpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@4a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a88000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 118>;
    interrupts = <0 329 4>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@4a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a88000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 118>;
    interrupts = <0 329 4>;
    power-domains = <&rpmpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
# 1021 "arch/arm64/boot/dts/qcom/sm6375.dtsi"
  };

  gpi_dma1: dma-controller@4c00000 {
   compatible = "qcom,sm6375-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0 0x04c00000 0 0x60000>;
   interrupts = <0 497 4>,
         <0 498 4>,
         <0 499 4>,
         <0 500 4>,
         <0 501 4>,
         <0 502 4>,
         <0 503 4>,
         <0 504 4>,
         <0 505 4>,
         <0 506 4>;
   dma-channels = <10>;
   dma-channel-mask = <0x1f>;
   iommus = <&apps_smmu 0xd6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@4cc0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x04cc0000 0x0 0x2000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 142>,
     <&gcc 143>;
   iommus = <&apps_smmu 0xc3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c6: i2c@4c80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04c80000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 128>;
    interrupts = <0 507 4>;
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi6: spi@4c80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04c80000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 128>;
    interrupts = <0 507 4>;
    power-domains = <&rpmpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c7: i2c@4c84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04c84000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 130>;
    interrupts = <0 508 4>;
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi7: spi@4c84000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04c84000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 130>;
    interrupts = <0 508 4>;
    power-domains = <&rpmpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c8: i2c@4c88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04c88000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 132>;
    interrupts = <0 509 4>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi8: spi@4c88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04c88000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 132>;
    interrupts = <0 509 4>;
    power-domains = <&rpmpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c9: i2c@4c8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04c8c000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 134>;
    interrupts = <0 510 4>;
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi9: spi@4c8c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04c8c000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 134>;
    interrupts = <0 510 4>;
    power-domains = <&rpmpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c10: i2c@4c90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04c90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 136>;
    interrupts = <0 511 4>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi10: spi@4c90000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04c90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 136>;
    interrupts = <0 511 4>;
    power-domains = <&rpmpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  usb_1: usb@4ef8800 {
   compatible = "qcom,sm6375-dwc3", "qcom,dwc3";
   reg = <0 0x04ef8800 0 0x400>;

   clocks = <&gcc 79>,
     <&gcc 168>,
     <&gcc 155>,
     <&gcc 173>,
     <&gcc 170>,
     <&gcc 174>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 170>,
       <&gcc 168>;
   assigned-clock-rates = <19200000>, <133333333>;

   interrupts = <0 302 4>,
         <0 12 4>,
         <0 93 4>,
         <0 94 4>;
   interrupt-names = "hs_phy_irq",
       "ss_phy_irq",
       "dm_hs_phy_irq",
       "dp_hs_phy_irq";

   power-domains = <&gcc 0>;

   resets = <&gcc 14>;






   qcom,select-utmi-as-pipe-clk;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_1_dwc3: usb@4e00000 {
    compatible = "snps,dwc3";
    reg = <0 0x04e00000 0 0xcd00>;
    interrupts = <0 255 4>;
    maximum-speed = "high-speed";
    phys = <&usb_1_hsphy>;
    phy-names = "usb2-phy";
    iommus = <&apps_smmu 0xe0 0x0>;


    snps,hird-threshold = /bits/ 8 <0x10>;
    snps,usb2-gadget-lpm-disable;
    snps,dis_u2_susphy_quirk;
    snps,is-utmi-l1-suspend;
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;
    snps,usb3_lpm_capable;
    snps,has-lpm-erratum;
    tx-fifo-resize;
   };
  };

  remoteproc_mss: remoteproc@6000000 {
   compatible = "qcom,sm6375-mpss-pas";
   reg = <0 0x06000000 0 0x4040>;

   interrupts-extended = <&intc 0 307 1>,
           <&smp2p_modem_in 0 1>,
           <&smp2p_modem_in 1 1>,
           <&smp2p_modem_in 2 1>,
           <&smp2p_modem_in 3 1>,
           <&smp2p_modem_in 7 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack",
       "shutdown-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   power-domains = <&rpmpd 0>;
   power-domain-names = "cx";

   memory-region = <&pil_mpss_wlan_mem>;

   qcom,smem-states = <&smp2p_modem_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 2
            0
            1>;
    mboxes = <&ipcc 2
      0>;
    label = "modem";
    qcom,remote-pid = <1>;
   };
  };

  remoteproc_adsp: remoteproc@a400000 {
   compatible = "qcom,sm6375-adsp-pas";
   reg = <0 0x0a400000 0 0x100>;

   interrupts-extended = <&intc 0 282 4>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   power-domains = <&rpmpd 8>,
     <&rpmpd 9>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&pil_adsp_mem>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;
   };
  };

  remoteproc_cdsp: remoteproc@b000000 {
   compatible = "qcom,sm6375-cdsp-pas";
   reg = <0x0 0x0b000000 0x0 0x100000>;

   interrupts-extended = <&intc 0 265 1>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   power-domains = <&rpmpd 0>;
   power-domain-names = "cx";

   memory-region = <&pil_cdsp_mem>;

   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;
    label = "cdsp";
    qcom,remote-pid = <5>;
   };
  };

  sram@c125000 {
   compatible = "qcom,sm6375-imem", "syscon", "simple-mfd";
   reg = <0 0x0c125000 0 0x1000>;
   ranges = <0 0 0x0c125000 0x1000>;

   #address-cells = <1>;
   #size-cells = <1>;

   pil-reloc@94c {
    compatible = "qcom,pil-reloc-info";
    reg = <0x94c 0xc8>;
   };
  };

  apps_smmu: iommu@c600000 {
   compatible = "qcom,sm6375-smmu-500", "arm,mmu-500";
   reg = <0 0x0c600000 0 0x100000>;
   interrupts = <0 81 4>,
         <0 89 4>,
         <0 90 4>,
         <0 91 4>,
         <0 92 4>,
         <0 93 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 119 4>,
         <0 120 4>,
         <0 121 4>,
         <0 122 4>,
         <0 123 4>,
         <0 124 4>,
         <0 125 4>,
         <0 126 4>,
         <0 127 4>,
         <0 128 4>,
         <0 129 4>,
         <0 130 4>,
         <0 131 4>,
         <0 132 4>,
         <0 133 4>,
         <0 134 4>,
         <0 135 4>,
         <0 136 4>,
         <0 137 4>,
         <0 138 4>,
         <0 139 4>,
         <0 140 4>,
         <0 141 4>,
         <0 142 4>,
         <0 143 4>,
         <0 144 4>,
         <0 145 4>,
         <0 146 4>,
         <0 147 4>,
         <0 148 4>,
         <0 149 4>,
         <0 150 4>,
         <0 151 4>,
         <0 152 4>;

   power-domains = <&gcc 6>,
     <&gcc 5>,
     <&gcc 7>;
   #global-interrupts = <1>;
   #iommu-cells = <2>;
  };

  wifi: wifi@c800000 {
   compatible = "qcom,wcn3990-wifi";
   reg = <0 0x0c800000 0 0x800000>;
   reg-names = "membase";
   memory-region = <&pil_wlan_mem>;
   interrupts = <0 358 4>,
         <0 359 4>,
         <0 360 4>,
         <0 361 4>,
         <0 362 4>,
         <0 363 4>,
         <0 364 4>,
         <0 365 4>,
         <0 366 4>,
         <0 367 4>,
         <0 368 4>,
         <0 369 4>;
   iommus = <&apps_smmu 0x80 0x1>;
   qcom,msa-fixed-perm;
   status = "disabled";
  };

  intc: interrupt-controller@f200000 {
   compatible = "arm,gic-v3";
   reg = <0x0 0x0f200000 0x0 0x10000>,
         <0x0 0x0f240000 0x0 0x100000>;
   interrupts = <1 8 4>;
   #redistributor-regions = <1>;
   #interrupt-cells = <3>;
   redistributor-stride = <0 0x20000>;
   interrupt-controller;
  };

  timer@f420000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0 0x0f420000 0 0x1000>;
   ranges = <0 0 0 0x20000000>;
   #address-cells = <1>;
   #size-cells = <1>;

   frame@f421000 {
    reg = <0x0f421000 0x1000>, <0x0f422000 0x1000>;
    interrupts = <0 8 4>,
          <0 6 4>;
    frame-number = <0>;
   };

   frame@f423000 {
    reg = <0x0f243000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@f425000 {
    reg = <0x0f425000 0x1000>;
    interrupts = <0 10 4>;
    frame-number = <2>;
    status = "disabled";
   };

   frame@f427000 {
    reg = <0x0f427000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@f429000 {
    reg = <0x0f429000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@f42b000 {
    reg = <0x0f42b000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@f42d000 {
    reg = <0x0f42d000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };

  cpucp_l3: interconnect@fd90000 {
   compatible = "qcom,sm6375-cpucp-l3", "qcom,epss-l3";
   reg = <0 0x0fd90000 0 0x1000>;

   clocks = <&rpmcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";
   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@fd91000 {
   compatible = "qcom,sm6375-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0 0x0fd91000 0 0x1000>, <0 0x0fd92000 0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1";

   clocks = <&rpmcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";
   interrupts = <0 30 4>,
         <0 31 4>;
   interrupt-names = "dcvsh-irq-0", "dcvsh-irq-1";
   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };
 };

 thermal-zones {
  mapss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 0>;

   trips {
    mapss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mapss0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mapss0_crit: mapss-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu4-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cpu4_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu5-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cpu5_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cluster0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cluster0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cluster0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cluster0_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cluster1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cluster1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cluster1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cluster1_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu6-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu6_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu7-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu7_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu-unk0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 11>;

   trips {
    cpu_unk0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_unk0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_unk0_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu-unk1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 12>;

   trips {
    cpu_unk1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_unk1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_unk1_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 13>;

   trips {
    gpuss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpuss0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpuss0_crit: gpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 14>;

   trips {
    gpuss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpuss1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpuss1_crit: gpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  mapss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 0>;

   trips {
    mapss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mapss1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mapss1_crit: mapss-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cwlan-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 1>;

   trips {
    cwlan_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cwlan_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cwlan_crit: cwlan-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  audio-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 2>;

   trips {
    audio_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    audio_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    audio_crit: audio-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  ddr-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 3>;

   trips {
    ddr_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    ddr_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    ddr_crit: ddr-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  q6hvx-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 4>;

   trips {
    q6hvx_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    q6hvx_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    q6hvx_crit: q6hvx-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 5>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    camera_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    camera_crit: camera-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  mdm-core0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 6>;

   trips {
    mdm_core0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm_core0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm_core0_crit: mdm-core0-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  mdm-core1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 7>;

   trips {
    mdm_core1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm_core1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm_core1_crit: mdm-core1-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  mdm-vec-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 8>;

   trips {
    mdm_vec_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm_vec_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm_vec_crit: mdm-vec-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  msm-scl-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 9>;

   trips {
    msm_scl_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    msm_scl_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    msm_scl_crit: msm-scl-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 10>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    video_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    video_crit: video-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 2 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 0 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 13 "arch/arm64/boot/dts/qcom/sm6375-sony-xperia-murray-pdx225.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 1


# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 4 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 5 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2

/ {
 thermal-zones {
  pm6125-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm6125_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@0 {
  compatible = "qcom,pm6125", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm6125_pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    linux,code = <116>;
    bias-pull-up;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 0x1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    status = "disabled";
   };
  };

  pm6125_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 1>;
   io-channels = <&pm6125_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm6125_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   #io-channel-cells = <1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
   };

   vph-pwr@83 {
    reg = <0x83>;
    qcom,pre-scaling = <1 3>;
   };

   vcoin@85 {
    reg = <0x85>;
    qcom,pre-scaling = <1 3>;
   };

   xo-therm@4c {
    reg = <0x4c>;
    qcom,pre-scaling = <1 1>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };
  };

  pm6125_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   status = "disabled";
  };

  pm6125_rtc: rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
   status = "disabled";
  };

  pm6125_gpios: gpio@c000 {
   compatible = "qcom,pm6125-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm6125_gpios 0 0 9>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm6125", "qcom,spmi-pmic";
  reg = <0x1 0>;
 };
};
# 14 "arch/arm64/boot/dts/qcom/sm6375-sony-xperia-murray-pdx225.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 1
# 16 "arch/arm64/boot/dts/qcom/pmk8350.dtsi"
&spmi_bus {
 pmk8350: pmic@6 {
  compatible = "qcom,pmk8350", "qcom,spmi-pmic";
  reg = <6 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmk8350_pon: pon@1300 {
   compatible = "qcom,pmk8350-pon";
   reg = <0x1300>, <0x800>;
   reg-names = "hlos", "pbs";

   pon_pwrkey: pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts = <6 0x13 0x7 (2 | 1)>;
    linux,code = <116>;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pmk8350-resin";
    interrupts = <6 0x13 0x6 (2 | 1)>;
    status = "disabled";
   };
  };

  pmk8350_vadc: adc@3100 {
   compatible = "qcom,spmi-adc7";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <6 0x31 0x0 1>;
   #io-channel-cells = <1>;
  };

  pmk8350_adc_tm: adc-tm@3400 {
   compatible = "qcom,adc-tm7";
   reg = <0x3400>;
   interrupts = <6 0x34 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   status = "disabled";
  };

  pmk8350_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <6 0x62 0x1 1>;
   status = "disabled";
  };

  pmk8350_gpios: gpio@b000 {
   compatible = "qcom,pmk8350-gpio", "qcom,spmi-gpio";
   reg = <0xb000>;
   gpio-controller;
   gpio-ranges = <&pmk8350_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/sm6375-sony-xperia-murray-pdx225.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmr735a.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pmr735a.dtsi"
&spmi_bus {
 pmr735a: pmic@4 {
  compatible = "qcom,pmr735a", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmr735a_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x4 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmr735a_gpios: gpio@8800 {
   compatible = "qcom,pmr735a-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmr735a_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};

/ {
 thermal-zones {
  pmr735a_thermal: pmr735a-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pmr735a_temp_alarm>;

   trips {
    pmr735a_trip0: trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    pmr735a_crit: pmr735a-crit {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/sm6375-sony-xperia-murray-pdx225.dts" 2


/delete-node/ &pmk8350_pon;

/ {
 model = "Sony Xperia 10 IV";
 compatible = "sony,pdx225", "qcom,sm6375";
 chassis-type = "handset";

 chosen {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  framebuffer: framebuffer@85200000 {
   compatible = "simple-framebuffer";
   reg = <0 0x85200000 0 0xc00000>;

   width = <1080>;
   height = <2520>;
   stride = <(1080 * 4)>;
   format = "a8r8g8b8";




   clocks = <&gcc 83>,
     <&gcc 86>,
     <&gcc 88>,
     <&gcc 85>;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";
  label = "gpio-keys";

  pinctrl-0 = <&vol_down_n>;
  pinctrl-names = "default";

  key-volume-down {
   label = "Volume Down";
   linux,code = <114>;
   gpios = <&pmr735a_gpios 1 1>;
   debounce-interval = <15>;
   linux,can-disable;
   wakeup-source;
  };
 };

 reserved-memory {
  cont_splash_mem: memory@85200000 {
   reg = <0 0x85200000 0 0xc00000>;
   no-map;
  };

  ramoops@ffc40000 {
   compatible = "ramoops";
   reg = <0 0xffc40000 0 0xb0000>;
   record-size = <0x10000>;
   console-size = <0x60000>;
   ftrace-size = <0x10000>;
   pmsg-size = <0x20000>;
   ecc-size = <16>;
  };
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
  regulator-always-on;
  regulator-boot-on;
 };
};

&sdc2_off_state {
 sd-cd-pins {
  pins = "gpio94";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };
};

&sdc2_on_state {
 sd-cd-pins {
  pins = "gpio94";
  function = "gpio";
  drive-strength = <2>;
  bias-pull-up;
 };
};

&sdhc_2 {
 status = "okay";

 vmmc-supply = <&pm6125_l22>;
 vqmmc-supply = <&pm6125_l5>;

 cd-gpios = <&tlmm 94 0>;
};

&gpi_dma0 {
 status = "okay";
};

&gpi_dma1 {
 status = "okay";
};

&i2c8 {
 clock-frequency = <400000>;
 status = "okay";

 touchscreen@48 {
  compatible = "samsung,s6sy761";
  reg = <0x48>;
  interrupt-parent = <&tlmm>;
  interrupts = <22 0x2008>;

  vdd-supply = <&pm6125_l13>;

  pinctrl-names = "default";
  pinctrl-0 = <&ts_int_default &ts_avdd_default>;
 };
};

&pmk8350_adc_tm {
 status = "okay";
};

&pmk8350_rtc {
 status = "okay";
};

&pmr735a_gpios {
 vol_down_n: vol-down-n-state {
  pins = "gpio1";
  function = "normal";
  power-source = <1>;
  bias-pull-up;
  input-enable;
 };
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 linux,code = <115>;
 status = "okay";
};

&qupv3_id_0 {
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&remoteproc_adsp {
 firmware-name = "qcom/sm6375/Sony/murray/adsp.mbn";
 status = "okay";
};

&remoteproc_cdsp {
 firmware-name = "qcom/sm6375/Sony/murray/cdsp.mbn";
 status = "okay";
};

&rpm_requests {
 regulators-0 {
  compatible = "qcom,rpm-pm6125-regulators";

  pm6125_s5: s5 {
   regulator-min-microvolt = <382000>;
   regulator-max-microvolt = <1120000>;
  };

  pm6125_s6: s6 {
   regulator-min-microvolt = <320000>;
   regulator-max-microvolt = <1374000>;
  };

  pm6125_s7: s7 {
   regulator-min-microvolt = <1574000>;
   regulator-max-microvolt = <2040000>;
  };






  pm6125_l2: l2 {
   regulator-min-microvolt = <1170000>;
   regulator-max-microvolt = <1304000>;
  };

  pm6125_l3: l3 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
  };

  pm6125_l4: l4 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
  };

  pm6125_l5: l5 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <2960000>;
   regulator-allow-set-load;
  };

  pm6125_l6: l6 {
   regulator-min-microvolt = <1080000>;
   regulator-max-microvolt = <1304000>;
  };

  pm6125_l7: l7 {
   regulator-min-microvolt = <720000>;
   regulator-max-microvolt = <1050000>;
  };

  pm6125_l8: l8 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1304000>;
  };

  pm6125_l9: l9 {
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <2000000>;
  };

  pm6125_l10: l10 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
  };

  pm6125_l11: l11 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
  };

  pm6125_l12: l12 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <2000000>;
  };

  pm6125_l13: l13 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <1980000>;
  };

  pm6125_l14: l14 {
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
  };

  pm6125_l15: l15 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <3544000>;
  };

  pm6125_l16: l16 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
  };



  pm6125_l18: l18 {
   regulator-min-microvolt = <830000>;
   regulator-max-microvolt = <920000>;
  };

  pm6125_l19: l19 {
   regulator-min-microvolt = <1624000>;
   regulator-max-microvolt = <3304000>;
  };

  pm6125_l20: l20 {
   regulator-min-microvolt = <1624000>;
   regulator-max-microvolt = <3304000>;
  };

  pm6125_l21: l21 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3400000>;
  };

  pm6125_l22: l22 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-allow-set-load;
  };

  pm6125_l23: l23 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3400000>;
  };

  pm6125_l24: l24 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <3544000>;
  };
 };

 regulators-1 {
  compatible = "qcom,rpm-pmr735a-regulators";






  pmr735a_l1: l1 {
   regulator-min-microvolt = <570000>;
   regulator-max-microvolt = <650000>;
  };

  pmr735a_l2: l2 {
   regulator-min-microvolt = <352000>;
   regulator-max-microvolt = <796000>;
  };

  pmr735a_l3: l3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1200000>;
  };

  pmr735a_l4: l4 {
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <2000000>;
  };

  pmr735a_l5: l5 {
   regulator-min-microvolt = <751000>;
   regulator-max-microvolt = <824000>;
  };

  pmr735a_l6: l6 {
   regulator-min-microvolt = <504000>;
   regulator-max-microvolt = <868000>;
  };

  pmr735a_l7: l7 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
  };
 };
};

&sdc2_off_state {
 sd-cd-pins {
  pins = "gpio94";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };
};

&sdc2_on_state {
 sd-cd-pins {
  pins = "gpio94";
  function = "gpio";
  drive-strength = <2>;
  bias-pull-up;
 };
};

&sdhc_2 {
 status = "okay";

 vmmc-supply = <&pm6125_l22>;
 vqmmc-supply = <&pm6125_l5>;

 cd-gpios = <&tlmm 94 0>;
};

&tlmm {
 gpio-reserved-ranges = <13 4>;

 ts_int_default: ts-int-default-state {
  pins = "gpio22";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-up;
 };

 ts_avdd_default: ts-avdd-default-state {
  pins = "gpio59";
  function = "gpio";
  drive-strength = <8>;
  output-high;
 };
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "peripheral";
};

&usb_1_hsphy {
 status = "okay";
};

&xo_board_clk {
 clock-frequency = <19200000>;
};
