{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543925884553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543925884560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:18:04 2018 " "Processing started: Tue Dec 04 06:18:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543925884560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925884560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACL_Mk2_Test -c TLS_Mk2_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ACL_Mk2_Test -c TLS_Mk2_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925884560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543925885406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543925885406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acl_mk2_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acl_mk2_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Mk2_Test " "Found entity 1: ACL_Mk2_Test" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925892782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925892782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_logic_acl_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file input_logic_acl_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_ACL_Mk2 " "Found entity 1: Input_Logic_ACL_Mk2" {  } { { "Input_Logic_ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Input_Logic_ACL_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925892845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925892845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic acl_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic acl_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_ACL_Mk2 " "Found entity 1: Output_Logic_ACL_Mk2" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925892907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925892907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_has_1_car_acl_machine_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file lane_has_1_car_acl_machine_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lane_Has_1_Car_ACL_Machine_Mk2 " "Found entity 1: Lane_Has_1_Car_ACL_Machine_Mk2" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925892970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925892970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder_4to2_acl_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder_4to2_acl_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_ACL_Mk2 " "Found entity 1: Priority_Encoder_4to2_ACL_Mk2" {  } { { "Priority_Encoder_4to2_ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Priority_Encoder_4to2_ACL_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925893048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925893048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ACL_Mk2_Test " "Elaborating entity \"ACL_Mk2_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543925893251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine_mk2.bdf 1 1 " "Using design file acl_machine_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine_Mk2 " "Found entity 1: ACL_Machine_Mk2" {  } { { "acl_machine_mk2.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925893361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543925893361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine_Mk2 ACL_Machine_Mk2:inst " "Elaborating entity \"ACL_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\"" {  } { { "ACL_Mk2_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 304 544 880 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925893376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine.bdf 1 1 " "Using design file acl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine " "Found entity 1: ACL_Machine" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925893488 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543925893488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd " "Elaborating entity \"ACL_Machine\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\"" {  } { { "acl_machine_mk2.bdf" "asdfasd" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine_mk2.bdf" { { 368 128 368 528 "asdfasd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925893488 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_counter_acl.bdf 1 1 " "Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/mod5_counter_acl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925893597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543925893597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3 " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\"" {  } { { "acl_machine.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine.bdf" { { 392 512 720 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925893597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_mod5_counter_acl.v 1 1 " "Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "output_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/output_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925893691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543925893691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\|Output_Logic_Mod5_Counter_ACL:inst4 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\|Output_Logic_Mod5_Counter_ACL:inst4\"" {  } { { "mod5_counter_acl.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/mod5_counter_acl.bdf" { { 400 776 928 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925893691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_mod5_counter_acl.v 1 1 " "Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "input_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/input_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925893785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543925893785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "mod5_counter_acl.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/mod5_counter_acl.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925893785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_ACL_Mk2 ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Output_Logic_ACL_Mk2:adfasdf " "Elaborating entity \"Output_Logic_ACL_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Output_Logic_ACL_Mk2:adfasdf\"" {  } { { "acl_machine.bdf" "adfasdf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine.bdf" { { 360 1128 1280 440 "adfasdf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925893816 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Output_Logic ACL_Mk2.v(14) " "Verilog HDL Case Statement warning at Output_Logic ACL_Mk2.v(14): case item expression covers a value already covered by a previous case item" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 14 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543925893832 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|ACL_Machine:asdfasd|Output_Logic_ACL_Mk2:adfasdf"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Output_Logic ACL_Mk2.v(15) " "Verilog HDL Case Statement warning at Output_Logic ACL_Mk2.v(15): case item expression covers a value already covered by a previous case item" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543925893832 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|ACL_Machine:asdfasd|Output_Logic_ACL_Mk2:adfasdf"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Output_Logic ACL_Mk2.v(16) " "Verilog HDL Case Statement warning at Output_Logic ACL_Mk2.v(16): case item expression covers a value already covered by a previous case item" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543925893832 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|ACL_Machine:asdfasd|Output_Logic_ACL_Mk2:adfasdf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Output_Logic ACL_Mk2.v(11) " "Verilog HDL Case Statement warning at Output_Logic ACL_Mk2.v(11): incomplete case statement has no default case item" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543925893832 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|ACL_Machine:asdfasd|Output_Logic_ACL_Mk2:adfasdf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z Output_Logic ACL_Mk2.v(8) " "Verilog HDL Always Construct warning at Output_Logic ACL_Mk2.v(8): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543925893832 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|ACL_Machine:asdfasd|Output_Logic_ACL_Mk2:adfasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[0\] Output_Logic ACL_Mk2.v(8) " "Inferred latch for \"Z\[0\]\" at Output_Logic ACL_Mk2.v(8)" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925893832 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|ACL_Machine:asdfasd|Output_Logic_ACL_Mk2:adfasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[1\] Output_Logic ACL_Mk2.v(8) " "Inferred latch for \"Z\[1\]\" at Output_Logic ACL_Mk2.v(8)" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925893832 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|ACL_Machine:asdfasd|Output_Logic_ACL_Mk2:adfasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[2\] Output_Logic ACL_Mk2.v(8) " "Inferred latch for \"Z\[2\]\" at Output_Logic ACL_Mk2.v(8)" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925893832 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|ACL_Machine:asdfasd|Output_Logic_ACL_Mk2:adfasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[3\] Output_Logic ACL_Mk2.v(8) " "Inferred latch for \"Z\[3\]\" at Output_Logic ACL_Mk2.v(8)" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925893832 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|ACL_Machine:asdfasd|Output_Logic_ACL_Mk2:adfasdf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_ACL_Mk2 ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Input_Logic_ACL_Mk2:inst " "Elaborating entity \"Input_Logic_ACL_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Input_Logic_ACL_Mk2:inst\"" {  } { { "acl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine.bdf" { { 328 784 1008 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925893847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lane_Has_1_Car_ACL_Machine_Mk2 ACL_Machine_Mk2:inst\|Lane_Has_1_Car_ACL_Machine_Mk2:inst " "Elaborating entity \"Lane_Has_1_Car_ACL_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\|Lane_Has_1_Car_ACL_Machine_Mk2:inst\"" {  } { { "acl_machine_mk2.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine_mk2.bdf" { { 344 -136 88 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925894004 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Lane3_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Verilog HDL Always Construct warning at Lane_Has_1_Car_ACL_Machine_Mk2.v(9): inferring latch(es) for variable \"Lane3_Has1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543925894004 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Lane2_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Verilog HDL Always Construct warning at Lane_Has_1_Car_ACL_Machine_Mk2.v(9): inferring latch(es) for variable \"Lane2_Has1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543925894004 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Lane1_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Verilog HDL Always Construct warning at Lane_Has_1_Car_ACL_Machine_Mk2.v(9): inferring latch(es) for variable \"Lane1_Has1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543925894004 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Lane0_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Verilog HDL Always Construct warning at Lane_Has_1_Car_ACL_Machine_Mk2.v(9): inferring latch(es) for variable \"Lane0_Has1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543925894004 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lane0_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Inferred latch for \"Lane0_Has1\" at Lane_Has_1_Car_ACL_Machine_Mk2.v(9)" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925894004 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lane1_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Inferred latch for \"Lane1_Has1\" at Lane_Has_1_Car_ACL_Machine_Mk2.v(9)" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925894004 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lane2_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Inferred latch for \"Lane2_Has1\" at Lane_Has_1_Car_ACL_Machine_Mk2.v(9)" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925894004 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lane3_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Inferred latch for \"Lane3_Has1\" at Lane_Has_1_Car_ACL_Machine_Mk2.v(9)" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925894004 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_ACL_Mk2 Priority_Encoder_4to2_ACL_Mk2:dfsdfaf " "Elaborating entity \"Priority_Encoder_4to2_ACL_Mk2\" for hierarchy \"Priority_Encoder_4to2_ACL_Mk2:dfsdfaf\"" {  } { { "ACL_Mk2_Test.bdf" "dfsdfaf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 280 376 528 360 "dfsdfaf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925894019 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543925894113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543925894113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst2 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst2\"" {  } { { "ACL_Mk2_Test.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 320 896 1048 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925894129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out0\[6\] VCC " "Pin \"Out0\[6\]\" is stuck at VCC" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 344 1048 1224 360 "Out0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543925895161 "|ACL_Mk2_Test|Out0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out0\[5\] GND " "Pin \"Out0\[5\]\" is stuck at GND" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 344 1048 1224 360 "Out0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543925895161 "|ACL_Mk2_Test|Out0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out0\[4\] GND " "Pin \"Out0\[4\]\" is stuck at GND" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 344 1048 1224 360 "Out0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543925895161 "|ACL_Mk2_Test|Out0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out0\[3\] VCC " "Pin \"Out0\[3\]\" is stuck at VCC" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 344 1048 1224 360 "Out0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543925895161 "|ACL_Mk2_Test|Out0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out0\[2\] VCC " "Pin \"Out0\[2\]\" is stuck at VCC" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 344 1048 1224 360 "Out0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543925895161 "|ACL_Mk2_Test|Out0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out0\[1\] VCC " "Pin \"Out0\[1\]\" is stuck at VCC" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 344 1048 1224 360 "Out0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543925895161 "|ACL_Mk2_Test|Out0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out0\[0\] VCC " "Pin \"Out0\[0\]\" is stuck at VCC" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 344 1048 1224 360 "Out0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543925895161 "|ACL_Mk2_Test|Out0[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543925895161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543925895208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543925896835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543925896835 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lane\[0\] " "No output dependent on input pin \"Lane\[0\]\"" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 304 208 376 320 "Lane" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543925897366 "|ACL_Mk2_Test|Lane[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543925897366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543925897366 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543925897366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543925897366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543925897366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543925897601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:18:17 2018 " "Processing ended: Tue Dec 04 06:18:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543925897601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543925897601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543925897601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925897601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543925899395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543925899395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:18:18 2018 " "Processing started: Tue Dec 04 06:18:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543925899395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543925899395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ACL_Mk2_Test -c TLS_Mk2_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ACL_Mk2_Test -c TLS_Mk2_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543925899395 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543925899505 ""}
{ "Info" "0" "" "Project  = ACL_Mk2_Test" {  } {  } 0 0 "Project  = ACL_Mk2_Test" 0 0 "Fitter" 0 0 1543925899505 ""}
{ "Info" "0" "" "Revision = TLS_Mk2_Test" {  } {  } 0 0 "Revision = TLS_Mk2_Test" 0 0 "Fitter" 0 0 1543925899505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543925899755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543925899755 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TLS_Mk2_Test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TLS_Mk2_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543925899849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543925899896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543925899896 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543925900240 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543925900429 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543925900429 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543925900429 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543925900429 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543925900429 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543925900451 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543925901458 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TLS_Mk2_Test.sdc " "Synopsys Design Constraints File file not found: 'TLS_Mk2_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543925901458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543925901474 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543925901474 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1543925901474 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543925901474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543925901912 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543925901912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543925901912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543925901912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543925901912 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543925901912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543925901912 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543925901912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543925901912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543925901912 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543925901912 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ACL_Selection\[0\] " "Node \"ACL_Selection\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACL_Selection\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ACL_Selection\[1\] " "Node \"ACL_Selection\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACL_Selection\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ACL_Selection\[2\] " "Node \"ACL_Selection\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACL_Selection\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ACL_Selection\[3\] " "Node \"ACL_Selection\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACL_Selection\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Count\[0\] " "Node \"Count\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Count\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Count\[1\] " "Node \"Count\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Count\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Count\[2\] " "Node \"Count\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Count\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lane_Change " "Node \"Lane_Change\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Lane_Change" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Select\[0\] " "Node \"Select\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Select\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Select\[1\] " "Node \"Select\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Select\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Select\[2\] " "Node \"Select\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Select\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Select\[3\] " "Node \"Select\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Select\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Selection\[0\] " "Node \"Selection\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Selection\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Selection\[1\] " "Node \"Selection\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Selection\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Selection\[2\] " "Node \"Selection\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Selection\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Selection\[3\] " "Node \"Selection\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Selection\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543925901928 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1543925901928 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543925901943 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543925902040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543925903900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543925903979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543925904010 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543925905777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543925905777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543925906105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y49 X115_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60" {  } { { "loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60"} { { 12 { 0 ""} 104 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543925908404 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543925908404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543925908827 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543925908827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543925908827 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543925909141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543925909141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543925909563 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543925909563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543925909766 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543925910032 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1543925910251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/output_files/TLS_Mk2_Test.fit.smsg " "Generated suppressed messages file U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/output_files/TLS_Mk2_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543925910391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1634 " "Peak virtual memory: 1634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543925912591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:18:32 2018 " "Processing ended: Tue Dec 04 06:18:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543925912591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543925912591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543925912591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543925912591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543925914861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543925914877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:18:34 2018 " "Processing started: Tue Dec 04 06:18:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543925914877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543925914877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ACL_Mk2_Test -c TLS_Mk2_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ACL_Mk2_Test -c TLS_Mk2_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543925914877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543925915380 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543925917491 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543925917632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543925918758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:18:38 2018 " "Processing ended: Tue Dec 04 06:18:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543925918758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543925918758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543925918758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543925918758 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543925919726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543925920367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543925920367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:18:39 2018 " "Processing started: Tue Dec 04 06:18:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543925920367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543925920367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ACL_Mk2_Test -c TLS_Mk2_Test " "Command: quartus_sta ACL_Mk2_Test -c TLS_Mk2_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543925920367 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543925920461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543925920899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543925920899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925920946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925920946 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543925921289 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TLS_Mk2_Test.sdc " "Synopsys Design Constraints File file not found: 'TLS_Mk2_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543925921618 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925921618 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543925921618 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lane\[2\] Lane\[2\] " "create_clock -period 1.000 -name Lane\[2\] Lane\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543925921618 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lane\[3\] Lane\[3\] " "create_clock -period 1.000 -name Lane\[3\] Lane\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543925921618 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543925921618 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543925921618 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1543925921618 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543925921618 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543925921806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543925921978 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543925921978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.145 " "Worst-case setup slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.173 Clock  " "   -0.145              -0.173 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925922071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Clock  " "    0.440               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925922150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543925922212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543925922290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 Clock  " "   -3.000              -6.855 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Lane\[2\]  " "   -3.000              -3.000 Lane\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Lane\[3\]  " "   -3.000              -3.000 Lane\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925922368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925922368 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543925922636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543925922652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543925922861 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1543925923080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543925923158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543925923158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.027 " "Worst-case setup slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 Clock  " "   -0.027              -0.027 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925923236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Clock  " "    0.387               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925923315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543925923393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543925923473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 Clock  " "   -3.000              -6.855 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Lane\[2\]  " "   -3.000              -3.000 Lane\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Lane\[3\]  " "   -3.000              -3.000 Lane\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925923551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925923551 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543925923801 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1543925923989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.452 " "Worst-case setup slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Clock  " "    0.452               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925924083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Clock  " "    0.201               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925924161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543925924236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543925924314 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543925924314 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543925924314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.249 Clock  " "   -3.000              -6.249 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Lane\[2\]  " "   -3.000              -3.000 Lane\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Lane\[3\]  " "   -3.000              -3.000 Lane\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543925924425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543925924425 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543925925956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543925925956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543925926604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:18:46 2018 " "Processing ended: Tue Dec 04 06:18:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543925926604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543925926604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543925926604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543925926604 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543925928026 ""}
