read -sv run_verilog_mid/adder_32b_12_77_afcc06b5b8a51a50b6190ebc30caa8f2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_77_afcc06b5b8a51a50b6190ebc30caa8f2_yosys.v
