Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul  9 16:08:23 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_dcmotor_timing_summary_routed.rpt -pb pwm_dcmotor_timing_summary_routed.pb -rpx pwm_dcmotor_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_dcmotor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           
TIMING-20  Warning   Non-clocked latch              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_fnd_display/dis_mode_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fnd_display/refresh_counter_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fnd_display/refresh_counter_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.944        0.000                      0                  151        0.206        0.000                      0                  151        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.944        0.000                      0                  151        0.206        0.000                      0                  151        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.148ns (26.998%)  route 3.104ns (73.002%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[23]/Q
                         net (fo=3, routed)           0.837     6.493    u_debounce_pushbutton/r_counter_debounce_reg[23]
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.152     6.645 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.250    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.576 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.384    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.536 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.854     9.390    u_debounce_pushbutton/clear
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.501    14.842    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[24]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.732    14.335    u_debounce_pushbutton/r_counter_debounce_reg[24]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.148ns (26.998%)  route 3.104ns (73.002%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[23]/Q
                         net (fo=3, routed)           0.837     6.493    u_debounce_pushbutton/r_counter_debounce_reg[23]
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.152     6.645 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.250    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.576 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.384    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.536 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.854     9.390    u_debounce_pushbutton/clear
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.501    14.842    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[25]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.732    14.335    u_debounce_pushbutton/r_counter_debounce_reg[25]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.148ns (26.998%)  route 3.104ns (73.002%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[23]/Q
                         net (fo=3, routed)           0.837     6.493    u_debounce_pushbutton/r_counter_debounce_reg[23]
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.152     6.645 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.250    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.576 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.384    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.536 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.854     9.390    u_debounce_pushbutton/clear
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.501    14.842    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[26]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.732    14.335    u_debounce_pushbutton/r_counter_debounce_reg[26]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.148ns (26.998%)  route 3.104ns (73.002%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[23]/Q
                         net (fo=3, routed)           0.837     6.493    u_debounce_pushbutton/r_counter_debounce_reg[23]
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.152     6.645 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.250    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.576 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.384    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.536 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.854     9.390    u_debounce_pushbutton/clear
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.501    14.842    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[27]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.732    14.335    u_debounce_pushbutton/r_counter_debounce_reg[27]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.148ns (27.887%)  route 2.969ns (72.113%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.827     6.483    u_debounce_pushbutton/r_counter_debounce_reg[24]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.152     6.635 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.240    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.566 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.375    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.527 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.728     9.255    u_debounce_pushbutton/clear
    SLICE_X60Y19         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507    14.848    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y19         FDRE (Setup_fdre_C_R)       -0.732    14.341    u_debounce_pushbutton/r_counter_debounce_reg[0]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.148ns (27.887%)  route 2.969ns (72.113%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.827     6.483    u_debounce_pushbutton/r_counter_debounce_reg[24]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.152     6.635 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.240    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.566 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.375    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.527 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.728     9.255    u_debounce_pushbutton/clear
    SLICE_X60Y19         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507    14.848    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y19         FDRE (Setup_fdre_C_R)       -0.732    14.341    u_debounce_pushbutton/r_counter_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.148ns (27.887%)  route 2.969ns (72.113%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.827     6.483    u_debounce_pushbutton/r_counter_debounce_reg[24]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.152     6.635 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.240    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.566 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.375    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.527 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.728     9.255    u_debounce_pushbutton/clear
    SLICE_X60Y19         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507    14.848    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y19         FDRE (Setup_fdre_C_R)       -0.732    14.341    u_debounce_pushbutton/r_counter_debounce_reg[2]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.148ns (27.887%)  route 2.969ns (72.113%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.827     6.483    u_debounce_pushbutton/r_counter_debounce_reg[24]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.152     6.635 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.240    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.566 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.375    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.527 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.728     9.255    u_debounce_pushbutton/clear
    SLICE_X60Y19         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507    14.848    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y19         FDRE (Setup_fdre_C_R)       -0.732    14.341    u_debounce_pushbutton/r_counter_debounce_reg[3]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.148ns (28.158%)  route 2.929ns (71.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.827     6.483    u_debounce_pushbutton/r_counter_debounce_reg[24]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.152     6.635 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.240    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.566 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.375    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.527 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.688     9.215    u_debounce_pushbutton/clear
    SLICE_X60Y24         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.501    14.842    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[20]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.732    14.335    u_debounce_pushbutton/r_counter_debounce_reg[20]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/r_counter_debounce_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.148ns (28.158%)  route 2.929ns (71.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.138    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  u_debounce_pushbutton/r_counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.827     6.483    u_debounce_pushbutton/r_counter_debounce_reg[24]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.152     6.635 r  u_debounce_pushbutton/r_counter_debounce[0]_i_6/O
                         net (fo=1, routed)           0.605     7.240    u_debounce_pushbutton/r_counter_debounce[0]_i_6_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.326     7.566 r  u_debounce_pushbutton/r_counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.809     8.375    u_debounce_pushbutton/r_counter_debounce[0]_i_3_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.527 r  u_debounce_pushbutton/r_counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.688     9.215    u_debounce_pushbutton/clear
    SLICE_X60Y24         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.501    14.842    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[21]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.732    14.335    u_debounce_pushbutton/r_counter_debounce_reg[21]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_pwm_duty_cycle_control/r_DUTY_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm_duty_cycle_control/r_DUTY_CYCLE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.584     1.467    u_pwm_duty_cycle_control/CLK
    SLICE_X61Y21         FDRE                                         r  u_pwm_duty_cycle_control/r_DUTY_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  u_pwm_duty_cycle_control/r_DUTY_CYCLE_reg[0]/Q
                         net (fo=11, routed)          0.070     1.665    u_pwm_duty_cycle_control/Q[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.099     1.764 r  u_pwm_duty_cycle_control/r_DUTY_CYCLE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    u_pwm_duty_cycle_control/r_DUTY_CYCLE[1]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  u_pwm_duty_cycle_control/r_DUTY_CYCLE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.852     1.979    u_pwm_duty_cycle_control/CLK
    SLICE_X61Y21         FDRE                                         r  u_pwm_duty_cycle_control/r_DUTY_CYCLE_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.091     1.558    u_pwm_duty_cycle_control/r_DUTY_CYCLE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_debounce_pushbutton/r_counter_debounce_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/u_DFF2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.739%)  route 0.153ns (42.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    u_debounce_pushbutton/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  u_debounce_pushbutton/r_counter_debounce_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u_debounce_pushbutton/r_counter_debounce_reg[6]/Q
                         net (fo=6, routed)           0.153     1.785    u_debounce_pushbutton/u_PWM_DFF1/r_counter_debounce_reg[0]
    SLICE_X62Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.830 r  u_debounce_pushbutton/u_PWM_DFF1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.830    u_debounce_pushbutton/u_DFF2/Q_reg_0
    SLICE_X62Y21         FDRE                                         r  u_debounce_pushbutton/u_DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    u_debounce_pushbutton/u_DFF2/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  u_debounce_pushbutton/u_DFF2/Q_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.091     1.594    u_debounce_pushbutton/u_DFF2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_fnd_display/fnd_toggle_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_display/dis_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.582     1.465    u_fnd_display/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  u_fnd_display/fnd_toggle_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_fnd_display/fnd_toggle_counter_reg[25]/Q
                         net (fo=3, routed)           0.169     1.776    u_fnd_display/fnd_toggle_counter_reg[25]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  u_fnd_display/dis_mode_i_1/O
                         net (fo=1, routed)           0.000     1.821    u_fnd_display/dis_mode_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  u_fnd_display/dis_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.850     1.977    u_fnd_display/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  u_fnd_display/dis_mode_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.091     1.569    u_fnd_display/dis_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_fnd_display/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_display/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.471    u_fnd_display/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  u_fnd_display/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  u_fnd_display/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.750    u_fnd_display/refresh_counter_reg_n_0_[10]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  u_fnd_display/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    u_fnd_display/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  u_fnd_display/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     1.984    u_fnd_display/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  u_fnd_display/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    u_fnd_display/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_fnd_display/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_display/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.587     1.470    u_fnd_display/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  u_fnd_display/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  u_fnd_display/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.749    u_fnd_display/refresh_counter_reg_n_0_[14]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  u_fnd_display/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    u_fnd_display/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  u_fnd_display/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.856     1.983    u_fnd_display/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  u_fnd_display/refresh_counter_reg[14]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    u_fnd_display/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_fnd_display/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_display/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.590     1.473    u_fnd_display/clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  u_fnd_display/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  u_fnd_display/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.752    u_fnd_display/refresh_counter_reg_n_0_[2]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  u_fnd_display/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    u_fnd_display/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y16         FDRE                                         r  u_fnd_display/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.986    u_fnd_display/clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  u_fnd_display/refresh_counter_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    u_fnd_display/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_fnd_display/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_display/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    u_fnd_display/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  u_fnd_display/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  u_fnd_display/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.751    u_fnd_display/refresh_counter_reg_n_0_[6]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  u_fnd_display/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    u_fnd_display/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y17         FDRE                                         r  u_fnd_display/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    u_fnd_display/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  u_fnd_display/refresh_counter_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.606    u_fnd_display/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_debounce_pushbutton/u_DFF4/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce_pushbutton/u_DFF4/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.582     1.465    u_debounce_pushbutton/u_DFF4/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  u_debounce_pushbutton/u_DFF4/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_debounce_pushbutton/u_DFF4/Q_reg/Q
                         net (fo=2, routed)           0.167     1.773    u_debounce_pushbutton/u_DFF3/w_Q2_DFF4
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  u_debounce_pushbutton/u_DFF3/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    u_debounce_pushbutton/u_DFF4/Q_reg_0
    SLICE_X61Y23         FDRE                                         r  u_debounce_pushbutton/u_DFF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    u_debounce_pushbutton/u_DFF4/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  u_debounce_pushbutton/u_DFF4/Q_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.091     1.556    u_debounce_pushbutton/u_DFF4/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_fnd_display/fnd_toggle_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_display/fnd_toggle_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    u_fnd_display/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  u_fnd_display/fnd_toggle_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u_fnd_display/fnd_toggle_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.728    u_fnd_display/fnd_toggle_counter_reg[15]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  u_fnd_display/fnd_toggle_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    u_fnd_display/fnd_toggle_counter_reg[12]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  u_fnd_display/fnd_toggle_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    u_fnd_display/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  u_fnd_display/fnd_toggle_counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u_fnd_display/fnd_toggle_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_fnd_display/fnd_toggle_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_display/fnd_toggle_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    u_fnd_display/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  u_fnd_display/fnd_toggle_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u_fnd_display/fnd_toggle_counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.726    u_fnd_display/fnd_toggle_counter_reg[23]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  u_fnd_display/fnd_toggle_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    u_fnd_display/fnd_toggle_counter_reg[20]_i_1_n_4
    SLICE_X63Y23         FDRE                                         r  u_fnd_display/fnd_toggle_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    u_fnd_display/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  u_fnd_display/fnd_toggle_counter_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    u_fnd_display/fnd_toggle_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   u_debounce_pushbutton/r_counter_debounce_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u_debounce_pushbutton/r_counter_debounce_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u_debounce_pushbutton/r_counter_debounce_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   u_debounce_pushbutton/r_counter_debounce_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   u_debounce_pushbutton/r_counter_debounce_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   u_debounce_pushbutton/r_counter_debounce_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   u_debounce_pushbutton/r_counter_debounce_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_debounce_pushbutton/r_counter_debounce_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_debounce_pushbutton/r_counter_debounce_reg[13]/C



