// Seed: 2792645533
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  assign id_2 = ~id_3;
  assign id_0[1] = 1;
endmodule
