Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_noc && cd ../sw/tests/test_mesh_gemv_noc && mkdir -p build
cp ./build/bin/test_mesh_gemv_noc ../sw/tests/test_mesh_gemv_noc/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_noc/build/verif ../sw/tests/test_mesh_gemv_noc/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_noc/build/verif.s19 > ../sw/tests/test_mesh_gemv_noc/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_noc/build/verif.txt ../sw/tests/test_mesh_gemv_noc/build/stim_instr.txt ../sw/tests/test_mesh_gemv_noc/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_noc													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_noc/build/verif > ../sw/tests/test_mesh_gemv_noc/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_noc/build/verif > ../sw/tests/test_mesh_gemv_noc/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_noc/build/verif.objdump > ../sw/tests/test_mesh_gemv_noc/build/verif.itb
cd /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA 												&& \
make run test=test_mesh_gemv_noc gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_noc &&							\
cd test_mesh_gemv_noc &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_noc/build/crt0.o
cd sw/tests/test_mesh_gemv_noc;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+itb_file=build/verif.itb" 
# Start time: 18:00:23 on Nov 26,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2923 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11240ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11240ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11240ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11240ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13100ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13100ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13100ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13100ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13405ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13405ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13405ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13405ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 13410ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 13410ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 13410ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 13410ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14090ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14090ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14090ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14090ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15870ns: start-end pair with latency 2765ns (553 clock cycles) and accumulated latency 2765ns (553 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15870ns: start-end pair with latency 2765ns (553 clock cycles) and accumulated latency 2765ns (553 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15870ns: start-end pair with latency 2765ns (553 clock cycles) and accumulated latency 2765ns (553 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15870ns: start-end pair with latency 2765ns (553 clock cycles) and accumulated latency 2765ns (553 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 15875ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 15875ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 15875ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 15875ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16095ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16095ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16095ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16095ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17505ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 3410ns (682 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17505ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 3410ns (682 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17505ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 3410ns (682 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17505ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 3410ns (682 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 17510ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 17510ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 17510ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 17510ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20235ns: start-end pair with latency 4135ns (827 clock cycles) and accumulated latency 4135ns (827 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20235ns: start-end pair with latency 4135ns (827 clock cycles) and accumulated latency 4135ns (827 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20235ns: start-end pair with latency 4135ns (827 clock cycles) and accumulated latency 4135ns (827 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20235ns: start-end pair with latency 4135ns (827 clock cycles) and accumulated latency 4135ns (827 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20240ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20240ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20240ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20240ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 7390ns (1478 clock cycles) and accumulated latency 7390ns (1478 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 4925ns (985 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 3290ns (658 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 7390ns (1478 clock cycles) and accumulated latency 7390ns (1478 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 4925ns (985 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 3290ns (658 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 7390ns (1478 clock cycles) and accumulated latency 7390ns (1478 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 4925ns (985 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 3290ns (658 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 7390ns (1478 clock cycles) and accumulated latency 7390ns (1478 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 4925ns (985 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20805ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 3290ns (658 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 20895ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 20895ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 20895ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 20895ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20900ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20900ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20900ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20900ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20905ns: start-end pair with latency 660ns (132 clock cycles) and accumulated latency 660ns (132 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20905ns: start-end pair with latency 660ns (132 clock cycles) and accumulated latency 660ns (132 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20905ns: start-end pair with latency 660ns (132 clock cycles) and accumulated latency 660ns (132 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 20905ns: start-end pair with latency 660ns (132 clock cycles) and accumulated latency 660ns (132 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 20940ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 20940ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 20940ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 20940ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20945ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20945ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20945ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20945ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 20985ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 20985ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 20985ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 20985ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20990ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20990ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20990ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 20990ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 21065ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 21065ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 21065ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 21065ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21070ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21070ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21070ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21070ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21115ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21115ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21115ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21115ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21490ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21490ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21490ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21490ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21615ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21615ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21615ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21615ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21755ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21755ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21755ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21755ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21855ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 2895ns (579 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21855ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 2895ns (579 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21855ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 2895ns (579 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21855ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 2895ns (579 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22315ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22315ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22315ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22315ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22320ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 3590ns (718 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22320ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 3590ns (718 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22320ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 3590ns (718 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22320ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 3590ns (718 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 4250ns (850 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 4250ns (850 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 4250ns (850 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 4250ns (850 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22605ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 4980ns (996 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22605ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 4980ns (996 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22605ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 4980ns (996 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22605ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 4980ns (996 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22815ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22815ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22815ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22815ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22955ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22955ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22955ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22955ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23095ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23095ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23095ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23095ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24650ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 5225ns (1045 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24650ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 5225ns (1045 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24650ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 5225ns (1045 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24675ns: start-end pair with latency 2355ns (471 clock cycles) and accumulated latency 5250ns (1050 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24770ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24770ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24770ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24800ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25230ns: start-end pair with latency 455ns (91 clock cycles) and accumulated latency 5680ns (1136 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25230ns: start-end pair with latency 455ns (91 clock cycles) and accumulated latency 5680ns (1136 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25230ns: start-end pair with latency 455ns (91 clock cycles) and accumulated latency 5680ns (1136 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25255ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 5700ns (1140 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 25350ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 25350ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 25350ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 25370ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25810ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 6580ns (1316 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25810ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 6580ns (1316 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25810ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 6580ns (1316 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25870ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6640ns (1328 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25950ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25950ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25950ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 26010ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26435ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26435ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26435ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 26440ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 26440ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 26440ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26455ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 26460ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26485ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 7110ns (1422 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26485ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 7110ns (1422 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26485ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 7110ns (1422 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26545ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 7170ns (1434 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26560ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 7850ns (1570 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26560ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 7850ns (1570 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26560ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 7850ns (1570 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26615ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 7905ns (1581 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 26620ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 26620ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 26620ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 26680ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 26720ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 26720ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 26720ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 26775ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27295ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 9175ns (1835 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27295ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 9175ns (1835 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27295ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 9175ns (1835 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27310ns: start-end pair with latency 4210ns (842 clock cycles) and accumulated latency 9190ns (1838 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27345ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27345ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27345ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27360ns: start-end pair with latency 635ns (127 clock cycles) and accumulated latency 8485ns (1697 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27360ns: start-end pair with latency 635ns (127 clock cycles) and accumulated latency 8485ns (1697 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27360ns: start-end pair with latency 635ns (127 clock cycles) and accumulated latency 8485ns (1697 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27405ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27420ns: start-end pair with latency 640ns (128 clock cycles) and accumulated latency 8545ns (1709 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27475ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27475ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27475ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27490ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 27545ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 27545ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 27545ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 27580ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27735ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 1110ns (222 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27735ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 1110ns (222 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27735ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 1110ns (222 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27740ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27740ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27740ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27790ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27795ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28180ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28190ns: start-end pair with latency 710ns (142 clock cycles) and accumulated latency 9885ns (1977 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28190ns: start-end pair with latency 710ns (142 clock cycles) and accumulated latency 9885ns (1977 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28190ns: start-end pair with latency 710ns (142 clock cycles) and accumulated latency 9885ns (1977 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28360ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28365ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28365ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28365ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28670ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28670ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28670ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28675ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28675ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28675ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28705ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28710ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28740ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28740ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28740ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28815ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 29325ns: start-end pair with latency 580ns (116 clock cycles) and accumulated latency 5505ns (1101 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 29325ns: start-end pair with latency 580ns (116 clock cycles) and accumulated latency 5505ns (1101 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 29325ns: start-end pair with latency 580ns (116 clock cycles) and accumulated latency 5505ns (1101 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 29330ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 29330ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 29330ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 29445ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 5550ns (1110 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 29450ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 29460ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 9500ns (1900 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 29460ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 9500ns (1900 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 29460ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 9500ns (1900 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 29465ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 29465ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 29465ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 29505ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29510ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 29540ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 29540ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 29540ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29545ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29545ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29545ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 29565ns: start-end pair with latency 2155ns (431 clock cycles) and accumulated latency 9545ns (1909 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 29570ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 29580ns
# [TB][mhartid 5 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 29580ns
# [TB][mhartid 9 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 29580ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 29610ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 29610ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 29610ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 29680ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 29710ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 29890ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 29890ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 29890ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 29915ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 30205ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 620ns (124 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 30205ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 620ns (124 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 30205ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 620ns (124 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30210ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30210ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30210ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 30230ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30235ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 30730ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 10615ns (2123 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 30730ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 10615ns (2123 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 30730ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 10615ns (2123 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 30740ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 30740ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 30740ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 30745ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 10575ns (2115 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 30755ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 30825ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 6115ns (1223 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 30825ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 6115ns (1223 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 30825ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 6115ns (1223 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 30840ns: start-end pair with latency 600ns (120 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30870ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30930ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30930ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30930ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 30945ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 30945ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 30945ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 30955ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31065ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31065ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31065ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31075ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31185ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31185ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31185ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31190ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31190ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31190ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31195ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 6265ns (1253 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31200ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31320ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31320ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31320ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31330ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31575ns: start-end pair with latency 700ns (140 clock cycles) and accumulated latency 1360ns (272 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31580ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31665ns: start-end pair with latency 730ns (146 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31665ns: start-end pair with latency 730ns (146 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31665ns: start-end pair with latency 730ns (146 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 31670ns: start-end pair with latency 10725ns (2145 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31670ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 31670ns: start-end pair with latency 10725ns (2145 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31670ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 31670ns: start-end pair with latency 10725ns (2145 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31670ns
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 7110ns (1422 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 7110ns (1422 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 7110ns (1422 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 620ns (124 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 620ns (124 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 620ns (124 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 31680ns: start-end pair with latency 10735ns (2147 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 7170ns (1434 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31760ns: start-end pair with latency 1840ns (368 clock cycles) and accumulated latency 5130ns (1026 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31765ns
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 6265ns (1253 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 1110ns (222 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 1110ns (222 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 1110ns (222 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 6230ns (1246 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 6230ns (1246 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 6230ns (1246 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31825ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31825ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31825ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31830ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31830ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31830ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31860ns: start-end pair with latency 1965ns (393 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31860ns: start-end pair with latency 1965ns (393 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 31860ns: start-end pair with latency 1965ns (393 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31865ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31865ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 31865ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31870ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 2190ns (438 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31875ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 31895ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31925ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31930ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31930ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31930ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31975ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 31990ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 31990ns
# [TB][mhartid 11 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 31990ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 32055ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 32055ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 32055ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 32580ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 680ns (136 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 32585ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 32675ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 680ns (136 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 32675ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 680ns (136 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 32675ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 680ns (136 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 32680ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 32680ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 32680ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33185ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 6385ns (1277 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 33195ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33300ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 6495ns (1299 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33300ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 6495ns (1299 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33300ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 6495ns (1299 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 33310ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 33310ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 33310ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33320ns: start-end pair with latency 730ns (146 clock cycles) and accumulated latency 2090ns (418 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33435ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33435ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33435ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33475ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33590ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33590ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33590ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33635ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33750ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33750ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33750ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33795ns: start-end pair with latency 155ns (31 clock cycles) and accumulated latency 2245ns (449 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 33800ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33910ns: start-end pair with latency 155ns (31 clock cycles) and accumulated latency 2295ns (459 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33910ns: start-end pair with latency 155ns (31 clock cycles) and accumulated latency 2295ns (459 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 33910ns: start-end pair with latency 155ns (31 clock cycles) and accumulated latency 2295ns (459 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 33915ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 33915ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 33915ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33970ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34085ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34085ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34085ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 34320ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 2240ns (448 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34325ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 34435ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 2240ns (448 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 34435ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 2240ns (448 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 34435ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 2240ns (448 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34440ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34440ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34440ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 34440ns: start-end pair with latency 13370ns (2674 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 9875ns (1975 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 680ns (136 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34470ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 34555ns: start-end pair with latency 13485ns (2697 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 34555ns: start-end pair with latency 13485ns (2697 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 34555ns: start-end pair with latency 13485ns (2697 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 9885ns (1977 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 9885ns (1977 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 9885ns (1977 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 680ns (136 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 680ns (136 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 680ns (136 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34585ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34585ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34585ns
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 1140ns (228 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 2245ns (449 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 2295ns (459 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 2295ns (459 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 2295ns (459 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 35125ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 7035ns (1407 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 35130ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 35135ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 13730ns (2746 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 35140ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 35150ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 35240ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 7145ns (1429 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 35240ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 7145ns (1429 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 35240ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 7145ns (1429 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 35245ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 35245ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 35245ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 35250ns: start-end pair with latency 3315ns (663 clock cycles) and accumulated latency 13930ns (2786 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 35250ns: start-end pair with latency 3315ns (663 clock cycles) and accumulated latency 13930ns (2786 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 35250ns: start-end pair with latency 3315ns (663 clock cycles) and accumulated latency 13930ns (2786 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 35255ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 35255ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 35255ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 35265ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 35265ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 35265ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 35295ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 35410ns
# [TB][mhartid 6 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 35410ns
# [TB][mhartid 10 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 35410ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 35905ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 605ns (121 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 35910ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 36020ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 605ns (121 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 36020ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 605ns (121 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 36020ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 605ns (121 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 36025ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 36025ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 36025ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 36240ns: start-end pair with latency 325ns (65 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36250ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 36260ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 14835ns (2967 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 36275ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 36355ns: start-end pair with latency 325ns (65 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 36355ns: start-end pair with latency 325ns (65 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 36355ns: start-end pair with latency 325ns (65 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36365ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36365ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36365ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 36375ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 15035ns (3007 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 36375ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 15035ns (3007 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 36375ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 15035ns (3007 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 36390ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 36390ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 36390ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 36535ns: start-end pair with latency 15545ns (3109 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 8545ns (1709 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 605ns (121 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 36650ns: start-end pair with latency 15660ns (3132 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 36650ns: start-end pair with latency 15660ns (3132 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 36650ns: start-end pair with latency 15660ns (3132 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 8485ns (1697 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 8485ns (1697 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 8485ns (1697 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 605ns (121 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 605ns (121 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 605ns (121 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 2240ns (448 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 7360ns (1472 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 2240ns (448 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 2240ns (448 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 2240ns (448 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 37275ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37280ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 37390ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 37390ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 37390ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37395ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37395ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37395ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 37490ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 37605ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 37605ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 37605ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 38025ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 530ns (106 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 38030ns: start-end pair with latency 17130ns (3426 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 5700ns (1140 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 530ns (106 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 14835ns (2967 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 38140ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 530ns (106 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 38140ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 530ns (106 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 38140ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 530ns (106 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 38145ns: start-end pair with latency 17245ns (3449 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 38145ns: start-end pair with latency 17245ns (3449 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 38145ns: start-end pair with latency 17245ns (3449 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 5680ns (1136 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 5680ns (1136 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 5680ns (1136 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 530ns (106 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 530ns (106 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 530ns (106 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 15035ns (3007 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 15035ns (3007 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 15035ns (3007 clock cycles)
# [mhartid 0] Finished test with 0 errors
# SIMULATION FINISHED WITH EXIT CODE: 0
# 
# End time: 18:02:27 on Nov 26,2025, Elapsed time: 0:02:04
# Errors: 0, Warnings: 16
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m128_4x4/MAGIA'
