
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034294                       # Number of seconds simulated
sim_ticks                                 34293781845                       # Number of ticks simulated
final_tick                               605796704964                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 302058                       # Simulator instruction rate (inst/s)
host_op_rate                                   386887                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2231155                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928972                       # Number of bytes of host memory used
host_seconds                                 15370.42                       # Real time elapsed on the host
sim_insts                                  4642755720                       # Number of instructions simulated
sim_ops                                    5946609648                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2162688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       971776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       725760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1504384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5372672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2278272                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2278272                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16896                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7592                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5670                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        11753                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41974                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17799                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17799                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        59719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63063561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28336799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        74649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21163020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     43867544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               156666069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        59719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52254                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        74649                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             235145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66433968                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66433968                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66433968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        59719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63063561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28336799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        74649                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21163020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     43867544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              223100037                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                82239286                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28425623                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24855967                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801465                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14228572                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13679447                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043987                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56946                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33533884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158191963                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28425623                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15723434                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32569835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8848258                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4375137                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16529443                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77515404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.349259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.166279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44945569     57.98%     57.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616174      2.08%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2952516      3.81%     63.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769666      3.57%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555969      5.88%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750926      6.13%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127236      1.45%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847118      1.09%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950230     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77515404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345645                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.923557                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34594737                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4241456                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31522507                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125354                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7031340                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093165                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176997816                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7031340                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36050572                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1764421                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       454716                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30181267                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2033079                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172345797                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688350                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       832689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228819083                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784478008                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784478008                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79922872                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20351                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5413135                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26517092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96693                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2005533                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163128210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137684877                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182811                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48929820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134406412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77515404                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839267                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     27118364     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14385934     18.56%     53.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12585324     16.24%     69.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7663963      9.89%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8016186     10.34%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722350      6.09%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085552      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555248      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382483      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77515404                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541629     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175992     21.51%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100416     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108000232     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085065      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23699462     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4890197      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137684877                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.674198                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818037                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005941                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353886000                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212078327                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133194669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138502914                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       336808                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7587021                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          434                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408879                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7031340                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1142389                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        62198                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163148077                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190228                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26517092                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762234                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          253                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          434                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020397                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135113865                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22776042                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571006                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27548075                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418791                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4772033                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.642936                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133343640                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133194669                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81833707                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199743965                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.619599                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49537124                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806222                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70484064                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611876                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.314765                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32672872     46.35%     46.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843281     21.06%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305863     11.78%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814666      3.99%     83.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2698040      3.83%     87.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1127418      1.60%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3007940      4.27%     92.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876178      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4137806      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70484064                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4137806                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229494971                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333334375                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4723882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.822393                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.822393                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.215964                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.215964                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624999798                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174594431                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182425997                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                82239286                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29652276                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24173839                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1980300                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12483195                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11574296                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3195513                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87922                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29667559                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             162914551                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29652276                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14769809                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36168904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10529287                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5483279                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14640959                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       957201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     79844393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.528131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43675489     54.70%     54.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2394471      3.00%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4452490      5.58%     63.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4459068      5.58%     68.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2764820      3.46%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2205028      2.76%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1375745      1.72%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1296730      1.62%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17220552     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     79844393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360561                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.980982                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30928876                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5427543                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34750475                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       213205                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8524293                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5018012                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195458214                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8524293                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33169549                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         954536                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1398567                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32679685                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3117759                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188512841                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1297561                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       953803                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    264762776                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    879451447                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    879451447                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163593645                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101169101                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33563                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16109                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8678636                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17426471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8910639                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111879                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3186120                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177680943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141497418                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278833                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60139551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183972809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     79844393                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772165                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896018                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27600202     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17241810     21.59%     56.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11472089     14.37%     70.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7471304      9.36%     79.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7874179      9.86%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3790613      4.75%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3011393      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       683045      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       699758      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     79844393                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         881626     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167106     13.76%     86.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       166015     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118364382     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1900852      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16107      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13687993      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7528084      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141497418                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720557                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1214747                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008585                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    364332807                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    237853036                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138250257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142712165                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       440365                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6761974                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1778                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2154815                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8524293                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         489026                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        84667                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177713167                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       351468                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17426471                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8910639                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16109                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1238862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1098965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2337827                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139617810                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13059454                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1879606                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20410582                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19798349                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7351128                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697702                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138293786                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138250257                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88098069                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252851349                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681073                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348418                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95276925                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117313620                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60399923                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32216                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2004167                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     71320100                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.644889                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146282                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27293535     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19871715     27.86%     66.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8253521     11.57%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4119748      5.78%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4112234      5.77%     89.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1664345      2.33%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1671856      2.34%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       891346      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3441800      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     71320100                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95276925                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117313620                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17420321                       # Number of memory references committed
system.switch_cpus1.commit.loads             10664497                       # Number of loads committed
system.switch_cpus1.commit.membars              16108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16933027                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105690457                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2419624                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3441800                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245591843                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363957075                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2394893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95276925                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117313620                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95276925                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863161                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863161                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158533                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158533                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627163560                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192068437                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      179540987                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                82239286                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30446445                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24847491                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2031920                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12882530                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12019692                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3146894                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89353                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31543355                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             165437620                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30446445                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15166586                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35872129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10594694                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5998853                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15354268                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       780721                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81960286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.495810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46088157     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2926573      3.57%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4423107      5.40%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3054815      3.73%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2148754      2.62%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2101527      2.56%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1258916      1.54%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2703558      3.30%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17254879     21.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81960286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370218                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.011662                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32439670                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6222608                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34250260                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       502231                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8545504                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5123259                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          516                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     198110979                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2434                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8545504                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34249105                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         476486                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3133105                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32905905                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2650170                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     192206587                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1111199                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       901975                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    269473319                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    894667679                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    894667679                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166052356                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103420901                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34676                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16535                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7892111                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17649159                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9026698                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112575                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2665698                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179181173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33009                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143174756                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       284777                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59693717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    182607788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81960286                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746880                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30148887     36.78%     36.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16145904     19.70%     56.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11632214     14.19%     70.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7729371      9.43%     80.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7817258      9.54%     89.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3764640      4.59%     94.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3329487      4.06%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       633043      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       759482      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81960286                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         777685     70.93%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154918     14.13%     85.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163775     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119736471     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1812192      1.27%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16474      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14081590      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7528029      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143174756                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.740953                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1096384                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007658                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    369690957                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238908337                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139213544                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144271140                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       452169                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6843511                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          438                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2161171                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8545504                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         245331                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47053                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179214184                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       629033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17649159                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9026698                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16535                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39830                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          438                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1236550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1107241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2343791                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140542628                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13164678                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2632126                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20508594                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19975108                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7343916                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.708948                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139274477                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139213544                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90187088                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        256137754                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.692786                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352104                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96574188                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119038000                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60176426                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32948                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2048030                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73414782                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621445                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.168066                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28885498     39.35%     39.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20644586     28.12%     67.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7807861     10.64%     78.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4374603      5.96%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3690820      5.03%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1653652      2.25%     91.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1579028      2.15%     93.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1081697      1.47%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3697037      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73414782                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96574188                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119038000                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17671172                       # Number of memory references committed
system.switch_cpus2.commit.loads             10805645                       # Number of loads committed
system.switch_cpus2.commit.membars              16474                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17265083                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107165349                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2459647                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3697037                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           248932171                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          366979822                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 279000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96574188                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119038000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96574188                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851566                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851566                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174307                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174307                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631256757                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193563140                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      182152540                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32948                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                82239286                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28986995                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23581011                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1936456                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12313486                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11428868                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2979281                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85016                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32053957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             158286023                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28986995                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14408149                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33250947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9940426                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5888609                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15662186                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       767480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     79164564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.462961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45913617     58.00%     58.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1786317      2.26%     60.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2326146      2.94%     63.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3528935      4.46%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3423137      4.32%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2601492      3.29%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1548727      1.96%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2328059      2.94%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15708134     19.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     79164564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352471                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.924701                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33118011                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5779405                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32045795                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       250530                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7970821                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4915000                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     189352484                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7970821                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34862322                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         976091                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2249332                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30510778                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2595218                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     183860588                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          855                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1122856                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       813413                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           85                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    256163334                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    856254710                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    856254710                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159295796                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        96867415                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38775                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21822                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7329850                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17044240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9028693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       174310                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2799649                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         170899710                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36898                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137672811                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       255161                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55578088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    168973097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5798                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     79164564                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.739071                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896868                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28074350     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17203318     21.73%     57.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11072994     13.99%     71.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7591373      9.59%     80.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7113988      8.99%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3786507      4.78%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2790827      3.53%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       833719      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       697488      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     79164564                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         675697     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        138744     14.19%     83.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163104     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114555657     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1945857      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15550      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13587218      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7568529      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137672811                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.674052                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             977551                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007101                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    355742897                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    226515460                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    133800027                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138650362                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       464418                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6532475                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2060                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          802                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2291535                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          337                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7970821                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         590822                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91532                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    170936608                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1119671                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17044240                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9028693                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21348                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          802                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1185575                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1089171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2274746                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135023730                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12785951                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2649080                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20181074                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18912194                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7395123                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.641840                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133835400                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            133800027                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85965496                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        241416665                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.626960                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356088                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93293350                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114660940                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56275857                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31100                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1968251                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     71193743                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.610548                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148540                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27964923     39.28%     39.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20208971     28.39%     67.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7452995     10.47%     78.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4264459      5.99%     84.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3555882      4.99%     89.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1729848      2.43%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1753757      2.46%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       745972      1.05%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3516936      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     71193743                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93293350                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114660940                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17248917                       # Number of memory references committed
system.switch_cpus3.commit.loads             10511762                       # Number of loads committed
system.switch_cpus3.commit.membars              15550                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16445701                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103350590                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2339592                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3516936                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           238613604                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          349848740                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3074722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93293350                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114660940                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93293350                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.881513                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.881513                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.134413                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.134413                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       607619510                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      184793998                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      174903857                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31100                       # number of misc regfile writes
system.l20.replacements                         16914                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172644                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21010                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.217230                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.022724                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.517008                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3132.794203                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           894.666065                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016119                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000615                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.764842                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.218424                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32635                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32635                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8166                       # number of Writeback hits
system.l20.Writeback_hits::total                 8166                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32635                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32635                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32635                       # number of overall hits
system.l20.overall_hits::total                  32635                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16896                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16912                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16896                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16912                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16896                       # number of overall misses
system.l20.overall_misses::total                16912                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3550850                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2700028745                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2703579595                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3550850                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2700028745                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2703579595                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3550850                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2700028745                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2703579595                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49531                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49547                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8166                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8166                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49531                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49547                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49531                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49547                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.341120                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.341332                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.341120                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.341332                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.341120                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.341332                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 221928.125000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159802.837654                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159861.612760                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 221928.125000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159802.837654                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159861.612760                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 221928.125000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159802.837654                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159861.612760                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2644                       # number of writebacks
system.l20.writebacks::total                     2644                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16896                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16912                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16896                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16912                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16896                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16912                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3368548                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2507170880                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2510539428                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3368548                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2507170880                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2510539428                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3368548                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2507170880                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2510539428                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.341120                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.341332                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.341120                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.341332                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.341120                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.341332                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 210534.250000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148388.428030                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148447.222564                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 210534.250000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148388.428030                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148447.222564                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 210534.250000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148388.428030                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148447.222564                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          7608                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          311441                       # Total number of references to valid blocks.
system.l21.sampled_refs                         11704                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.609792                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           83.897745                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.972130                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2394.064582                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1613.065543                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020483                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001214                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.584488                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.393815                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29442                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29442                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9287                       # number of Writeback hits
system.l21.Writeback_hits::total                 9287                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29442                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29442                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29442                       # number of overall hits
system.l21.overall_hits::total                  29442                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         7592                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 7606                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         7592                       # number of demand (read+write) misses
system.l21.demand_misses::total                  7606                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         7592                       # number of overall misses
system.l21.overall_misses::total                 7606                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2697282                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1289850654                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1292547936                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2697282                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1289850654                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1292547936                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2697282                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1289850654                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1292547936                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        37034                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              37048                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9287                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9287                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        37034                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               37048                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        37034                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              37048                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.205001                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.205301                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.205001                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.205301                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.205001                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.205301                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       192663                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 169896.029241                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 169937.935314                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       192663                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 169896.029241                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 169937.935314                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       192663                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 169896.029241                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 169937.935314                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4073                       # number of writebacks
system.l21.writebacks::total                     4073                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         7592                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            7606                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         7592                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             7606                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         7592                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            7606                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2536927                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1202214165                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1204751092                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2536927                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1202214165                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1204751092                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2536927                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1202214165                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1204751092                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.205001                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.205301                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.205001                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.205301                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.205001                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.205301                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181209.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 158352.761459                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 158394.831975                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181209.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 158352.761459                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 158394.831975                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181209.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 158352.761459                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 158394.831975                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5690                       # number of replacements
system.l22.tagsinuse                      4095.908504                       # Cycle average of tags in use
system.l22.total_refs                          291708                       # Total number of references to valid blocks.
system.l22.sampled_refs                          9786                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.808706                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          116.034266                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.645215                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2117.079215                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1853.149808                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.028329                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002355                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.516865                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.452429                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26407                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26407                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8612                       # number of Writeback hits
system.l22.Writeback_hits::total                 8612                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26407                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26407                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26407                       # number of overall hits
system.l22.overall_hits::total                  26407                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5652                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5672                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5670                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5690                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5670                       # number of overall misses
system.l22.overall_misses::total                 5690                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3153778                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    962337689                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      965491467                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2579659                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2579659                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3153778                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    964917348                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       968071126                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3153778                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    964917348                       # number of overall miss cycles
system.l22.overall_miss_latency::total      968071126                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        32059                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              32079                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8612                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8612                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        32077                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               32097                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        32077                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              32097                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.176300                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.176813                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.176762                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.177275                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.176762                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.177275                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 157688.900000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 170264.983900                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170220.639457                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 143314.388889                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 143314.388889                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 157688.900000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 170179.426455                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170135.523023                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 157688.900000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 170179.426455                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170135.523023                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3433                       # number of writebacks
system.l22.writebacks::total                     3433                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5652                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5672                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5670                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5690                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5670                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5690                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2926275                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    897790953                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    900717228                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      2375299                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      2375299                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2926275                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    900166252                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    903092527                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2926275                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    900166252                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    903092527                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.176300                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.176813                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.176762                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.177275                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.176762                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.177275                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 146313.750000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158844.825372                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158800.639633                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 131961.055556                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 131961.055556                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 146313.750000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158759.480071                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158715.734095                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 146313.750000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158759.480071                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158715.734095                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         11769                       # number of replacements
system.l23.tagsinuse                      4095.992109                       # Cycle average of tags in use
system.l23.total_refs                          412025                       # Total number of references to valid blocks.
system.l23.sampled_refs                         15865                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.970690                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           86.222842                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.995654                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2700.189222                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1305.584391                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021050                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000976                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.659226                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.318746                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        36773                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  36773                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           21730                       # number of Writeback hits
system.l23.Writeback_hits::total                21730                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        36773                       # number of demand (read+write) hits
system.l23.demand_hits::total                   36773                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        36773                       # number of overall hits
system.l23.overall_hits::total                  36773                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        11752                       # number of ReadReq misses
system.l23.ReadReq_misses::total                11765                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        11753                       # number of demand (read+write) misses
system.l23.demand_misses::total                 11766                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        11753                       # number of overall misses
system.l23.overall_misses::total                11766                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2081628                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1785228902                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1787310530                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        84598                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        84598                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2081628                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1785313500                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1787395128                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2081628                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1785313500                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1787395128                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48525                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48538                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        21730                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            21730                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48526                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48539                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48526                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48539                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242184                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242387                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242200                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.242403                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242200                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.242403                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 160125.230769                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151908.517869                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151917.597110                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        84598                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        84598                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 160125.230769                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151902.790777                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151911.875574                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 160125.230769                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151902.790777                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151911.875574                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7649                       # number of writebacks
system.l23.writebacks::total                     7649                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        11752                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           11765                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        11753                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            11766                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        11753                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           11766                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1932671                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1651006846                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1652939517                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        73227                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        73227                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1932671                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1651080073                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1653012744                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1932671                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1651080073                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1653012744                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242184                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242387                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242200                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.242403                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242200                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.242403                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       148667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140487.308203                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140496.346536                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        73227                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        73227                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       148667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140481.585382                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140490.629271                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       148667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140481.585382                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140490.629271                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.982368                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016561535                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872120.690608                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.982368                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025613                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870164                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16529421                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16529421                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16529421                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16529421                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16529421                       # number of overall hits
system.cpu0.icache.overall_hits::total       16529421                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5340762                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5340762                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5340762                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5340762                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5340762                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5340762                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16529443                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16529443                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16529443                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16529443                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16529443                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16529443                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 242761.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 242761.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 242761.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 242761.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 242761.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 242761.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3567127                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3567127                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3567127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3567127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3567127                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3567127                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 222945.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 222945.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 222945.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 222945.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 222945.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 222945.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49531                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246452247                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49787                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4950.132504                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.362656                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.637344                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825635                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174365                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20669472                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20669472                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9945                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9945                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25002964                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25002964                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25002964                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25002964                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       166416                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       166416                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       166416                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        166416                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       166416                       # number of overall misses
system.cpu0.dcache.overall_misses::total       166416                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17282901556                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17282901556                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17282901556                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17282901556                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17282901556                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17282901556                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20835888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20835888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25169380                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25169380                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25169380                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25169380                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007987                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007987                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006612                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006612                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006612                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006612                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103853.605158                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103853.605158                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103853.605158                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103853.605158                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103853.605158                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103853.605158                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8166                       # number of writebacks
system.cpu0.dcache.writebacks::total             8166                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       116885                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       116885                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       116885                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       116885                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       116885                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       116885                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49531                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49531                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49531                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49531                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49531                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49531                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2945638142                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2945638142                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2945638142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2945638142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2945638142                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2945638142                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59470.597040                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59470.597040                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59470.597040                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59470.597040                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59470.597040                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59470.597040                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995799                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099280627                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2374256.213823                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995799                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14640943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14640943                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14640943                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14640943                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14640943                       # number of overall hits
system.cpu1.icache.overall_hits::total       14640943                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3154829                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3154829                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3154829                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3154829                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3154829                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3154829                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14640959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14640959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14640959                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14640959                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14640959                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14640959                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 197176.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 197176.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 197176.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 197176.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 197176.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 197176.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2711282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2711282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2711282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2711282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2711282                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2711282                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       193663                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       193663                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       193663                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       193663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       193663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       193663                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 37034                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181279808                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37290                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4861.351783                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.458064                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.541936                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908039                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091961                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9967022                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9967022                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6724127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6724127                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16109                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16109                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16691149                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16691149                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16691149                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16691149                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        95805                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        95805                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        95805                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         95805                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        95805                       # number of overall misses
system.cpu1.dcache.overall_misses::total        95805                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6491088091                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6491088091                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6491088091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6491088091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6491088091                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6491088091                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10062827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10062827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6724127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6724127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16786954                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16786954                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16786954                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16786954                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009521                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005707                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005707                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005707                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005707                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 67753.124482                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67753.124482                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67753.124482                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67753.124482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67753.124482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67753.124482                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9287                       # number of writebacks
system.cpu1.dcache.writebacks::total             9287                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58771                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58771                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58771                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58771                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58771                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58771                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        37034                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37034                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        37034                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37034                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        37034                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37034                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1484521219                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1484521219                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1484521219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1484521219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1484521219                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1484521219                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40085.359913                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40085.359913                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40085.359913                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40085.359913                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40085.359913                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40085.359913                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.803458                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103295529                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367586.972103                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.803458                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028531                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743275                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15354242                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15354242                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15354242                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15354242                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15354242                       # number of overall hits
system.cpu2.icache.overall_hits::total       15354242                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            26                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.cpu2.icache.overall_misses::total           26                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4056343                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4056343                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4056343                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4056343                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4056343                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4056343                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15354268                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15354268                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15354268                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15354268                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15354268                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15354268                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156013.192308                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156013.192308                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156013.192308                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156013.192308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156013.192308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156013.192308                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3177319                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3177319                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3177319                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3177319                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3177319                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3177319                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158865.950000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158865.950000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158865.950000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158865.950000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158865.950000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158865.950000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 32077                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176474284                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32333                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5458.023815                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.959391                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.040609                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902185                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097815                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10023473                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10023473                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6832159                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6832159                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16509                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16509                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16474                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16474                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16855632                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16855632                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16855632                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16855632                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        64622                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        64622                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          150                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        64772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         64772                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        64772                       # number of overall misses
system.cpu2.dcache.overall_misses::total        64772                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3080451665                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3080451665                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     23444519                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23444519                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3103896184                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3103896184                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3103896184                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3103896184                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10088095                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10088095                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6832309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6832309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16920404                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16920404                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16920404                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16920404                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006406                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006406                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003828                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003828                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003828                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003828                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 47668.776346                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47668.776346                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 156296.793333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 156296.793333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47920.338788                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47920.338788                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47920.338788                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47920.338788                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8612                       # number of writebacks
system.cpu2.dcache.writebacks::total             8612                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32563                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32563                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          132                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32695                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32695                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32695                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32695                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        32059                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        32059                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        32077                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        32077                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        32077                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        32077                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1167544972                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1167544972                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2606761                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2606761                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1170151733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1170151733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1170151733                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1170151733                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 36418.633519                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36418.633519                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 144820.055556                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 144820.055556                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 36479.462949                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36479.462949                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 36479.462949                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 36479.462949                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997026                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100715360                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219184.193548                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997026                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15662165                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15662165                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15662165                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15662165                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15662165                       # number of overall hits
system.cpu3.icache.overall_hits::total       15662165                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3360368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3360368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3360368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3360368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3360368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3360368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15662186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15662186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15662186                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15662186                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15662186                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15662186                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160017.523810                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160017.523810                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160017.523810                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160017.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160017.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160017.523810                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2094628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2094628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2094628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2094628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2094628                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2094628                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161125.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161125.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161125.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161125.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161125.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161125.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48526                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185545561                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48782                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3803.566090                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.569316                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.430684                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912380                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087620                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9730516                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9730516                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6701828                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6701828                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16488                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16488                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15550                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15550                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16432344                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16432344                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16432344                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16432344                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122035                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122035                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3333                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3333                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125368                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125368                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125368                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125368                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8343905225                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8343905225                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    426076581                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    426076581                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8769981806                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8769981806                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8769981806                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8769981806                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9852551                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9852551                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6705161                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6705161                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15550                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15550                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16557712                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16557712                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16557712                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16557712                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012386                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012386                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000497                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000497                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007572                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007572                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007572                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007572                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 68373.050559                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68373.050559                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 127835.757876                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 127835.757876                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 69953.910137                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 69953.910137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 69953.910137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 69953.910137                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1527375                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 95460.937500                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21730                       # number of writebacks
system.cpu3.dcache.writebacks::total            21730                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        73510                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        73510                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3332                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3332                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        76842                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76842                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        76842                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76842                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48525                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48525                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48526                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48526                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48526                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48526                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2096718314                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2096718314                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        85598                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        85598                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2096803912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2096803912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2096803912                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2096803912                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 43209.032746                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43209.032746                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        85598                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        85598                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 43209.906277                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43209.906277                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 43209.906277                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43209.906277                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
