#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_157_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1511].in[3] (.names)                                            1.061     2.102
[1511].out[0] (.names)                                           0.235     2.337
n_n2904.in[1] (.names)                                           0.457     2.795
n_n2904.out[0] (.names)                                          0.235     3.030
pksi_157_.D[0] (.latch)                                          0.000     3.030
data arrival time                                                          3.030

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_157_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.030
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.053


#Path 2
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_164_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1589].in[3] (.names)                                            1.061     2.102
[1589].out[0] (.names)                                           0.235     2.337
n_n2903.in[1] (.names)                                           0.313     2.650
n_n2903.out[0] (.names)                                          0.235     2.885
pksi_164_.D[0] (.latch)                                          0.000     2.885
data arrival time                                                          2.885

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_164_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.885
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.908


#Path 3
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_27_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1424].in[3] (.names)                                            0.909     1.942
[1424].out[0] (.names)                                           0.235     2.177
n_n2803.in[2] (.names)                                           0.437     2.614
n_n2803.out[0] (.names)                                          0.235     2.849
pksi_27_.D[0] (.latch)                                           0.000     2.849
data arrival time                                                          2.849

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_27_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.849
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.873


#Path 4
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2438.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1471].in[2] (.names)                                            0.758     1.764
[1471].out[0] (.names)                                           0.235     1.999
n_n2957.in[1] (.names)                                           0.581     2.580
n_n2957.out[0] (.names)                                          0.235     2.815
n_n2438.D[0] (.latch)                                            0.000     2.815
data arrival time                                                          2.815

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2438.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.815
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.838


#Path 5
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_177_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[2133].in[3] (.names)                                            0.917     1.958
[2133].out[0] (.names)                                           0.235     2.193
n_n2874.in[1] (.names)                                           0.341     2.534
n_n2874.out[0] (.names)                                          0.235     2.769
pksi_177_.D[0] (.latch)                                          0.000     2.769
data arrival time                                                          2.769

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_177_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.769
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.793


#Path 6
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_123_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1788].in[3] (.names)                                            0.627     1.661
[1788].out[0] (.names)                                           0.235     1.896
n_n2951.in[2] (.names)                                           0.630     2.526
n_n2951.out[0] (.names)                                          0.235     2.761
pksi_123_.D[0] (.latch)                                          0.000     2.761
data arrival time                                                          2.761

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_123_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.761
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.785


#Path 7
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_190_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1598].in[3] (.names)                                            0.761     1.796
[1598].out[0] (.names)                                           0.235     2.031
n_n2895.in[2] (.names)                                           0.488     2.518
n_n2895.out[0] (.names)                                          0.235     2.753
pksi_190_.D[0] (.latch)                                          0.000     2.753
data arrival time                                                          2.753

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_190_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.777


#Path 8
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2877.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[2265].in[3] (.names)                                            0.917     1.958
[2265].out[0] (.names)                                           0.235     2.193
n_n2876.in[1] (.names)                                           0.315     2.508
n_n2876.out[0] (.names)                                          0.235     2.743
n_n2877.D[0] (.latch)                                            0.000     2.743
data arrival time                                                          2.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2877.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.766


#Path 9
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_34_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1393].in[2] (.names)                                            0.631     1.637
[1393].out[0] (.names)                                           0.235     1.872
n_n2807.in[1] (.names)                                           0.631     2.503
n_n2807.out[0] (.names)                                          0.235     2.738
pksi_34_.D[0] (.latch)                                           0.000     2.738
data arrival time                                                          2.738

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_34_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.762


#Path 10
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_73_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7764].in[0] (.names)                                            0.796     0.796
[7764].out[0] (.names)                                           0.235     1.031
[1303].in[3] (.names)                                            0.777     1.808
[1303].out[0] (.names)                                           0.235     2.043
n_n2747.in[1] (.names)                                           0.454     2.497
n_n2747.out[0] (.names)                                          0.235     2.732
pksi_73_.D[0] (.latch)                                           0.000     2.732
data arrival time                                                          2.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_73_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.755


#Path 11
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_76_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1148].in[3] (.names)                                            0.906     1.939
[1148].out[0] (.names)                                           0.235     2.174
n_n2765.in[2] (.names)                                           0.315     2.489
n_n2765.out[0] (.names)                                          0.235     2.724
pksi_76_.D[0] (.latch)                                           0.000     2.724
data arrival time                                                          2.724

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_76_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.724
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.747


#Path 12
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_40_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1202].in[3] (.names)                                            0.909     1.942
[1202].out[0] (.names)                                           0.235     2.177
n_n2800.in[2] (.names)                                           0.291     2.468
n_n2800.out[0] (.names)                                          0.235     2.703
pksi_40_.D[0] (.latch)                                           0.000     2.703
data arrival time                                                          2.703

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_40_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.703
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.727


#Path 13
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_175_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1605].in[3] (.names)                                            0.766     1.807
[1605].out[0] (.names)                                           0.235     2.042
n_n2882.in[1] (.names)                                           0.425     2.467
n_n2882.out[0] (.names)                                          0.235     2.702
pksi_175_.D[0] (.latch)                                          0.000     2.702
data arrival time                                                          2.702

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_175_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.702
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.725


#Path 14
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_19_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[2416].in[2] (.names)                                            0.781     1.744
[2416].out[0] (.names)                                           0.235     1.979
n_n2855.in[2] (.names)                                           0.487     2.465
n_n2855.out[0] (.names)                                          0.235     2.700
pksi_19_.D[0] (.latch)                                           0.000     2.700
data arrival time                                                          2.700

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_19_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.700
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.724


#Path 15
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_18_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1375].in[2] (.names)                                            0.752     1.758
[1375].out[0] (.names)                                           0.235     1.993
n_n2845.in[1] (.names)                                           0.469     2.462
n_n2845.out[0] (.names)                                          0.235     2.697
pksi_18_.D[0] (.latch)                                           0.000     2.697
data arrival time                                                          2.697

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_18_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.721


#Path 16
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[2118].in[2] (.names)                                            0.637     1.599
[2118].out[0] (.names)                                           0.235     1.834
n_n2953.in[2] (.names)                                           0.626     2.460
n_n2953.out[0] (.names)                                          0.235     2.695
n_n2954.D[0] (.latch)                                            0.000     2.695
data arrival time                                                          2.695

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.695
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.719


#Path 17
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_126_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1890].in[3] (.names)                                            0.761     1.796
[1890].out[0] (.names)                                           0.235     2.031
n_n2959.in[2] (.names)                                           0.429     2.459
n_n2959.out[0] (.names)                                          0.235     2.694
pksi_126_.D[0] (.latch)                                          0.000     2.694
data arrival time                                                          2.694

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_126_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.718


#Path 18
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_13_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7764].in[0] (.names)                                            0.796     0.796
[7764].out[0] (.names)                                           0.235     1.031
[919].in[3] (.names)                                             0.482     1.514
[919].out[0] (.names)                                            0.235     1.749
n_n2841.in[1] (.names)                                           0.633     2.382
n_n2841.out[0] (.names)                                          0.235     2.617
pksi_13_.D[0] (.latch)                                           0.000     2.617
data arrival time                                                          2.617

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_13_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.617
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.641


#Path 19
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_182_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1527].in[3] (.names)                                            0.766     1.807
[1527].out[0] (.names)                                           0.235     2.042
n_n2883.in[1] (.names)                                           0.338     2.380
n_n2883.out[0] (.names)                                          0.235     2.615
pksi_182_.D[0] (.latch)                                          0.000     2.615
data arrival time                                                          2.615

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_182_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.615
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.638


#Path 20
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_102_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[2096].in[3] (.names)                                            0.628     1.662
[2096].out[0] (.names)                                           0.235     1.897
n_n2991.in[2] (.names)                                           0.481     2.379
n_n2991.out[0] (.names)                                          0.235     2.614
pksi_102_.D[0] (.latch)                                          0.000     2.614
data arrival time                                                          2.614

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_102_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.614
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.637


#Path 21
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2964.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[2109].in[3] (.names)                                            0.621     1.662
[2109].out[0] (.names)                                           0.235     1.897
n_n2963.in[1] (.names)                                           0.480     2.378
n_n2963.out[0] (.names)                                          0.235     2.613
n_n2964.D[0] (.latch)                                            0.000     2.613
data arrival time                                                          2.613

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2964.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.613
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.636


#Path 22
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_152_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1673].in[3] (.names)                                            1.001     2.042
[1673].out[0] (.names)                                           0.235     2.277
n_n2902.in[1] (.names)                                           0.100     2.377
n_n2902.out[0] (.names)                                          0.235     2.612
pksi_152_.D[0] (.latch)                                          0.000     2.612
data arrival time                                                          2.612

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_152_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.636


#Path 23
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2899.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1873].in[3] (.names)                                            0.769     1.810
[1873].out[0] (.names)                                           0.235     2.045
n_n2898.in[1] (.names)                                           0.331     2.376
n_n2898.out[0] (.names)                                          0.235     2.611
n_n2899.D[0] (.latch)                                            0.000     2.611
data arrival time                                                          2.611

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2899.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.611
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.635


#Path 24
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_111_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1779].in[3] (.names)                                            0.621     1.662
[1779].out[0] (.names)                                           0.235     1.897
n_n2961.in[1] (.names)                                           0.477     2.374
n_n2961.out[0] (.names)                                          0.235     2.609
pksi_111_.D[0] (.latch)                                          0.000     2.609
data arrival time                                                          2.609

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_111_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.633


#Path 25
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_93_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7764].in[0] (.names)                                            0.796     0.796
[7764].out[0] (.names)                                           0.235     1.031
[1827].in[3] (.names)                                            0.770     1.801
[1827].out[0] (.names)                                           0.235     2.036
n_n2743.in[1] (.names)                                           0.338     2.374
n_n2743.out[0] (.names)                                          0.235     2.609
pksi_93_.D[0] (.latch)                                           0.000     2.609
data arrival time                                                          2.609

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_93_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.633


#Path 26
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_188_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1682].in[3] (.names)                                            0.621     1.656
[1682].out[0] (.names)                                           0.235     1.891
n_n2869.in[2] (.names)                                           0.479     2.370
n_n2869.out[0] (.names)                                          0.235     2.605
pksi_188_.D[0] (.latch)                                          0.000     2.605
data arrival time                                                          2.605

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_188_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.605
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.628


#Path 27
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_174_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1520].in[3] (.names)                                            0.761     1.796
[1520].out[0] (.names)                                           0.235     2.031
n_n2894.in[2] (.names)                                           0.339     2.370
n_n2894.out[0] (.names)                                          0.235     2.605
pksi_174_.D[0] (.latch)                                          0.000     2.605
data arrival time                                                          2.605

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_174_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.605
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.628


#Path 28
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_116_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[2016].in[3] (.names)                                            0.636     1.670
[2016].out[0] (.names)                                           0.235     1.905
n_n2968.in[2] (.names)                                           0.463     2.369
n_n2968.out[0] (.names)                                          0.235     2.604
pksi_116_.D[0] (.latch)                                          0.000     2.604
data arrival time                                                          2.604

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_116_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.604
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.627


#Path 29
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1796].in[3] (.names)                                            0.759     1.793
[1796].out[0] (.names)                                           0.235     2.028
n_n2930.in[2] (.names)                                           0.339     2.367
n_n2930.out[0] (.names)                                          0.235     2.602
n_n2931.D[0] (.latch)                                            0.000     2.602
data arrival time                                                          2.602

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2931.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.602
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.626


#Path 30
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_12_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1124].in[3] (.names)                                            0.760     1.794
[1124].out[0] (.names)                                           0.235     2.029
n_n2836.in[2] (.names)                                           0.337     2.365
n_n2836.out[0] (.names)                                          0.235     2.600
pksi_12_.D[0] (.latch)                                           0.000     2.600
data arrival time                                                          2.600

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_12_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.624


#Path 31
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2757.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1039].in[2] (.names)                                            0.634     1.640
[1039].out[0] (.names)                                           0.235     1.875
n_n2756.in[1] (.names)                                           0.483     2.359
n_n2756.out[0] (.names)                                          0.235     2.594
n_n2757.D[0] (.latch)                                            0.000     2.594
data arrival time                                                          2.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2757.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.617


#Path 32
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_52_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1027].in[2] (.names)                                            0.634     1.640
[1027].out[0] (.names)                                           0.235     1.875
n_n2797.in[1] (.names)                                           0.483     2.359
n_n2797.out[0] (.names)                                          0.235     2.594
pksi_52_.D[0] (.latch)                                           0.000     2.594
data arrival time                                                          2.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_52_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.617


#Path 33
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_156_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1811].in[2] (.names)                                            0.632     1.638
[1811].out[0] (.names)                                           0.235     1.873
n_n2910.in[1] (.names)                                           0.483     2.357
n_n2910.out[0] (.names)                                          0.235     2.592
pksi_156_.D[0] (.latch)                                          0.000     2.592
data arrival time                                                          2.592

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_156_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.592
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.615


#Path 34
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7764].in[0] (.names)                                            0.796     0.796
[7764].out[0] (.names)                                           0.235     1.031
[1045].in[3] (.names)                                            0.627     1.658
[1045].out[0] (.names)                                           0.235     1.893
n_n2837.in[1] (.names)                                           0.461     2.354
n_n2837.out[0] (.names)                                          0.235     2.589
n_n2838.D[0] (.latch)                                            0.000     2.589
data arrival time                                                          2.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2838.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.613


#Path 35
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_171_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[2065].in[2] (.names)                                            0.634     1.640
[2065].out[0] (.names)                                           0.235     1.875
n_n2886.in[1] (.names)                                           0.477     2.352
n_n2886.out[0] (.names)                                          0.235     2.587
pksi_171_.D[0] (.latch)                                          0.000     2.587
data arrival time                                                          2.587

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_171_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.587
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.611


#Path 36
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_47_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1412].in[3] (.names)                                            0.641     1.675
[1412].out[0] (.names)                                           0.235     1.910
n_n2828.in[2] (.names)                                           0.436     2.346
n_n2828.out[0] (.names)                                          0.235     2.581
pksi_47_.D[0] (.latch)                                           0.000     2.581
data arrival time                                                          2.581

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_47_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.581
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.604


#Path 37
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_146_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1496].in[3] (.names)                                            0.737     1.772
[1496].out[0] (.names)                                           0.235     2.007
n_n2925.in[2] (.names)                                           0.337     2.344
n_n2925.out[0] (.names)                                          0.235     2.579
pksi_146_.D[0] (.latch)                                          0.000     2.579
data arrival time                                                          2.579

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_146_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.579
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.602


#Path 38
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_167_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1574].in[3] (.names)                                            0.737     1.772
[1574].out[0] (.names)                                           0.235     2.007
n_n2924.in[2] (.names)                                           0.337     2.344
n_n2924.out[0] (.names)                                          0.235     2.579
pksi_167_.D[0] (.latch)                                          0.000     2.579
data arrival time                                                          2.579

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_167_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.579
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.602


#Path 39
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_91_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1328].in[3] (.names)                                            0.760     1.794
[1328].out[0] (.names)                                           0.235     2.029
n_n2759.in[2] (.names)                                           0.315     2.343
n_n2759.out[0] (.names)                                          0.235     2.578
pksi_91_.D[0] (.latch)                                           0.000     2.578
data arrival time                                                          2.578

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_91_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.578
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.602


#Path 40
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_30_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[1379].in[2] (.names)                                            1.044     2.007
[1379].out[0] (.names)                                           0.235     2.242
n_n2827.in[0] (.names)                                           0.100     2.342
n_n2827.out[0] (.names)                                          0.235     2.577
pksi_30_.D[0] (.latch)                                           0.000     2.577
data arrival time                                                          2.577

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_30_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.601


#Path 41
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_104_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[2057].in[3] (.names)                                            0.601     1.642
[2057].out[0] (.names)                                           0.235     1.877
n_n2967.in[1] (.names)                                           0.460     2.338
n_n2967.out[0] (.names)                                          0.235     2.573
pksi_104_.D[0] (.latch)                                          0.000     2.573
data arrival time                                                          2.573

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_104_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.573
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.596


#Path 42
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_5_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[2281].in[2] (.names)                                            0.781     1.787
[2281].out[0] (.names)                                           0.235     2.022
n_n2857.in[1] (.names)                                           0.313     2.335
n_n2857.out[0] (.names)                                          0.235     2.570
pksi_5_.D[0] (.latch)                                            0.000     2.570
data arrival time                                                          2.570

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_5_.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.570
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.593


#Path 43
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_119_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1999].in[3] (.names)                                            0.788     1.829
[1999].out[0] (.names)                                           0.235     2.064
n_n2989.in[1] (.names)                                           0.270     2.334
n_n2989.out[0] (.names)                                          0.235     2.569
pksi_119_.D[0] (.latch)                                          0.000     2.569
data arrival time                                                          2.569

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_119_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.569
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.593


#Path 44
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_108_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1625].in[2] (.names)                                            0.752     1.758
[1625].out[0] (.names)                                           0.235     1.993
n_n2974.in[1] (.names)                                           0.340     2.333
n_n2974.out[0] (.names)                                          0.235     2.568
pksi_108_.D[0] (.latch)                                          0.000     2.568
data arrival time                                                          2.568

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_108_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.592


#Path 45
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2986.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[1620].in[2] (.names)                                            0.781     1.744
[1620].out[0] (.names)                                           0.235     1.979
n_n2985.in[2] (.names)                                           0.342     2.321
n_n2985.out[0] (.names)                                          0.235     2.556
n_n2986.D[0] (.latch)                                            0.000     2.556
data arrival time                                                          2.556

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2986.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.556
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.580


#Path 46
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_16_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[1010].in[2] (.names)                                            0.781     1.744
[1010].out[0] (.names)                                           0.235     1.979
n_n2832.in[2] (.names)                                           0.341     2.320
n_n2832.out[0] (.names)                                          0.235     2.555
pksi_16_.D[0] (.latch)                                           0.000     2.555
data arrival time                                                          2.555

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_16_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.579


#Path 47
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_121_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1906].in[3] (.names)                                            0.759     1.793
[1906].out[0] (.names)                                           0.235     2.028
n_n2933.in[2] (.names)                                           0.291     2.319
n_n2933.out[0] (.names)                                          0.235     2.554
pksi_121_.D[0] (.latch)                                          0.000     2.554
data arrival time                                                          2.554

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_121_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.578


#Path 48
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_134_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[1898].in[2] (.names)                                            0.634     1.597
[1898].out[0] (.names)                                           0.235     1.832
n_n2948.in[2] (.names)                                           0.487     2.319
n_n2948.out[0] (.names)                                          0.235     2.554
pksi_134_.D[0] (.latch)                                          0.000     2.554
data arrival time                                                          2.554

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_134_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.577


#Path 49
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_178_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[2328].in[2] (.names)                                            0.776     1.738
[2328].out[0] (.names)                                           0.235     1.973
n_n2891.in[2] (.names)                                           0.331     2.304
n_n2891.out[0] (.names)                                          0.235     2.539
pksi_178_.D[0] (.latch)                                          0.000     2.539
data arrival time                                                          2.539

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_178_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.563


#Path 50
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_124_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[1730].in[2] (.names)                                            0.626     1.588
[1730].out[0] (.names)                                           0.235     1.823
n_n2938.in[2] (.names)                                           0.480     2.303
n_n2938.out[0] (.names)                                          0.235     2.538
pksi_124_.D[0] (.latch)                                          0.000     2.538
data arrival time                                                          2.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_124_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.562


#Path 51
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_53_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[1427].in[2] (.names)                                            0.998     1.960
[1427].out[0] (.names)                                           0.235     2.195
n_n2793.in[0] (.names)                                           0.100     2.295
n_n2793.out[0] (.names)                                          0.235     2.530
pksi_53_.D[0] (.latch)                                           0.000     2.530
data arrival time                                                          2.530

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_53_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.554


#Path 52
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_28_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1442].in[3] (.names)                                            0.927     1.960
[1442].out[0] (.names)                                           0.235     2.195
n_n2829.in[2] (.names)                                           0.100     2.295
n_n2829.out[0] (.names)                                          0.235     2.530
pksi_28_.D[0] (.latch)                                           0.000     2.530
data arrival time                                                          2.530

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_28_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.554


#Path 53
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_80_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[8608].in[2] (.names)                                            0.917     1.958
[8608].out[0] (.names)                                           0.235     2.193
n_n2750.in[3] (.names)                                           0.100     2.293
n_n2750.out[0] (.names)                                          0.235     2.528
pksi_80_.D[0] (.latch)                                           0.000     2.528
data arrival time                                                          2.528

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_80_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.528
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.551


#Path 54
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2770.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[8618].in[2] (.names)                                            0.917     1.958
[8618].out[0] (.names)                                           0.235     2.193
n_n2769.in[3] (.names)                                           0.100     2.293
n_n2769.out[0] (.names)                                          0.235     2.528
n_n2770.D[0] (.latch)                                            0.000     2.528
data arrival time                                                          2.528

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2770.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.528
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.551


#Path 55
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_58_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[8728].in[2] (.names)                                            0.915     1.957
[8728].out[0] (.names)                                           0.235     2.192
n_n2775.in[3] (.names)                                           0.100     2.292
n_n2775.out[0] (.names)                                          0.235     2.527
pksi_58_.D[0] (.latch)                                           0.000     2.527
data arrival time                                                          2.527

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_58_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.550


#Path 56
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_155_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[2447].in[3] (.names)                                            0.915     1.957
[2447].out[0] (.names)                                           0.235     2.192
n_n2905.in[1] (.names)                                           0.100     2.292
n_n2905.out[0] (.names)                                          0.235     2.527
pksi_155_.D[0] (.latch)                                          0.000     2.527
data arrival time                                                          2.527

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_155_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.550


#Path 57
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_69_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[8638].in[2] (.names)                                            0.915     1.957
[8638].out[0] (.names)                                           0.235     2.192
n_n2776.in[3] (.names)                                           0.100     2.292
n_n2776.out[0] (.names)                                          0.235     2.527
pksi_69_.D[0] (.latch)                                           0.000     2.527
data arrival time                                                          2.527

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_69_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.550


#Path 58
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[8698].in[2] (.names)                                            0.915     1.957
[8698].out[0] (.names)                                           0.235     2.192
n_n2773.in[3] (.names)                                           0.100     2.292
n_n2773.out[0] (.names)                                          0.235     2.527
n_n2774.D[0] (.latch)                                            0.000     2.527
data arrival time                                                          2.527

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2774.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.550


#Path 59
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_60_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[8573].in[2] (.names)                                            0.915     1.957
[8573].out[0] (.names)                                           0.235     2.192
n_n2772.in[3] (.names)                                           0.100     2.292
n_n2772.out[0] (.names)                                          0.235     2.527
pksi_60_.D[0] (.latch)                                           0.000     2.527
data arrival time                                                          2.527

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_60_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.550


#Path 60
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_50_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7764].in[0] (.names)                                            0.796     0.796
[7764].out[0] (.names)                                           0.235     1.031
[1135].in[3] (.names)                                            0.911     1.942
[1135].out[0] (.names)                                           0.235     2.177
n_n2786.in[1] (.names)                                           0.100     2.277
n_n2786.out[0] (.names)                                          0.235     2.512
pksi_50_.D[0] (.latch)                                           0.000     2.512
data arrival time                                                          2.512

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_50_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.512
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.536


#Path 61
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_95_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1112].in[3] (.names)                                            0.906     1.939
[1112].out[0] (.names)                                           0.235     2.174
n_n2764.in[2] (.names)                                           0.100     2.274
n_n2764.out[0] (.names)                                          0.235     2.509
pksi_95_.D[0] (.latch)                                           0.000     2.509
data arrival time                                                          2.509

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_95_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.509
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.533


#Path 62
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_20_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[968].in[3] (.names)                                             0.906     1.939
[968].out[0] (.names)                                            0.235     2.174
n_n2831.in[2] (.names)                                           0.100     2.274
n_n2831.out[0] (.names)                                          0.235     2.509
pksi_20_.D[0] (.latch)                                           0.000     2.509
data arrival time                                                          2.509

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_20_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.509
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.533


#Path 63
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_97_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[2102].in[3] (.names)                                            0.901     1.936
[2102].out[0] (.names)                                           0.235     2.171
n_n2966.in[2] (.names)                                           0.100     2.271
n_n2966.out[0] (.names)                                          0.235     2.506
pksi_97_.D[0] (.latch)                                           0.000     2.506
data arrival time                                                          2.506

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_97_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.529


#Path 64
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[932].in[2] (.names)                                             0.609     1.572
[932].out[0] (.names)                                            0.235     1.807
n_n2820.in[2] (.names)                                           0.459     2.266
n_n2820.out[0] (.names)                                          0.235     2.501
n_n2821.D[0] (.latch)                                            0.000     2.501
data arrival time                                                          2.501

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2821.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.501
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.524


#Path 65
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_110_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[2359].in[3] (.names)                                            0.631     1.672
[2359].out[0] (.names)                                           0.235     1.907
n_n2980.in[1] (.names)                                           0.342     2.250
n_n2980.out[0] (.names)                                          0.235     2.485
pksi_110_.D[0] (.latch)                                          0.000     2.485
data arrival time                                                          2.485

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_110_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.485
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.508


#Path 66
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_170_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[2456].in[3] (.names)                                            0.878     1.913
[2456].out[0] (.names)                                           0.235     2.148
n_n2893.in[2] (.names)                                           0.100     2.248
n_n2893.out[0] (.names)                                          0.235     2.483
pksi_170_.D[0] (.latch)                                          0.000     2.483
data arrival time                                                          2.483

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_170_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.483
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.506


#Path 67
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_7_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[926].in[3] (.names)                                             0.637     1.670
[926].out[0] (.names)                                            0.235     1.905
n_n2830.in[2] (.names)                                           0.341     2.246
n_n2830.out[0] (.names)                                          0.235     2.481
pksi_7_.D[0] (.latch)                                            0.000     2.481
data arrival time                                                          2.481

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_7_.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.505


#Path 68
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_158_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1581].in[3] (.names)                                            0.631     1.672
[1581].out[0] (.names)                                           0.235     1.907
n_n2915.in[1] (.names)                                           0.338     2.245
n_n2915.out[0] (.names)                                          0.235     2.480
pksi_158_.D[0] (.latch)                                          0.000     2.480
data arrival time                                                          2.480

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_158_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.504


#Path 69
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2889.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[2187].in[3] (.names)                                            0.629     1.670
[2187].out[0] (.names)                                           0.235     1.905
n_n2888.in[1] (.names)                                           0.338     2.243
n_n2888.out[0] (.names)                                          0.235     2.478
n_n2889.D[0] (.latch)                                            0.000     2.478
data arrival time                                                          2.478

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2889.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.502


#Path 70
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_54_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7764].in[0] (.names)                                            0.796     0.796
[7764].out[0] (.names)                                           0.235     1.031
[1363].in[3] (.names)                                            0.876     1.908
[1363].out[0] (.names)                                           0.235     2.143
n_n2795.in[1] (.names)                                           0.100     2.243
n_n2795.out[0] (.names)                                          0.235     2.478
pksi_54_.D[0] (.latch)                                           0.000     2.478
data arrival time                                                          2.478

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_54_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.501


#Path 71
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_2_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[2150].in[3] (.names)                                            0.490     1.524
[2150].out[0] (.names)                                           0.235     1.759
n_n2850.in[2] (.names)                                           0.481     2.240
n_n2850.out[0] (.names)                                          0.235     2.475
pksi_2_.D[0] (.latch)                                            0.000     2.475
data arrival time                                                          2.475

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_2_.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.498


#Path 72
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_120_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1480].in[3] (.names)                                            0.488     1.522
[1480].out[0] (.names)                                           0.235     1.757
n_n2946.in[2] (.names)                                           0.480     2.238
n_n2946.out[0] (.names)                                          0.235     2.473
pksi_120_.D[0] (.latch)                                          0.000     2.473
data arrival time                                                          2.473

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_120_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.496


#Path 73
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_48_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1286].in[3] (.names)                                            0.628     1.661
[1286].out[0] (.names)                                           0.235     1.896
n_n2783.in[2] (.names)                                           0.341     2.238
n_n2783.out[0] (.names)                                          0.235     2.473
pksi_48_.D[0] (.latch)                                           0.000     2.473
data arrival time                                                          2.473

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_48_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.496


#Path 74
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_100_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[2304].in[3] (.names)                                            0.331     1.366
[2304].out[0] (.names)                                           0.235     1.601
n_n2971.in[2] (.names)                                           0.636     2.237
n_n2971.out[0] (.names)                                          0.235     2.472
pksi_100_.D[0] (.latch)                                          0.000     2.472
data arrival time                                                          2.472

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_100_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.472
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.495


#Path 75
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_79_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7764].in[0] (.names)                                            0.796     0.796
[7764].out[0] (.names)                                           0.235     1.031
[1369].in[3] (.names)                                            0.631     1.662
[1369].out[0] (.names)                                           0.235     1.897
n_n2733.in[1] (.names)                                           0.338     2.235
n_n2733.out[0] (.names)                                          0.235     2.470
pksi_79_.D[0] (.latch)                                           0.000     2.470
data arrival time                                                          2.470

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_79_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.494


#Path 76
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_138_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[2242].in[3] (.names)                                            0.627     1.661
[2242].out[0] (.names)                                           0.235     1.896
n_n2939.in[2] (.names)                                           0.339     2.235
n_n2939.out[0] (.names)                                          0.235     2.470
pksi_138_.D[0] (.latch)                                          0.000     2.470
data arrival time                                                          2.470

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_138_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.494


#Path 77
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2943.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[1641].in[3] (.names)                                            0.620     1.661
[1641].out[0] (.names)                                           0.235     1.896
n_n2942.in[1] (.names)                                           0.338     2.234
n_n2942.out[0] (.names)                                          0.235     2.469
n_n2943.D[0] (.latch)                                            0.000     2.469
data arrival time                                                          2.469

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2943.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.469
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.493


#Path 78
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2802.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1166].in[3] (.names)                                            0.864     1.897
[1166].out[0] (.names)                                           0.235     2.132
n_n2801.in[2] (.names)                                           0.100     2.232
n_n2801.out[0] (.names)                                          0.235     2.467
n_n2802.D[0] (.latch)                                            0.000     2.467
data arrival time                                                          2.467

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2802.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.467
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.491


#Path 79
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_163_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1666].in[3] (.names)                                            0.623     1.658
[1666].out[0] (.names)                                           0.235     1.893
n_n2912.in[2] (.names)                                           0.338     2.231
n_n2912.out[0] (.names)                                          0.235     2.466
pksi_163_.D[0] (.latch)                                          0.000     2.466
data arrival time                                                          2.466

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_163_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.466
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.490


#Path 80
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_63_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[1400].in[2] (.names)                                            0.745     1.708
[1400].out[0] (.names)                                           0.235     1.943
n_n2794.in[2] (.names)                                           0.287     2.230
n_n2794.out[0] (.names)                                          0.235     2.465
pksi_63_.D[0] (.latch)                                           0.000     2.465
data arrival time                                                          2.465

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_63_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.465
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.488


#Path 81
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_133_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1566].in[3] (.names)                                            0.481     1.516
[1566].out[0] (.names)                                           0.235     1.751
n_n2936.in[2] (.names)                                           0.478     2.229
n_n2936.out[0] (.names)                                          0.235     2.464
pksi_133_.D[0] (.latch)                                          0.000     2.464
data arrival time                                                          2.464

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_133_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.464
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.487


#Path 82
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_32_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1196].in[3] (.names)                                            0.619     1.652
[1196].out[0] (.names)                                           0.235     1.887
n_n2814.in[2] (.names)                                           0.341     2.229
n_n2814.out[0] (.names)                                          0.235     2.464
pksi_32_.D[0] (.latch)                                           0.000     2.464
data arrival time                                                          2.464

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_32_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.464
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.487


#Path 83
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_112_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7764].in[0] (.names)                                            0.796     0.796
[7764].out[0] (.names)                                           0.235     1.031
[8273].in[2] (.names)                                            0.862     1.894
[8273].out[0] (.names)                                           0.235     2.129
n_n2987.in[3] (.names)                                           0.100     2.229
n_n2987.out[0] (.names)                                          0.235     2.464
pksi_112_.D[0] (.latch)                                          0.000     2.464
data arrival time                                                          2.464

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_112_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.464
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.487


#Path 84
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_142_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7771].in[1] (.names)                                            0.800     0.800
[7771].out[0] (.names)                                           0.235     1.035
[1946].in[3] (.names)                                            0.857     1.892
[1946].out[0] (.names)                                           0.235     2.127
n_n2960.in[2] (.names)                                           0.100     2.227
n_n2960.out[0] (.names)                                          0.235     2.462
pksi_142_.D[0] (.latch)                                          0.000     2.462
data arrival time                                                          2.462

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_142_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.462
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.486


#Path 85
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_169_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[2273].in[2] (.names)                                            0.341     1.347
[2273].out[0] (.names)                                           0.235     1.582
n_n2867.in[1] (.names)                                           0.639     2.221
n_n2867.out[0] (.names)                                          0.235     2.456
pksi_169_.D[0] (.latch)                                          0.000     2.456
data arrival time                                                          2.456

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_169_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.480


#Path 86
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_43_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1015].in[2] (.names)                                            0.634     1.640
[1015].out[0] (.names)                                           0.235     1.875
n_n2823.in[1] (.names)                                           0.343     2.219
n_n2823.out[0] (.names)                                          0.235     2.454
pksi_43_.D[0] (.latch)                                           0.000     2.454
data arrival time                                                          2.454

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_43_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.477


#Path 87
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_166_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1657].in[2] (.names)                                            0.634     1.640
[1657].out[0] (.names)                                           0.235     1.875
n_n2927.in[1] (.names)                                           0.343     2.219
n_n2927.out[0] (.names)                                          0.235     2.454
pksi_166_.D[0] (.latch)                                          0.000     2.454
data arrival time                                                          2.454

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_166_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.477


#Path 88
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_96_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[2007].in[2] (.names)                                            0.638     1.644
[2007].out[0] (.names)                                           0.235     1.879
n_n2978.in[1] (.names)                                           0.338     2.217
n_n2978.out[0] (.names)                                          0.235     2.452
pksi_96_.D[0] (.latch)                                           0.000     2.452
data arrival time                                                          2.452

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_96_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.452
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.475


#Path 89
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2379.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1761].in[2] (.names)                                            0.631     1.637
[1761].out[0] (.names)                                           0.235     1.872
n_n2870.in[1] (.names)                                           0.342     2.214
n_n2870.out[0] (.names)                                          0.235     2.449
n_n2379.D[0] (.latch)                                            0.000     2.449
data arrival time                                                          2.449

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2379.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.449
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.473


#Path 90
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_82_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1881].in[2] (.names)                                            0.631     1.637
[1881].out[0] (.names)                                           0.235     1.872
n_n2742.in[1] (.names)                                           0.341     2.213
n_n2742.out[0] (.names)                                          0.235     2.448
pksi_82_.D[0] (.latch)                                           0.000     2.448
data arrival time                                                          2.448

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_82_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.448
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.472


#Path 91
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_86_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1154].in[3] (.names)                                            0.600     1.634
[1154].out[0] (.names)                                           0.235     1.869
n_n2753.in[2] (.names)                                           0.341     2.210
n_n2753.out[0] (.names)                                          0.235     2.445
pksi_86_.D[0] (.latch)                                           0.000     2.445
data arrival time                                                          2.445

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_86_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 92
Startpoint: pcount_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_162_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_0_.inpad[0] (.input)                                      0.000     0.000
n_n2997.in[3] (.names)                                           0.771     0.771
n_n2997.out[0] (.names)                                          0.235     1.006
[1921].in[2] (.names)                                            0.631     1.637
[1921].out[0] (.names)                                           0.235     1.872
n_n2907.in[1] (.names)                                           0.338     2.210
n_n2907.out[0] (.names)                                          0.235     2.445
pksi_162_.D[0] (.latch)                                          0.000     2.445
data arrival time                                                          2.445

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_162_.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 93
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_39_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[7765].in[0] (.names)                                            0.799     0.799
[7765].out[0] (.names)                                           0.235     1.034
[1346].in[3] (.names)                                            0.641     1.675
[1346].out[0] (.names)                                           0.235     1.910
n_n2826.in[2] (.names)                                           0.291     2.201
n_n2826.out[0] (.names)                                          0.235     2.436
pksi_39_.D[0] (.latch)                                           0.000     2.436
data arrival time                                                          2.436

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_39_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.436
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.459


#Path 94
Startpoint: pencrypt_0_.inpad[0] (.input clocked by pclk)
Endpoint  : out:pnew_count_3_.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pencrypt_0_.inpad[0] (.input)                                    0.000     0.000
[893].in[3] (.names)                                             0.871     0.871
[893].out[0] (.names)                                            0.235     1.106
[907].in[1] (.names)                                             0.100     1.206
[907].out[0] (.names)                                            0.235     1.441
pnew_count_3_.in[2] (.names)                                     0.100     1.541
pnew_count_3_.out[0] (.names)                                    0.235     1.776
out:pnew_count_3_.outpad[0] (.output)                            0.678     2.454
data arrival time                                                          2.454

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.454


#Path 95
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2879.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[2461].in[2] (.names)                                            0.704     1.667
[2461].out[0] (.names)                                           0.235     1.902
n_n2878.in[0] (.names)                                           0.289     2.191
n_n2878.out[0] (.names)                                          0.235     2.426
n_n2879.D[0] (.latch)                                            0.000     2.426
data arrival time                                                          2.426

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2879.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.426
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.449


#Path 96
Startpoint: pcount_3_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_26_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pcount_3_.inpad[0] (.input)                                      0.000     0.000
n_n2993.in[0] (.names)                                           0.728     0.728
n_n2993.out[0] (.names)                                          0.235     0.963
[1418].in[2] (.names)                                            0.634     1.597
[1418].out[0] (.names)                                           0.235     1.832
n_n2818.in[2] (.names)                                           0.336     2.168
n_n2818.out[0] (.names)                                          0.235     2.403
pksi_26_.D[0] (.latch)                                           0.000     2.403
data arrival time                                                          2.403

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_26_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.426


#Path 97
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_6_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[8283].in[2] (.names)                                            0.788     1.829
[8283].out[0] (.names)                                           0.235     2.064
n_n2859.in[3] (.names)                                           0.100     2.164
n_n2859.out[0] (.names)                                          0.235     2.399
pksi_6_.D[0] (.latch)                                            0.000     2.399
data arrival time                                                          2.399

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_6_.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.423


#Path 98
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_15_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[8228].in[2] (.names)                                            0.788     1.829
[8228].out[0] (.names)                                           0.235     2.064
n_n2858.in[3] (.names)                                           0.100     2.164
n_n2858.out[0] (.names)                                          0.235     2.399
pksi_15_.D[0] (.latch)                                           0.000     2.399
data arrival time                                                          2.399

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_15_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.423


#Path 99
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : pksi_11_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[8018].in[2] (.names)                                            0.784     1.826
[8018].out[0] (.names)                                           0.235     2.061
n_n2851.in[3] (.names)                                           0.100     2.161
n_n2851.out[0] (.names)                                          0.235     2.396
pksi_11_.D[0] (.latch)                                           0.000     2.396
data arrival time                                                          2.396

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_11_.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.419


#Path 100
Startpoint: pstart_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n2982.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pstart_0_.inpad[0] (.input)                                      0.000     0.000
[7763].in[1] (.names)                                            0.806     0.806
[7763].out[0] (.names)                                           0.235     1.041
[2423].in[3] (.names)                                            0.784     1.826
[2423].out[0] (.names)                                           0.235     2.061
n_n2981.in[1] (.names)                                           0.100     2.161
n_n2981.out[0] (.names)                                          0.235     2.396
n_n2982.D[0] (.latch)                                            0.000     2.396
data arrival time                                                          2.396

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2982.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.419


#End of timing report
