###############################################################
#  Generated by:      Cadence Innovus 21.12-s106_1
#  OS:                Linux x86_64(Host ID ip-10-16-10-154.rdius.us)
#  Generated on:      Wed May 14 05:10:14 2025
#  Design:            mcs4
#  Command:           verify_drc
###############################################################
#set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_cell_blockage false -ignore_trial_route false -limit 1000 -report mcs4.drc.rpt -use_min_spacing_on_block_obs auto

MAR: ( Minimum Area ) Regular Wire of Net p_out[1]  ( Metal3 )
Bounds : ( 10.835, 88.120 ) ( 10.965, 88.200 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[2]  ( Metal2 )
Bounds : ( 63.740, 87.715 ) ( 63.760, 87.740 )


SHORT: ( Out Of Die ) Regular Wire of Net io_pad[6]  ( Metal3 )
Bounds : ( 175.200, 88.190 ) ( 175.240, 88.320 )


SHORT: ( Out Of Die ) Regular Wire of Net io_pad[6]  ( Metal4 )
Bounds : ( 175.200, 88.190 ) ( 175.240, 88.320 )


SHORT: ( Out Of Die ) Regular Wire of Net io_pad[6]  ( Metal4 )
Bounds : ( 175.200, 88.215 ) ( 175.265, 88.295 )


SHORT: ( Out Of Die ) Regular Wire of Net io_pad[6]  ( Metal5 )
Bounds : ( 175.200, 88.215 ) ( 175.265, 88.295 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net ram_0_timing_recovery_x_66  ( Via5 )
Bounds : ( 145.065, 87.755 ) ( 145.135, 87.825 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net ram_0_ram0_ram_array[7][0]  ( Via5 )
Bounds : ( 149.865, 87.755 ) ( 149.935, 87.825 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_393  ( Via5 )
Bounds : ( 166.065, 85.870 ) ( 166.135, 85.940 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net data_pad[3]  ( Via5 )
Bounds : ( 165.065, 85.560 ) ( 165.135, 85.630 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_396  ( Via5 )
Bounds : ( 164.065, 85.560 ) ( 164.135, 85.630 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_n0846  ( Via5 )
Bounds : ( 162.065, 69.790 ) ( 162.135, 69.860 )


SHORT: ( Out Of Die ) Regular Wire of Net io_pad[2]  ( Metal3 )
Bounds : ( 175.200, 82.325 ) ( 175.240, 82.405 )


SHORT: ( Out Of Die ) Regular Wire of Net io_pad[3]  ( Metal3 )
Bounds : ( 175.200, 84.605 ) ( 175.240, 84.685 )


SHORT: ( Out Of Die ) Regular Wire of Net io_pad[7]  ( Metal3 )
Bounds : ( 175.200, 86.315 ) ( 175.240, 86.395 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_x12  ( Via5 )
Bounds : ( 156.465, 75.450 ) ( 156.535, 75.520 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_542  ( Via5 )
Bounds : ( 159.465, 75.300 ) ( 159.535, 75.370 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_n0846  ( Via5 )
Bounds : ( 160.865, 70.245 ) ( 160.935, 70.315 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_635  ( Via6 )
Bounds : ( 155.465, 68.650 ) ( 155.535, 68.720 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_acc[3]  ( Via6 )
Bounds : ( 156.265, 78.910 ) ( 156.335, 78.980 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_acc[3]  ( Via6 )
Bounds : ( 156.465, 81.760 ) ( 156.535, 81.830 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_acc_0  ( Via6 )
Bounds : ( 141.265, 76.820 ) ( 141.335, 76.890 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_178  ( Via6 )
Bounds : ( 139.665, 78.720 ) ( 139.735, 78.790 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1072  ( Via6 )
Bounds : ( 139.265, 74.160 ) ( 139.335, 74.230 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_cy_1  ( Via6 )
Bounds : ( 139.065, 69.980 ) ( 139.135, 70.050 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1067  ( Via6 )
Bounds : ( 137.665, 73.590 ) ( 137.735, 73.660 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_x12  ( Via6 )
Bounds : ( 136.865, 73.590 ) ( 136.935, 73.660 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1979_n  ( Via6 )
Bounds : ( 136.065, 72.070 ) ( 136.135, 72.140 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1014  ( Via5 )
Bounds : ( 137.665, 70.080 ) ( 137.735, 70.150 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_n0846  ( Via5 )
Bounds : ( 139.665, 70.245 ) ( 139.735, 70.315 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1949_FE_OFN3_clk1_pad  ( Via5 )
Bounds : ( 140.865, 87.310 ) ( 140.935, 87.380 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_n0848  ( Via5 )
Bounds : ( 141.465, 75.300 ) ( 141.535, 75.370 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_n_105  ( Via5 )
Bounds : ( 142.065, 69.790 ) ( 142.135, 69.860 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_n_105  ( Via5 )
Bounds : ( 144.265, 70.235 ) ( 144.335, 70.305 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1025  ( Via5 )
Bounds : ( 145.465, 75.490 ) ( 145.535, 75.560 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5977  ( Via5 )
Bounds : ( 146.065, 74.995 ) ( 146.135, 75.065 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_979  ( Via5 )
Bounds : ( 148.465, 72.070 ) ( 148.535, 72.140 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_495  ( Via5 )
Bounds : ( 149.065, 67.075 ) ( 149.135, 67.145 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_979  ( Via5 )
Bounds : ( 149.865, 69.790 ) ( 149.935, 69.860 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_635  ( Via5 )
Bounds : ( 151.465, 70.170 ) ( 151.535, 70.240 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_n0846  ( Via5 )
Bounds : ( 152.865, 69.790 ) ( 152.935, 69.860 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_178  ( Via6 )
Bounds : ( 142.465, 78.720 ) ( 142.535, 78.790 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_acc_out[1]  ( Via6 )
Bounds : ( 143.265, 78.720 ) ( 143.335, 78.790 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_acc_out[1]  ( Via6 )
Bounds : ( 145.865, 78.720 ) ( 145.935, 78.790 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_acc_out[2]  ( Via6 )
Bounds : ( 146.065, 80.430 ) ( 146.135, 80.500 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_987  ( Via6 )
Bounds : ( 147.665, 80.620 ) ( 147.735, 80.690 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_987  ( Via6 )
Bounds : ( 148.665, 80.620 ) ( 148.735, 80.690 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1025  ( Via6 )
Bounds : ( 148.865, 80.240 ) ( 148.935, 80.310 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1947  ( Via5 )
Bounds : ( 158.465, 54.780 ) ( 158.535, 54.850 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_329  ( Via5 )
Bounds : ( 155.265, 63.545 ) ( 155.335, 63.615 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_329  ( Via5 )
Bounds : ( 145.465, 63.415 ) ( 145.535, 63.485 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_187  ( Via5 )
Bounds : ( 141.465, 63.395 ) ( 141.535, 63.465 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_id_board_n_341  ( Via5 )
Bounds : ( 140.065, 56.575 ) ( 140.135, 56.645 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_493  ( Via5 )
Bounds : ( 139.465, 59.790 ) ( 139.535, 59.860 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1946  ( Via5 )
Bounds : ( 139.265, 60.380 ) ( 139.335, 60.450 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_245  ( Via5 )
Bounds : ( 139.065, 48.130 ) ( 139.135, 48.200 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5944  ( Via5 )
Bounds : ( 136.465, 54.780 ) ( 136.535, 54.850 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1068  ( Via5 )
Bounds : ( 135.465, 46.125 ) ( 135.535, 46.195 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_x22  ( Via5 )
Bounds : ( 134.265, 53.070 ) ( 134.335, 53.140 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1944  ( Via5 )
Bounds : ( 166.065, 53.140 ) ( 166.135, 53.210 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN13_i4004_id_board_opa_0  ( Via6 )
Bounds : ( 131.665, 49.650 ) ( 131.735, 49.720 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_id_board_n_341  ( Via6 )
Bounds : ( 132.065, 55.160 ) ( 132.135, 55.230 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_159  ( Via6 )
Bounds : ( 132.865, 54.780 ) ( 132.935, 54.850 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1949_FE_OFN3_clk1_pad  ( Via6 )
Bounds : ( 133.065, 63.140 ) ( 133.135, 63.210 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_x12  ( Via6 )
Bounds : ( 133.265, 53.070 ) ( 133.335, 53.140 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_355  ( Via6 )
Bounds : ( 135.465, 61.810 ) ( 135.535, 61.880 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_a12  ( Via6 )
Bounds : ( 139.665, 49.460 ) ( 139.735, 49.530 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_493  ( Via6 )
Bounds : ( 144.465, 59.720 ) ( 144.535, 59.790 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_alu_board_n0846  ( Via6 )
Bounds : ( 144.665, 58.200 ) ( 144.735, 58.270 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN13_i4004_id_board_opa_0  ( Via6 )
Bounds : ( 144.865, 52.880 ) ( 144.935, 52.950 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_312  ( Via6 )
Bounds : ( 145.065, 44.710 ) ( 145.135, 44.780 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_245  ( Via6 )
Bounds : ( 145.465, 48.130 ) ( 145.535, 48.200 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_571  ( Via6 )
Bounds : ( 150.865, 56.110 ) ( 150.935, 56.180 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN12_i4004_m12  ( Via6 )
Bounds : ( 152.865, 52.880 ) ( 152.935, 52.950 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1  ( Via6 )
Bounds : ( 154.465, 47.940 ) ( 154.535, 48.010 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_3737  ( Via6 )
Bounds : ( 157.065, 44.330 ) ( 157.135, 44.400 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_84  ( Via6 )
Bounds : ( 157.865, 54.970 ) ( 157.935, 55.040 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1949_FE_OFN3_clk1_pad  ( Via6 )
Bounds : ( 131.065, 85.750 ) ( 131.135, 85.820 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_id_board_n_36  ( Via6 )
Bounds : ( 129.265, 68.080 ) ( 129.335, 68.150 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_id_board_n_443  ( Via6 )
Bounds : ( 127.465, 70.170 ) ( 127.535, 70.240 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_poc  ( Via6 )
Bounds : ( 125.265, 68.460 ) ( 125.335, 68.530 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1028  ( Via6 )
Bounds : ( 124.865, 78.150 ) ( 124.935, 78.220 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_178  ( Via6 )
Bounds : ( 121.065, 69.980 ) ( 121.135, 70.050 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5945  ( Via6 )
Bounds : ( 115.665, 82.140 ) ( 115.735, 82.210 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_x22  ( Via6 )
Bounds : ( 113.665, 68.460 ) ( 113.735, 68.530 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net data_pad[3]  ( Via6 )
Bounds : ( 109.865, 85.750 ) ( 109.935, 85.820 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN26_n_5977  ( Via5 )
Bounds : ( 131.065, 70.635 ) ( 131.135, 70.705 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_635  ( Via5 )
Bounds : ( 130.265, 69.865 ) ( 130.335, 69.935 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_a12  ( Via5 )
Bounds : ( 129.065, 68.460 ) ( 129.135, 68.530 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_266  ( Via5 )
Bounds : ( 124.465, 71.980 ) ( 124.535, 72.050 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_acc_0  ( Via5 )
Bounds : ( 121.665, 81.950 ) ( 121.735, 82.020 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net data_dir  ( Via5 )
Bounds : ( 121.465, 78.825 ) ( 121.535, 78.895 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_338  ( Via5 )
Bounds : ( 115.265, 81.680 ) ( 115.335, 81.750 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_90  ( Via5 )
Bounds : ( 115.265, 75.275 ) ( 115.335, 75.345 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1_clk2_pad  ( Via5 )
Bounds : ( 114.465, 73.440 ) ( 114.535, 73.510 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_325  ( Via5 )
Bounds : ( 113.265, 85.475 ) ( 113.335, 85.545 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_248  ( Via5 )
Bounds : ( 108.465, 78.840 ) ( 108.535, 78.910 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net rom_1_n_207  ( Via5 )
Bounds : ( 107.665, 83.850 ) ( 107.735, 83.920 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_618  ( Via5 )
Bounds : ( 104.865, 66.600 ) ( 104.935, 66.670 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net data_pad[1]  ( Via5 )
Bounds : ( 104.465, 76.850 ) ( 104.535, 76.920 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_561 & Regular Wire of Net n_589  ( Metal2 )
Bounds : ( 87.630, 70.140 ) ( 87.660, 70.245 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_589 & Blockage of Cell clockgen_clockdiv_reg[3]  ( Metal1 )
Bounds : ( 87.835, 70.190 ) ( 87.870, 70.270 )


MAR: ( Minimum Area ) Regular Wire of Net n_589  ( Metal2 )
Bounds : ( 87.660, 70.165 ) ( 87.810, 70.270 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_3816 & Blockage of Cell g30830__4319  ( Metal1 )
Bounds : ( 87.630, 66.430 ) ( 87.670, 66.510 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_589 & Blockage of Cell clockgen_clockdiv_reg[3]  ( Metal1 )
Bounds : ( 87.835, 70.190 ) ( 87.870, 70.270 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3816 & Blockage of Cell g30830__4319  ( Metal1 )
Bounds : ( 87.630, 66.430 ) ( 87.670, 66.510 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_561 & Regular Wire of Net n_589  ( Metal1 )
Bounds : ( 87.655, 70.140 ) ( 87.690, 70.220 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_641  ( Via6 )
Bounds : ( 125.665, 59.530 ) ( 125.735, 59.600 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_x22  ( Via6 )
Bounds : ( 125.065, 56.300 ) ( 125.135, 56.370 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1_clk2_pad  ( Via6 )
Bounds : ( 124.865, 59.720 ) ( 124.935, 59.790 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_tio_board_L  ( Via6 )
Bounds : ( 122.865, 65.040 ) ( 122.935, 65.110 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_339  ( Via6 )
Bounds : ( 122.865, 61.240 ) ( 122.935, 61.310 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_339  ( Via6 )
Bounds : ( 121.865, 64.850 ) ( 121.935, 64.920 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_406  ( Via6 )
Bounds : ( 118.265, 59.910 ) ( 118.335, 59.980 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_x32  ( Via6 )
Bounds : ( 112.465, 60.100 ) ( 112.535, 60.170 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1950_FE_OFN0_clk2_pad  ( Via6 )
Bounds : ( 110.865, 56.300 ) ( 110.935, 56.370 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1946  ( Via5 )
Bounds : ( 128.465, 60.165 ) ( 128.535, 60.235 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN14_i4004_dc  ( Via5 )
Bounds : ( 125.665, 59.790 ) ( 125.735, 59.860 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_x22 & Regular Wire of Net i4004_m22  ( Via5 )
Bounds : ( 121.665, 56.490 ) ( 121.735, 56.560 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5944  ( Via5 )
Bounds : ( 118.065, 54.970 ) ( 118.135, 55.040 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_599  ( Via5 )
Bounds : ( 115.065, 57.715 ) ( 115.135, 57.785 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_641  ( Via5 )
Bounds : ( 114.865, 61.430 ) ( 114.935, 61.500 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_406  ( Via6 )
Bounds : ( 128.065, 59.910 ) ( 128.135, 59.980 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1_clk2_pad  ( Via6 )
Bounds : ( 126.665, 51.550 ) ( 126.735, 51.620 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_354  ( Via6 )
Bounds : ( 123.665, 44.710 ) ( 123.735, 44.780 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_190  ( Via6 )
Bounds : ( 123.265, 54.590 ) ( 123.335, 54.660 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1  ( Via6 )
Bounds : ( 121.465, 49.840 ) ( 121.535, 49.910 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1  ( Via6 )
Bounds : ( 119.465, 54.590 ) ( 119.535, 54.660 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_252  ( Via6 )
Bounds : ( 111.665, 52.690 ) ( 111.735, 52.760 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_599  ( Via6 )
Bounds : ( 110.265, 49.840 ) ( 110.335, 49.910 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_186  ( Via5 )
Bounds : ( 129.665, 47.675 ) ( 129.735, 47.745 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_288  ( Via5 )
Bounds : ( 128.665, 52.880 ) ( 128.735, 52.950 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_244  ( Via5 )
Bounds : ( 126.665, 53.110 ) ( 126.735, 53.180 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_288  ( Via5 )
Bounds : ( 126.465, 53.555 ) ( 126.535, 53.625 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1993_n_90  ( Via5 )
Bounds : ( 121.265, 52.920 ) ( 121.335, 52.990 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_tio_board_n_108  ( Via5 )
Bounds : ( 117.265, 53.555 ) ( 117.335, 53.625 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net FE_OFN1993_n_90  ( Via5 )
Bounds : ( 114.665, 53.015 ) ( 114.735, 53.085 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_41  ( Via5 )
Bounds : ( 112.865, 48.130 ) ( 112.935, 48.200 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_190  ( Via6 )
Bounds : ( 127.065, 52.880 ) ( 127.135, 52.950 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_m12  ( Via6 )
Bounds : ( 128.465, 49.650 ) ( 128.535, 49.720 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_poc  ( Via6 )
Bounds : ( 129.065, 53.070 ) ( 129.135, 53.140 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_363  ( Via6 )
Bounds : ( 129.265, 53.070 ) ( 129.335, 53.140 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_41  ( Via6 )
Bounds : ( 129.865, 48.130 ) ( 129.935, 48.200 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5903 & Blockage of Cell i4004_ip_board_dram_array_reg[3][1]  ( Metal1 )
Bounds : ( 87.695, 56.635 ) ( 87.730, 56.715 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5903 & Blockage of Cell i4004_ip_board_dram_array_reg[3][1]  ( Metal1 )
Bounds : ( 87.695, 56.635 ) ( 87.730, 56.715 )


SHORT: ( Metal Short ) Regular Wire of Net n_5912 & Regular Wire of Net CTS_281  ( Metal3 )
Bounds : ( 88.235, 56.295 ) ( 88.565, 56.375 )


MAR: ( Minimum Area ) Regular Wire of Net n_423  ( Metal4 )
Bounds : ( 88.035, 64.845 ) ( 88.165, 64.925 )


MAR: ( Minimum Area ) Regular Wire of Net n_3816  ( Metal2 )
Bounds : ( 88.060, 63.735 ) ( 88.170, 63.840 )


MAR: ( Minimum Area ) Regular Wire of Net n_3818  ( Metal2 )
Bounds : ( 87.835, 63.135 ) ( 87.965, 63.215 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][1] & Pin of Cell g30134__2398  ( Metal1 )
Bounds : ( 87.860, 54.880 ) ( 87.870, 54.910 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][1] & Blockage of Cell i4004_ip_board_dram_array_reg[2][1]  ( Metal1 )
Bounds : ( 87.875, 58.165 ) ( 87.910, 58.245 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][1]  ( Metal2 )
Bounds : ( 87.770, 58.270 ) ( 87.805, 58.320 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][1]  ( Metal2 )
Bounds : ( 87.845, 54.990 ) ( 87.860, 55.015 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][1]  ( Metal2 )
Bounds : ( 87.850, 58.140 ) ( 87.860, 58.165 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_42  ( Via5 )
Bounds : ( 95.265, 57.885 ) ( 95.335, 57.955 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_349  ( Via5 )
Bounds : ( 100.265, 63.205 ) ( 100.335, 63.275 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_a12  ( Via6 )
Bounds : ( 108.265, 61.620 ) ( 108.335, 61.690 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1911  ( Via5 )
Bounds : ( 103.665, 45.895 ) ( 103.735, 45.965 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_885  ( Metal2 )
Bounds : ( 88.140, 44.790 ) ( 88.160, 44.815 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_827 & Pin of Cell g30120__5115  ( Metal1 )
Bounds : ( 87.780, 52.875 ) ( 87.835, 52.930 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_831 & Regular Wire of Net n_821  ( Metal2 )
Bounds : ( 88.140, 54.725 ) ( 88.165, 54.750 )


SHORT: ( Metal Short ) Regular Wire of Net n_895 & Regular Wire of Net n_5912  ( Metal2 )
Bounds : ( 88.260, 53.230 ) ( 88.340, 53.400 )


SHORT: ( Metal Short ) Regular Wire of Net n_881 & Regular Wire of Net n_821  ( Metal2 )
Bounds : ( 88.060, 52.850 ) ( 88.140, 52.980 )


MAR: ( Minimum Area ) Regular Wire of Net n_5912  ( Metal3 )
Bounds : ( 88.235, 48.790 ) ( 88.365, 48.870 )


MAR: ( Minimum Area ) Regular Wire of Net n_1937  ( Metal2 )
Bounds : ( 87.835, 49.645 ) ( 87.965, 49.725 )


MAR: ( Minimum Area ) Regular Wire of Net n_831  ( Metal2 )
Bounds : ( 87.835, 44.705 ) ( 87.965, 44.785 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_885 & Pin of Cell g30101__7410  ( Metal1 )
Bounds : ( 88.265, 44.710 ) ( 88.300, 44.790 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_881 & Pin of Cell g30120__5115  ( Metal1 )
Bounds : ( 88.265, 52.870 ) ( 88.300, 52.950 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_831  ( Metal2 )
Bounds : ( 88.050, 54.620 ) ( 88.060, 54.645 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_881  ( Metal2 )
Bounds : ( 88.140, 52.845 ) ( 88.160, 52.975 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_831 & Regular Wire of Net n_821  ( Metal2 )
Bounds : ( 88.140, 54.725 ) ( 88.165, 54.775 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_881 & Regular Wire of Net n_5912  ( Metal2 )
Bounds : ( 88.240, 52.845 ) ( 88.260, 52.975 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_821  ( Metal2 )
Bounds : ( 88.245, 54.750 ) ( 88.260, 54.880 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_821 & Blockage of Cell g30134__2398  ( Metal1 )
Bounds : ( 88.270, 54.775 ) ( 88.305, 54.855 )


SHORT: ( Metal Short ) Regular Wire of Net n_821 & Regular Wire of Net n_5912  ( Metal2 )
Bounds : ( 88.260, 54.750 ) ( 88.340, 54.880 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_reg_rfsh[2]  ( Via5 )
Bounds : ( 155.465, 35.780 ) ( 155.535, 35.850 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5925  ( Via5 )
Bounds : ( 155.265, 24.150 ) ( 155.335, 24.220 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_reg_rfsh_2_master  ( Via5 )
Bounds : ( 154.865, 37.195 ) ( 154.935, 37.265 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_666  ( Via5 )
Bounds : ( 156.865, 27.800 ) ( 156.935, 27.870 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1922  ( Via5 )
Bounds : ( 157.265, 27.345 ) ( 157.335, 27.415 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5908  ( Via5 )
Bounds : ( 157.465, 27.540 ) ( 157.535, 27.610 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_796  ( Via6 )
Bounds : ( 153.865, 25.710 ) ( 153.935, 25.780 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_75  ( Via6 )
Bounds : ( 155.665, 36.350 ) ( 155.735, 36.420 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[0][1]  ( Via6 )
Bounds : ( 159.065, 30.650 ) ( 159.135, 30.720 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1024  ( Via6 )
Bounds : ( 131.865, 35.780 ) ( 131.935, 35.850 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_521  ( Via5 )
Bounds : ( 139.265, 34.175 ) ( 139.335, 34.245 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_44  ( Via5 )
Bounds : ( 137.065, 37.245 ) ( 137.135, 37.315 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_521  ( Via5 )
Bounds : ( 137.065, 34.260 ) ( 137.135, 34.330 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_363  ( Via5 )
Bounds : ( 136.665, 34.380 ) ( 136.735, 34.450 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1931  ( Via5 )
Bounds : ( 134.265, 41.250 ) ( 134.335, 41.320 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_din_n[2]  ( Via5 )
Bounds : ( 133.465, 36.455 ) ( 133.535, 36.525 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5961  ( Via5 )
Bounds : ( 143.065, 34.215 ) ( 143.135, 34.285 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_2823  ( Via5 )
Bounds : ( 147.665, 39.200 ) ( 147.735, 39.270 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_reg_rfsh[2]  ( Via5 )
Bounds : ( 149.265, 37.415 ) ( 149.335, 37.485 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_data[2]  ( Via6 )
Bounds : ( 133.865, 33.880 ) ( 133.935, 33.950 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_363  ( Via6 )
Bounds : ( 134.265, 34.450 ) ( 134.335, 34.520 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_521  ( Via6 )
Bounds : ( 134.465, 34.070 ) ( 134.535, 34.140 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_data[3]  ( Via6 )
Bounds : ( 136.865, 37.870 ) ( 136.935, 37.940 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_din_n[2]  ( Via6 )
Bounds : ( 137.665, 35.970 ) ( 137.735, 36.040 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_45  ( Via6 )
Bounds : ( 139.265, 43.190 ) ( 139.335, 43.260 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_44  ( Via6 )
Bounds : ( 141.265, 37.490 ) ( 141.335, 37.560 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_3725  ( Via6 )
Bounds : ( 148.265, 43.190 ) ( 148.335, 43.260 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_3737  ( Via6 )
Bounds : ( 148.865, 42.430 ) ( 148.935, 42.500 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5909  ( Via6 )
Bounds : ( 132.465, 32.550 ) ( 132.535, 32.620 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5908  ( Via6 )
Bounds : ( 131.465, 30.840 ) ( 131.535, 30.910 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5910  ( Via5 )
Bounds : ( 140.665, 29.010 ) ( 140.735, 29.080 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1922  ( Via5 )
Bounds : ( 140.465, 29.205 ) ( 140.535, 29.275 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_814  ( Via5 )
Bounds : ( 139.465, 31.145 ) ( 139.535, 31.215 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_671  ( Via5 )
Bounds : ( 138.665, 27.800 ) ( 138.735, 27.870 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_628  ( Via5 )
Bounds : ( 135.265, 29.005 ) ( 135.335, 29.075 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_din_n[2]  ( Via5 )
Bounds : ( 134.865, 28.940 ) ( 134.935, 29.010 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[7][2]  ( Via5 )
Bounds : ( 134.065, 26.935 ) ( 134.135, 27.005 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5914  ( Via5 )
Bounds : ( 133.465, 27.570 ) ( 133.535, 27.640 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_2478  ( Via5 )
Bounds : ( 133.265, 32.615 ) ( 133.335, 32.685 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1035  ( Via5 )
Bounds : ( 132.465, 31.125 ) ( 132.535, 31.195 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_2467  ( Via5 )
Bounds : ( 132.265, 30.775 ) ( 132.335, 30.845 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[7][0]  ( Via5 )
Bounds : ( 142.865, 22.100 ) ( 142.935, 22.170 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_2004  ( Via5 )
Bounds : ( 148.465, 22.140 ) ( 148.535, 22.210 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_3616  ( Via5 )
Bounds : ( 148.465, 30.840 ) ( 148.535, 30.910 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5925  ( Via5 )
Bounds : ( 149.665, 29.200 ) ( 149.735, 29.270 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5907  ( Via5 )
Bounds : ( 149.865, 27.800 ) ( 149.935, 27.870 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1922  ( Via5 )
Bounds : ( 151.465, 29.205 ) ( 151.535, 29.275 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5927  ( Via5 )
Bounds : ( 153.265, 30.770 ) ( 153.335, 30.840 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5941  ( Via6 )
Bounds : ( 135.865, 32.740 ) ( 135.935, 32.810 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_2004  ( Via6 )
Bounds : ( 138.065, 27.610 ) ( 138.135, 27.680 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[7][2]  ( Via6 )
Bounds : ( 138.265, 27.420 ) ( 138.335, 27.490 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[7][2] & Regular Wire of Net n_730  ( Via6 )
Bounds : ( 138.465, 27.420 ) ( 138.535, 27.490 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_517  ( Via6 )
Bounds : ( 140.665, 32.360 ) ( 140.735, 32.430 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5914  ( Via6 )
Bounds : ( 144.865, 31.030 ) ( 144.935, 31.100 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_2823  ( Via6 )
Bounds : ( 153.065, 30.840 ) ( 153.135, 30.910 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_814  ( Via5 )
Bounds : ( 141.465, 18.910 ) ( 141.535, 18.980 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[5][2]  ( Via5 )
Bounds : ( 140.865, 9.835 ) ( 140.935, 9.905 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_672  ( Via5 )
Bounds : ( 139.665, 10.510 ) ( 139.735, 10.580 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_673  ( Via5 )
Bounds : ( 139.665, 6.825 ) ( 139.735, 6.895 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[3][0]  ( Via5 )
Bounds : ( 139.465, 10.700 ) ( 139.535, 10.770 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5927  ( Via5 )
Bounds : ( 139.065, 8.460 ) ( 139.135, 8.530 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_673  ( Via5 )
Bounds : ( 138.665, 15.350 ) ( 138.735, 15.420 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5927  ( Via5 )
Bounds : ( 135.865, 13.930 ) ( 135.935, 14.000 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5926  ( Via5 )
Bounds : ( 135.465, 3.630 ) ( 135.535, 3.700 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5928  ( Via5 )
Bounds : ( 134.665, 8.460 ) ( 134.735, 8.530 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_663  ( Via5 )
Bounds : ( 134.665, 5.265 ) ( 134.735, 5.335 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_674  ( Via5 )
Bounds : ( 134.265, 15.350 ) ( 134.335, 15.420 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[3][0]  ( Via5 )
Bounds : ( 134.065, 12.515 ) ( 134.135, 12.585 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_672  ( Via5 )
Bounds : ( 142.665, 6.825 ) ( 142.735, 6.895 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5928  ( Via5 )
Bounds : ( 144.665, 8.460 ) ( 144.735, 8.530 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[5][2]  ( Via5 )
Bounds : ( 147.865, 10.440 ) ( 147.935, 10.510 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1920  ( Via5 )
Bounds : ( 148.065, 17.310 ) ( 148.135, 17.380 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_673  ( Via5 )
Bounds : ( 152.665, 10.245 ) ( 152.735, 10.315 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_792  ( Via5 )
Bounds : ( 153.665, 16.895 ) ( 153.735, 16.965 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5927  ( Via5 )
Bounds : ( 159.065, 10.470 ) ( 159.135, 10.540 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[3][0]  ( Via6 )
Bounds : ( 137.265, 12.220 ) ( 137.335, 12.290 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5929  ( Via6 )
Bounds : ( 138.065, 11.840 ) ( 138.135, 11.910 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5909  ( Via6 )
Bounds : ( 144.065, 10.130 ) ( 144.135, 10.200 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[5][2]  ( Via6 )
Bounds : ( 145.065, 10.320 ) ( 145.135, 10.390 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1920  ( Via6 )
Bounds : ( 146.065, 15.260 ) ( 146.135, 15.330 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_673  ( Via6 )
Bounds : ( 146.265, 8.420 ) ( 146.335, 8.490 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_672  ( Via6 )
Bounds : ( 152.265, 10.700 ) ( 152.335, 10.770 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5926  ( Via6 )
Bounds : ( 153.465, 7.090 ) ( 153.535, 7.160 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_930  ( Via5 )
Bounds : ( 112.265, 29.590 ) ( 112.335, 29.660 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_ip_board_dram_array[3][11]  ( Via5 )
Bounds : ( 114.465, 34.450 ) ( 114.535, 34.520 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_930  ( Via5 )
Bounds : ( 114.665, 27.350 ) ( 114.735, 27.420 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1037  ( Via5 )
Bounds : ( 116.265, 42.850 ) ( 116.335, 42.920 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5912  ( Via5 )
Bounds : ( 117.065, 28.980 ) ( 117.135, 29.050 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_846  ( Via5 )
Bounds : ( 117.465, 23.515 ) ( 117.535, 23.585 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[7][5]  ( Via5 )
Bounds : ( 117.465, 29.615 ) ( 117.535, 29.685 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_sp_board_dram_array[7][7]  ( Via5 )
Bounds : ( 117.865, 23.735 ) ( 117.935, 23.805 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_628  ( Via5 )
Bounds : ( 123.065, 28.995 ) ( 123.135, 29.065 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_664  ( Via5 )
Bounds : ( 124.265, 24.190 ) ( 124.335, 24.260 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1039  ( Via5 )
Bounds : ( 126.865, 35.865 ) ( 126.935, 35.935 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5914  ( Via5 )
Bounds : ( 128.665, 27.570 ) ( 128.735, 27.640 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5910  ( Via5 )
Bounds : ( 129.065, 30.840 ) ( 129.135, 30.910 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1039  ( Via5 )
Bounds : ( 130.865, 34.545 ) ( 130.935, 34.615 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_342  ( Via6 )
Bounds : ( 119.465, 42.810 ) ( 119.535, 42.880 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1032  ( Via6 )
Bounds : ( 123.065, 41.290 ) ( 123.135, 41.360 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_632  ( Via6 )
Bounds : ( 124.465, 30.650 ) ( 124.535, 30.720 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1024  ( Via6 )
Bounds : ( 126.065, 35.780 ) ( 126.135, 35.850 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1024  ( Via6 )
Bounds : ( 128.465, 35.780 ) ( 128.535, 35.850 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5907  ( Via6 )
Bounds : ( 129.865, 34.260 ) ( 129.935, 34.330 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_583  ( Via6 )
Bounds : ( 130.865, 39.200 ) ( 130.935, 39.270 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_47  ( Via5 )
Bounds : ( 104.665, 39.825 ) ( 104.735, 39.895 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1015  ( Via5 )
Bounds : ( 102.865, 41.290 ) ( 102.935, 41.360 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905 & Blockage of Cell i4004_ip_board_dram_array_reg[2][3]  ( Metal1 )
Bounds : ( 87.695, 42.955 ) ( 87.730, 43.035 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_884 & Pin of Cell g30107__4319  ( Metal1 )
Bounds : ( 87.665, 34.450 ) ( 87.700, 34.530 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5905 & Blockage of Cell i4004_ip_board_dram_array_reg[2][3]  ( Metal1 )
Bounds : ( 87.695, 42.955 ) ( 87.730, 43.035 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_570 & Regular Wire of Net n_4057  ( Metal6 )
Bounds : ( 88.060, 37.650 ) ( 88.140, 37.970 )


MAR: ( Minimum Area ) Regular Wire of Net n_4057  ( Metal3 )
Bounds : ( 87.835, 38.530 ) ( 87.965, 38.610 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4057 & Blockage of Cell i4004_ip_board_dram_array_reg[1][4]  ( Metal1 )
Bounds : ( 87.875, 41.065 ) ( 87.910, 41.145 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_4057  ( Metal2 )
Bounds : ( 87.770, 41.170 ) ( 87.805, 41.220 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4057  ( Metal2 )
Bounds : ( 87.850, 41.040 ) ( 87.860, 41.065 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_820  ( Via5 )
Bounds : ( 89.865, 39.200 ) ( 89.935, 39.270 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1037  ( Via5 )
Bounds : ( 96.665, 43.280 ) ( 96.735, 43.350 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Via5 )
Bounds : ( 100.465, 43.075 ) ( 100.535, 43.145 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1942  ( Via5 )
Bounds : ( 100.665, 37.870 ) ( 100.735, 37.940 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_804  ( Via5 )
Bounds : ( 101.265, 37.595 ) ( 101.335, 37.665 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_822  ( Via5 )
Bounds : ( 102.065, 37.780 ) ( 102.135, 37.850 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1934  ( Via5 )
Bounds : ( 104.465, 36.240 ) ( 104.535, 36.310 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_ip_board_dram_array[3][10]  ( Via5 )
Bounds : ( 104.865, 43.295 ) ( 104.935, 43.365 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net i4004_ip_board_dram_temp[10]  ( Via5 )
Bounds : ( 105.465, 39.705 ) ( 105.535, 39.775 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5912  ( Via5 )
Bounds : ( 108.865, 42.660 ) ( 108.935, 42.730 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_804  ( Via6 )
Bounds : ( 105.665, 36.160 ) ( 105.735, 36.230 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_570 & Pin of Cell CTS_cdb_buf_00164  ( Metal1 )
Bounds : ( 87.835, 25.510 ) ( 87.965, 25.515 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net i4004_ip_board_dram_array[3][7]  ( Metal2 )
Bounds : ( 88.170, 32.500 ) ( 88.205, 32.550 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net i4004_ip_board_dram_array[3][5]  ( Metal2 )
Bounds : ( 88.170, 29.080 ) ( 88.205, 29.130 )


SHORT: ( Metal Short ) Regular Wire of Net i4004_ip_board_dram_array[3][7] & Regular Wire of Net n_806  ( Metal2 )
Bounds : ( 88.260, 32.575 ) ( 88.340, 32.650 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_571 & Pin of Cell CTS_cdb_buf_00164  ( Metal1 )
Bounds : ( 88.235, 25.940 ) ( 88.285, 25.975 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_571  ( Metal1 )
Bounds : ( 88.235, 25.895 ) ( 88.365, 25.975 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[3][5] & Blockage of Cell i4004_ip_board_dram_array_reg[3][5]  ( Metal1 )
Bounds : ( 88.275, 29.155 ) ( 88.310, 29.235 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[3][7] & Blockage of Cell i4004_ip_board_dram_array_reg[3][7]  ( Metal1 )
Bounds : ( 88.275, 32.575 ) ( 88.310, 32.655 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net i4004_ip_board_dram_array[3][5]  ( Metal2 )
Bounds : ( 88.140, 29.130 ) ( 88.170, 29.260 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net i4004_ip_board_dram_array[3][7]  ( Metal2 )
Bounds : ( 88.140, 32.550 ) ( 88.170, 32.680 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net i4004_ip_board_dram_array[3][5]  ( Metal2 )
Bounds : ( 88.170, 29.080 ) ( 88.205, 29.130 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net i4004_ip_board_dram_array[3][7]  ( Metal2 )
Bounds : ( 88.170, 32.500 ) ( 88.205, 32.550 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net n_806  ( Metal2 )
Bounds : ( 88.205, 32.370 ) ( 88.260, 32.500 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[3][5]  ( Metal2 )
Bounds : ( 88.250, 29.235 ) ( 88.260, 29.260 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[3][7]  ( Metal2 )
Bounds : ( 88.250, 32.550 ) ( 88.260, 32.575 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[3][7]  ( Metal2 )
Bounds : ( 88.250, 32.655 ) ( 88.260, 32.680 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_1920  ( Via5 )
Bounds : ( 124.065, 18.720 ) ( 124.135, 18.790 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5927  ( Via5 )
Bounds : ( 127.465, 17.310 ) ( 127.535, 17.380 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_674  ( Via6 )
Bounds : ( 128.265, 7.280 ) ( 128.335, 7.350 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_2467  ( Via6 )
Bounds : ( 129.865, 3.290 ) ( 129.935, 3.360 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_5926  ( Via6 )
Bounds : ( 130.665, 3.670 ) ( 130.735, 3.740 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_434 & Regular Wire of Net shiftreg_cp_delayed  ( Metal2 )
Bounds : ( 76.770, 80.380 ) ( 76.805, 80.430 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delayed & Blockage of Cell shiftreg_cp_delayed_reg  ( Metal1 )
Bounds : ( 76.875, 80.455 ) ( 76.910, 80.535 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_434 & Regular Wire of Net shiftreg_cp_delayed  ( Metal2 )
Bounds : ( 76.740, 80.430 ) ( 76.770, 80.560 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_434 & Regular Wire of Net shiftreg_cp_delayed  ( Metal2 )
Bounds : ( 76.770, 80.380 ) ( 76.805, 80.430 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_434 & Regular Wire of Net shiftreg_cp_delayed  ( Metal2 )
Bounds : ( 76.805, 80.380 ) ( 76.860, 80.400 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delayed  ( Metal2 )
Bounds : ( 76.850, 80.430 ) ( 76.860, 80.455 )


MAR: ( Minimum Area ) Regular Wire of Net n_314  ( Metal2 )
Bounds : ( 72.460, 84.010 ) ( 72.600, 84.135 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_302 & Pin of Cell g31353  ( Metal1 )
Bounds : ( 72.605, 82.405 ) ( 72.635, 82.435 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net clk2_pad & Blockage of Cell g31172  ( Metal1 )
Bounds : ( 73.040, 83.725 ) ( 73.075, 83.805 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net clk2_pad  ( Metal2 )
Bounds : ( 73.015, 83.700 ) ( 73.060, 83.760 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_1926 & Blockage of Cell shiftreg_cp_delay_reg[2]  ( Metal1 )
Bounds : ( 69.005, 87.145 ) ( 69.040, 87.225 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net shiftreg_cp_delay[0] & Blockage of Cell shiftreg_cp_delay_reg[2]  ( Metal1 )
Bounds : ( 68.630, 87.305 ) ( 68.665, 87.345 )


SHORT: ( Metal Short ) Regular Wire of Net shiftreg_cp_delay[0] & Regular Wire of Net n_1926  ( Metal2 )
Bounds : ( 68.900, 87.050 ) ( 68.940, 87.250 )


SHORT: ( Metal Short ) Regular Wire of Net n_1926 & Regular Wire of Net shiftreg_cp_delay[0]  ( Metal2 )
Bounds : ( 68.860, 87.050 ) ( 68.940, 87.225 )


SHORT: ( Metal Short ) Regular Wire of Net n_391 & Regular Wire of Net shiftreg_cp_delay[0]  ( Metal2 )
Bounds : ( 68.525, 87.240 ) ( 68.540, 87.410 )


SHORT: ( Metal Short ) Regular Wire of Net shiftreg_cp_delay[0] & Regular Wire of Net n_391  ( Metal2 )
Bounds : ( 68.460, 87.240 ) ( 68.540, 87.385 )


MAR: ( Minimum Area ) Regular Wire of Net n_277  ( Metal2 )
Bounds : ( 69.260, 85.510 ) ( 69.395, 85.615 )


MAR: ( Minimum Area ) Regular Wire of Net shiftreg_cp_delay[0]  ( Metal2 )
Bounds : ( 69.035, 85.935 ) ( 69.165, 86.015 )


MAR: ( Minimum Area ) Regular Wire of Net shiftreg_cp_delay[2]  ( Metal2 )
Bounds : ( 68.835, 85.555 ) ( 68.965, 85.635 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[0] & Blockage of Cell shiftreg_cp_delay_reg[2]  ( Metal1 )
Bounds : ( 68.630, 87.305 ) ( 68.665, 87.385 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1926 & Blockage of Cell shiftreg_cp_delay_reg[2]  ( Metal1 )
Bounds : ( 69.005, 87.145 ) ( 69.040, 87.225 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_436 & Blockage of Cell shiftreg_cp_delay_reg[2]  ( Metal1 )
Bounds : ( 67.010, 87.330 ) ( 67.045, 87.410 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_436 & Blockage of Cell shiftreg_cp_delay_reg[2]  ( Metal1 )
Bounds : ( 67.010, 87.330 ) ( 67.045, 87.410 )


SHORT: ( Metal Short ) Regular Wire of Net n_360 & Regular Wire of Net shiftreg_cp_delay[2]  ( Metal3 )
Bounds : ( 67.635, 85.745 ) ( 68.365, 85.825 )


SHORT: ( Metal Short ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net shiftreg_cp_delay[0]  ( Metal3 )
Bounds : ( 67.435, 85.935 ) ( 67.565, 86.015 )


SHORT: ( Metal Short ) Regular Wire of Net n_1926 & Regular Wire of Net n_391  ( Metal2 )
Bounds : ( 68.140, 85.275 ) ( 68.140, 85.405 )


SHORT: ( Metal Short ) Regular Wire of Net n_1926 & Regular Wire of Net n_391  ( Metal2 )
Bounds : ( 68.060, 85.300 ) ( 68.140, 85.470 )


SHORT: ( Metal Short ) Regular Wire of Net shiftreg_cp_delay[0] & Regular Wire of Net shiftreg_cp_delay[3]  ( Metal2 )
Bounds : ( 67.460, 85.910 ) ( 67.540, 86.040 )


SHORT: ( Cut Short ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net shiftreg_cp_delay[0]  ( Via2 )
Bounds : ( 67.465, 85.940 ) ( 67.535, 86.010 )


MAR: ( Minimum Area ) Regular Wire of Net shiftreg_cp_delay[3]  ( Metal2 )
Bounds : ( 67.435, 85.935 ) ( 67.565, 86.015 )


MAR: ( Minimum Area ) Regular Wire of Net shiftreg_cp_delay[2]  ( Metal2 )
Bounds : ( 67.635, 85.745 ) ( 67.765, 85.825 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_360 & Pin of Cell g31156  ( Metal1 )
Bounds : ( 68.065, 85.750 ) ( 68.100, 85.830 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_360  ( Metal2 )
Bounds : ( 67.940, 85.725 ) ( 67.960, 85.850 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_360 & Regular Wire of Net n_1926  ( Metal2 )
Bounds : ( 68.040, 85.725 ) ( 68.060, 85.855 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_360 & Regular Wire of Net n_5964  ( Metal2 )
Bounds : ( 66.540, 85.485 ) ( 66.555, 85.530 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5964  ( Metal2 )
Bounds : ( 66.540, 85.355 ) ( 66.555, 85.380 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_360 & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.505, 85.530 ) ( 66.515, 85.610 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_360 & Regular Wire of Net n_5964  ( Metal1 )
Bounds : ( 66.455, 85.510 ) ( 66.505, 85.530 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_360 & Regular Wire of Net n_5964  ( Metal1 )
Bounds : ( 66.440, 85.510 ) ( 66.455, 85.530 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[3] & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.230, 85.650 ) ( 66.290, 85.690 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[3] & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.225, 85.650 ) ( 66.230, 85.690 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_360 & Regular Wire of Net n_5964  ( Metal2 )
Bounds : ( 66.540, 85.485 ) ( 66.555, 85.530 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net n_360  ( Metal2 )
Bounds : ( 66.460, 85.460 ) ( 66.480, 85.505 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5964 & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.660, 85.380 ) ( 66.685, 85.380 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_360 & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.505, 85.530 ) ( 66.515, 85.610 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_360 & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.440, 85.510 ) ( 66.455, 85.530 )


MAR: ( Minimum Area ) Regular Wire of Net n_360  ( Metal2 )
Bounds : ( 66.400, 85.530 ) ( 66.540, 85.635 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net shiftreg_cp_delay[3] & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.290, 85.690 ) ( 66.365, 85.750 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5964 & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.530, 85.360 ) ( 66.660, 85.380 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5964 & Regular Wire of Net n_436  ( Metal1 )
Bounds : ( 66.660, 85.340 ) ( 66.700, 85.380 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5964 & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.660, 85.380 ) ( 66.685, 85.460 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_436 & Pin of Cell g31098__8428  ( Metal1 )
Bounds : ( 66.700, 85.220 ) ( 66.745, 85.260 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net n_360  ( Metal2 )
Bounds : ( 66.340, 85.505 ) ( 66.400, 85.635 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net n_360  ( Metal2 )
Bounds : ( 66.340, 85.635 ) ( 66.400, 85.665 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_360 & Regular Wire of Net n_5964  ( Metal2 )
Bounds : ( 66.460, 85.460 ) ( 66.480, 85.505 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5964 & Regular Wire of Net n_436  ( Metal2 )
Bounds : ( 66.635, 85.355 ) ( 66.660, 85.485 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_436 & Regular Wire of Net n_360  ( Metal2 )
Bounds : ( 66.805, 85.235 ) ( 66.860, 85.365 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[2] & Pin of Cell shiftreg_cp_delay_reg[2]  ( Metal1 )
Bounds : ( 68.385, 87.115 ) ( 68.420, 87.195 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_277 & Blockage of Cell g31125__7482  ( Metal1 )
Bounds : ( 69.630, 83.725 ) ( 69.655, 83.805 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_277 & Pin of Cell g31125__7482  ( Metal1 )
Bounds : ( 69.480, 83.765 ) ( 69.500, 83.805 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_277 & Regular Wire of Net n_413  ( Metal1 )
Bounds : ( 69.455, 83.595 ) ( 69.565, 83.630 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_302 & Blockage of Cell g31264  ( Metal1 )
Bounds : ( 69.230, 82.255 ) ( 69.255, 82.335 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_302 & Pin of Cell g31264  ( Metal1 )
Bounds : ( 69.080, 82.255 ) ( 69.100, 82.295 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_302 & Regular Wire of Net n_335  ( Metal1 )
Bounds : ( 69.055, 82.430 ) ( 69.165, 82.465 )


SHORT: ( Metal Short ) Regular Wire of Net n_1926 & Regular Wire of Net n_277  ( Metal3 )
Bounds : ( 69.435, 83.655 ) ( 69.765, 83.735 )


SHORT: ( Metal Short ) Regular Wire of Net n_360 & Regular Wire of Net shiftreg_cp_delay[1]  ( Metal2 )
Bounds : ( 70.460, 83.630 ) ( 70.540, 83.950 )


SHORT: ( Metal Short ) Regular Wire of Net n_277 & Pin of Cell g31321  ( Metal1 )
Bounds : ( 70.835, 84.075 ) ( 70.840, 84.155 )


MAR: ( Minimum Area ) Regular Wire of Net shiftreg_cp_delay[1]  ( Metal2 )
Bounds : ( 68.435, 83.845 ) ( 68.565, 83.925 )


MAR: ( Minimum Area ) Regular Wire of Net n_335  ( Metal2 )
Bounds : ( 69.060, 82.465 ) ( 69.160, 82.570 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[1] & Pin of Cell g31321  ( Metal1 )
Bounds : ( 70.470, 83.620 ) ( 70.530, 83.655 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_302 & Regular Wire of Net n_335  ( Metal2 )
Bounds : ( 69.060, 82.430 ) ( 69.140, 82.465 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_277  ( Metal2 )
Bounds : ( 69.605, 83.700 ) ( 69.660, 83.830 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_277 & Regular Wire of Net n_314  ( Metal2 )
Bounds : ( 70.815, 84.050 ) ( 70.860, 84.140 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_302 & Blockage of Cell g31785  ( Metal1 )
Bounds : ( 68.230, 83.725 ) ( 68.255, 83.805 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_302 & Pin of Cell g31785  ( Metal1 )
Bounds : ( 68.080, 83.765 ) ( 68.100, 83.805 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_302 & Regular Wire of Net n_1926  ( Metal1 )
Bounds : ( 68.055, 83.595 ) ( 68.165, 83.630 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[1] & Blockage of Cell g31301  ( Metal1 )
Bounds : ( 66.515, 83.810 ) ( 66.535, 83.840 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[1] & Pin of Cell g31301  ( Metal1 )
Bounds : ( 66.465, 83.890 ) ( 66.515, 83.940 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[1] & Pin of Cell g31301  ( Metal1 )
Bounds : ( 66.450, 83.890 ) ( 66.465, 83.940 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[0] & Blockage of Cell g35361  ( Metal1 )
Bounds : ( 66.315, 82.220 ) ( 66.335, 82.250 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_302 & Blockage of Cell g35361  ( Metal1 )
Bounds : ( 65.965, 82.325 ) ( 66.000, 82.400 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net shiftreg_cp_delay[1] & Pin of Cell g31301  ( Metal1 )
Bounds : ( 66.515, 83.810 ) ( 66.535, 83.840 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net shiftreg_cp_delay[1] & Pin of Cell g31301  ( Metal1 )
Bounds : ( 66.450, 83.890 ) ( 66.465, 83.940 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net shiftreg_cp_delay[0] & Pin of Cell g35361  ( Metal1 )
Bounds : ( 66.315, 82.220 ) ( 66.335, 82.250 )


SHORT: ( Metal Short ) Regular Wire of Net shiftreg_cp_delay[1] & Regular Wire of Net n_360  ( Metal3 )
Bounds : ( 66.635, 83.845 ) ( 66.965, 83.925 )


SHORT: ( Metal Short ) Regular Wire of Net n_1926 & Regular Wire of Net n_302  ( Metal2 )
Bounds : ( 68.125, 83.515 ) ( 68.140, 83.830 )


SHORT: ( Metal Short ) Regular Wire of Net n_302 & Regular Wire of Net n_1926  ( Metal2 )
Bounds : ( 68.080, 83.490 ) ( 68.140, 83.805 )


SHORT: ( Metal Short ) Regular Wire of Net n_5964 & Regular Wire of Net shiftreg_cp_delay[1]  ( Metal2 )
Bounds : ( 66.460, 83.810 ) ( 66.540, 83.950 )


SHORT: ( Metal Short ) Regular Wire of Net n_5964 & Regular Wire of Net shiftreg_cp_delay[1]  ( Metal2 )
Bounds : ( 66.460, 83.785 ) ( 66.490, 83.950 )


MAR: ( Minimum Area ) Regular Wire of Net n_302  ( Metal2 )
Bounds : ( 66.035, 83.655 ) ( 66.165, 83.735 )


MAR: ( Minimum Area ) Regular Wire of Net shiftreg_cp_delay[1]  ( Metal2 )
Bounds : ( 66.410, 83.810 ) ( 66.540, 83.915 )


SHORT: ( Metal Short ) Regular Wire of Net n_1926 & Regular Wire of Net n_302  ( Metal2 )
Bounds : ( 68.060, 83.515 ) ( 68.140, 83.805 )


MAR: ( Minimum Area ) Regular Wire of Net clk2_pad  ( Metal2 )
Bounds : ( 73.460, 82.095 ) ( 73.585, 82.200 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 73.060, 80.570 ) ( 73.145, 80.675 )


MAR: ( Minimum Area ) Regular Wire of Net n_56  ( Metal2 )
Bounds : ( 71.260, 80.835 ) ( 71.370, 80.940 )


MAR: ( Minimum Area ) Regular Wire of Net n_277  ( Metal2 )
Bounds : ( 70.635, 82.135 ) ( 70.765, 82.215 )


MAR: ( Minimum Area ) Regular Wire of Net n_4348  ( Metal2 )
Bounds : ( 66.660, 80.835 ) ( 66.770, 80.940 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 66.460, 78.545 ) ( 66.545, 78.650 )


MAR: ( Minimum Area ) Regular Wire of Net n_5964  ( Metal2 )
Bounds : ( 66.435, 80.235 ) ( 66.565, 80.315 )


SHORT: ( Metal Short ) Regular Wire of Net shiftreg_cp_delayed & Blockage of Cell g31353  ( Metal1 )
Bounds : ( 72.880, 82.095 ) ( 72.880, 82.175 )


SHORT: ( Metal Short ) Regular Wire of Net clk2_pad & Blockage of Cell g31353  ( Metal1 )
Bounds : ( 73.605, 82.095 ) ( 73.610, 82.175 )


SHORT: ( Metal Short ) Regular Wire of Net n_4348 & Regular Wire of Net n_5964  ( Metal2 )
Bounds : ( 66.660, 80.780 ) ( 66.740, 80.940 )


SHORT: ( Metal Short ) Regular Wire of Net n_5964 & Regular Wire of Net n_4348  ( Metal2 )
Bounds : ( 66.690, 80.780 ) ( 66.740, 80.965 )


SHORT: ( Metal Short ) Regular Wire of Net n_56 & Regular Wire of Net shiftreg_cp_delay[3]  ( Metal2 )
Bounds : ( 71.260, 80.780 ) ( 71.340, 80.940 )


SHORT: ( Metal Short ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net n_56  ( Metal2 )
Bounds : ( 71.290, 80.780 ) ( 71.340, 80.965 )


SHORT: ( Metal Short ) Regular Wire of Net n_5964 & Regular Wire of Net shiftreg_cp_delay[0]  ( Metal3 )
Bounds : ( 66.435, 82.135 ) ( 66.765, 82.215 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net shiftreg_cp_delay[0] & Pin of Cell g35361  ( Metal1 )
Bounds : ( 66.250, 82.120 ) ( 66.265, 82.170 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_413 & Blockage of Cell shiftreg_cp_delay_reg[3]  ( Metal1 )
Bounds : ( 69.295, 78.565 ) ( 69.330, 78.645 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net clk2_pad & Blockage of Cell shiftreg_cp_delayed_reg  ( Metal1 )
Bounds : ( 75.895, 80.575 ) ( 75.930, 80.655 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net n_335  ( Metal2 )
Bounds : ( 70.170, 78.790 ) ( 70.205, 78.840 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[0] & Pin of Cell g35361  ( Metal1 )
Bounds : ( 66.250, 82.120 ) ( 66.265, 82.170 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[0] & Pin of Cell g35361  ( Metal1 )
Bounds : ( 66.265, 82.120 ) ( 66.315, 82.170 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell shiftreg_cp_delay_reg[3]  ( Metal1 )
Bounds : ( 66.570, 78.570 ) ( 66.605, 78.650 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_413 & Blockage of Cell shiftreg_cp_delay_reg[3]  ( Metal1 )
Bounds : ( 69.295, 78.565 ) ( 69.330, 78.645 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_335 & Blockage of Cell shiftreg_cp_delay_reg[3]  ( Metal1 )
Bounds : ( 70.275, 78.685 ) ( 70.310, 78.765 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell shiftreg_cp_delayed_reg  ( Metal1 )
Bounds : ( 73.170, 80.570 ) ( 73.205, 80.650 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net clk2_pad & Blockage of Cell shiftreg_cp_delayed_reg  ( Metal1 )
Bounds : ( 75.895, 80.575 ) ( 75.930, 80.655 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net n_335  ( Metal2 )
Bounds : ( 70.170, 78.790 ) ( 70.205, 78.840 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net n_335  ( Metal2 )
Bounds : ( 70.205, 78.840 ) ( 70.260, 78.970 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_335  ( Metal2 )
Bounds : ( 70.250, 78.765 ) ( 70.260, 78.790 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net shiftreg_cp_delayed  ( Metal2 )
Bounds : ( 72.855, 82.070 ) ( 72.860, 82.095 )


SHORT: ( Metal Short ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net shiftreg_cp_delay[0]  ( Metal2 )
Bounds : ( 66.260, 82.110 ) ( 66.290, 82.275 )


MAR: ( Minimum Area ) Regular Wire of Net shiftreg_cp_delay[0]  ( Metal2 )
Bounds : ( 66.210, 82.145 ) ( 66.340, 82.250 )


SHORT: ( Metal Short ) Regular Wire of Net shiftreg_cp_delay[3] & Regular Wire of Net shiftreg_cp_delay[0]  ( Metal2 )
Bounds : ( 66.260, 82.110 ) ( 66.340, 82.250 )


SHORT: ( Metal Short ) Regular Wire of Net n_413 & Regular Wire of Net n_277  ( Metal2 )
Bounds : ( 69.460, 82.110 ) ( 69.540, 83.595 )


SHORT: ( Metal Short ) Regular Wire of Net n_277 & Regular Wire of Net n_413  ( Metal2 )
Bounds : ( 69.480, 82.110 ) ( 69.540, 83.620 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 86.460, 71.705 ) ( 86.545, 71.810 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_516 & Regular Wire of Net clk2_pad  ( Metal3 )
Bounds : ( 84.635, 71.875 ) ( 86.365, 71.955 )


SHORT: ( Metal Short ) Regular Wire of Net clk2_pad & Regular Wire of Net CTS_281  ( Metal4 )
Bounds : ( 84.660, 71.850 ) ( 84.740, 72.740 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell clockgen_clk2_reg  ( Metal1 )
Bounds : ( 86.570, 71.730 ) ( 86.605, 71.810 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net clockgen_clockdiv[3] & Blockage of Cell clockgen_clockdiv_reg[3]  ( Metal1 )
Bounds : ( 84.440, 70.035 ) ( 84.440, 70.080 )


MAR: ( Minimum Area ) Regular Wire of Net n_215  ( Metal2 )
Bounds : ( 83.660, 70.330 ) ( 83.765, 70.435 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 84.635, 70.320 ) ( 84.765, 70.400 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 84.635, 70.320 ) ( 84.765, 70.400 )


SHORT: ( Metal Short ) Regular Wire of Net n_215 & Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 84.635, 70.355 ) ( 84.765, 70.400 )


SHORT: ( Metal Short ) Regular Wire of Net n_215 & Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 84.660, 70.355 ) ( 84.740, 70.425 )


SHORT: ( Metal Short ) Regular Wire of Net n_561 & Regular Wire of Net n_589  ( Metal3 )
Bounds : ( 87.035, 70.165 ) ( 87.565, 70.245 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell clockgen_clockdiv_reg[3]  ( Metal1 )
Bounds : ( 84.705, 70.425 ) ( 84.740, 70.460 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell clockgen_clockdiv_reg[3]  ( Metal1 )
Bounds : ( 84.705, 70.425 ) ( 84.740, 70.460 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_381  ( Metal2 )
Bounds : ( 83.340, 68.560 ) ( 83.350, 68.585 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_561  ( Metal2 )
Bounds : ( 87.540, 70.220 ) ( 87.550, 70.245 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_594 & Blockage of Cell g30830__4319  ( Metal1 )
Bounds : ( 87.215, 67.150 ) ( 87.230, 67.205 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_594 & Blockage of Cell g30830__4319  ( Metal1 )
Bounds : ( 87.215, 67.070 ) ( 87.230, 67.150 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net clockgen_clockdiv[3] & Blockage of Cell g30932__2398  ( Metal1 )
Bounds : ( 86.065, 66.730 ) ( 86.080, 66.810 )


SHORT: ( Metal Short ) Regular Wire of Net n_411 & Blockage of Cell g30932__2398  ( Metal1 )
Bounds : ( 85.505, 66.775 ) ( 85.510, 66.855 )


SHORT: ( Metal Short ) Regular Wire of Net n_3949 & Regular Wire of Net n_411  ( Metal2 )
Bounds : ( 84.060, 66.415 ) ( 84.140, 66.660 )


SHORT: ( Metal Short ) Regular Wire of Net n_3949 & Regular Wire of Net n_411  ( Metal2 )
Bounds : ( 84.080, 66.390 ) ( 84.140, 66.660 )


SHORT: ( Metal Short ) Regular Wire of Net n_560 & Regular Wire of Net n_589  ( Metal2 )
Bounds : ( 84.860, 67.000 ) ( 84.940, 67.230 )


SHORT: ( Metal Short ) Regular Wire of Net n_589 & Regular Wire of Net n_560  ( Metal2 )
Bounds : ( 84.900, 66.975 ) ( 84.940, 67.230 )


SHORT: ( Metal Short ) Regular Wire of Net n_594 & Regular Wire of Net n_561  ( Metal2 )
Bounds : ( 87.060, 67.070 ) ( 87.140, 67.610 )


SHORT: ( Metal Short ) Regular Wire of Net n_561 & Regular Wire of Net n_594  ( Metal2 )
Bounds : ( 87.110, 67.045 ) ( 87.140, 67.610 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_3 & Regular Wire of Net CTS_65  ( Metal4 )
Bounds : ( 86.260, 66.910 ) ( 86.340, 68.370 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_589 & Blockage of Cell clockgen_clockdiv_reg[1]  ( Metal1 )
Bounds : ( 83.635, 68.430 ) ( 83.670, 68.510 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_594 & Blockage of Cell g30830__4319  ( Metal1 )
Bounds : ( 87.215, 67.070 ) ( 87.230, 67.150 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_589 & Blockage of Cell clockgen_clockdiv_reg[1]  ( Metal1 )
Bounds : ( 83.635, 68.430 ) ( 83.670, 68.510 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3949 & Regular Wire of Net n_411  ( Metal1 )
Bounds : ( 84.055, 66.495 ) ( 84.165, 66.530 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3949 & Pin of Cell g31138  ( Metal1 )
Bounds : ( 84.080, 66.665 ) ( 84.100, 66.705 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3949 & Blockage of Cell g31138  ( Metal1 )
Bounds : ( 84.230, 66.625 ) ( 84.255, 66.705 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_560 & Blockage of Cell g30932__2398  ( Metal1 )
Bounds : ( 85.005, 66.975 ) ( 85.030, 67.000 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_411 & Pin of Cell g30932__2398  ( Metal1 )
Bounds : ( 85.365, 66.815 ) ( 85.380, 66.850 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3816 & Pin of Cell g30830__4319  ( Metal1 )
Bounds : ( 87.450, 66.470 ) ( 87.500, 66.510 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3816 & Blockage of Cell g30830__4319  ( Metal1 )
Bounds : ( 87.565, 66.510 ) ( 87.575, 66.560 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net clockgen_clockdiv[3]  ( Metal2 )
Bounds : ( 85.940, 66.810 ) ( 85.960, 66.835 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_381 & Regular Wire of Net n_589  ( Metal1 )
Bounds : ( 83.455, 68.480 ) ( 83.490, 68.560 )


MAR: ( Minimum Area ) Regular Wire of Net n_589  ( Metal2 )
Bounds : ( 83.460, 68.430 ) ( 83.610, 68.535 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_381 & Regular Wire of Net n_589  ( Metal2 )
Bounds : ( 83.430, 68.455 ) ( 83.460, 68.560 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell clockgen_clockdiv_reg[1]  ( Metal1 )
Bounds : ( 80.565, 68.300 ) ( 80.600, 68.380 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_80 & Blockage of Cell clockgen_clockdiv_reg[1]  ( Metal1 )
Bounds : ( 80.240, 68.620 ) ( 80.240, 68.665 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell clockgen_clockdiv_reg[1]  ( Metal1 )
Bounds : ( 80.565, 68.300 ) ( 80.600, 68.380 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_281 & Regular Wire of Net CTS_3  ( Metal4 )
Bounds : ( 84.660, 68.240 ) ( 84.740, 71.790 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 61.235, 80.425 ) ( 61.365, 80.505 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_4348 & Blockage of Cell shiftreg_cp_delay_reg[0]  ( Metal1 )
Bounds : ( 64.430, 80.275 ) ( 64.470, 80.355 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell shiftreg_cp_delay_reg[2]  ( Metal1 )
Bounds : ( 64.230, 87.495 ) ( 64.265, 87.575 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4348 & Blockage of Cell shiftreg_cp_delay_reg[0]  ( Metal1 )
Bounds : ( 64.300, 80.355 ) ( 64.430, 80.375 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4348 & Blockage of Cell shiftreg_cp_delay_reg[0]  ( Metal1 )
Bounds : ( 64.430, 80.275 ) ( 64.470, 80.355 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_443 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 84.300, 64.700 ) ( 84.345, 64.740 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_423 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 84.260, 64.860 ) ( 84.285, 64.940 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_423 & Regular Wire of Net n_443  ( Metal1 )
Bounds : ( 84.260, 64.820 ) ( 84.300, 64.860 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_423 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 84.130, 64.840 ) ( 84.260, 64.860 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3949 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 84.105, 65.010 ) ( 84.115, 65.090 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3949 & Regular Wire of Net n_423  ( Metal1 )
Bounds : ( 84.055, 64.990 ) ( 84.105, 65.010 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3949 & Regular Wire of Net n_423  ( Metal1 )
Bounds : ( 84.040, 64.990 ) ( 84.055, 65.010 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_382 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 83.830, 65.130 ) ( 83.890, 65.170 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_382 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 83.825, 65.130 ) ( 83.830, 65.170 )


SHORT: ( Metal Short ) Regular Wire of Net n_3949 & Regular Wire of Net n_382  ( Metal2 )
Bounds : ( 84.060, 65.010 ) ( 84.140, 65.520 )


SHORT: ( Metal Short ) Regular Wire of Net n_423 & Regular Wire of Net n_3949  ( Metal2 )
Bounds : ( 84.060, 64.820 ) ( 84.140, 64.950 )


MAR: ( Minimum Area ) Regular Wire of Net n_3951  ( Metal2 )
Bounds : ( 83.835, 63.135 ) ( 83.965, 63.215 )


MAR: ( Minimum Area ) Regular Wire of Net n_443  ( Metal2 )
Bounds : ( 84.235, 64.740 ) ( 84.405, 64.820 )


MAR: ( Minimum Area ) Regular Wire of Net n_443  ( Metal3 )
Bounds : ( 84.235, 64.740 ) ( 84.365, 64.820 )


MAR: ( Minimum Area ) Regular Wire of Net n_443  ( Metal4 )
Bounds : ( 84.260, 64.630 ) ( 84.340, 64.845 )


SHORT: ( Metal Short ) Regular Wire of Net n_443 & Regular Wire of Net n_423  ( Metal3 )
Bounds : ( 84.260, 64.845 ) ( 84.340, 64.845 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_382 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 83.890, 65.170 ) ( 83.965, 65.230 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_3949 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 84.040, 64.990 ) ( 84.055, 65.010 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_3949 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 84.105, 65.010 ) ( 84.115, 65.090 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_423 & Pin of Cell g31091__6417  ( Metal1 )
Bounds : ( 84.260, 64.860 ) ( 84.285, 64.860 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_3949 & Regular Wire of Net n_423  ( Metal2 )
Bounds : ( 84.140, 64.965 ) ( 84.155, 64.985 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_423 & Regular Wire of Net n_443  ( Metal2 )
Bounds : ( 84.235, 64.820 ) ( 84.235, 64.835 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_382  ( Metal2 )
Bounds : ( 83.940, 65.010 ) ( 84.000, 65.115 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_382  ( Metal2 )
Bounds : ( 83.940, 65.115 ) ( 84.000, 65.145 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_423  ( Metal2 )
Bounds : ( 84.140, 64.835 ) ( 84.155, 64.965 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_382 & Regular Wire of Net n_423  ( Metal2 )
Bounds : ( 84.140, 64.965 ) ( 84.155, 65.010 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_423 & Regular Wire of Net n_443  ( Metal2 )
Bounds : ( 84.235, 64.820 ) ( 84.235, 64.860 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_443 & Regular Wire of Net n_423  ( Metal3 )
Bounds : ( 84.235, 64.820 ) ( 84.365, 64.845 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_589 & Blockage of Cell clockgen_clockdiv_reg[2]  ( Metal1 )
Bounds : ( 85.035, 61.590 ) ( 85.070, 61.670 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_443 & Regular Wire of Net n_589  ( Metal1 )
Bounds : ( 84.855, 61.640 ) ( 84.890, 61.720 )


MAR: ( Minimum Area ) Regular Wire of Net n_443  ( Metal2 )
Bounds : ( 84.635, 61.640 ) ( 84.830, 61.720 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 86.860, 61.400 ) ( 86.940, 61.565 )


MAR: ( Minimum Area ) Regular Wire of Net n_443  ( Metal3 )
Bounds : ( 84.635, 61.640 ) ( 84.765, 61.720 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_589 & Blockage of Cell clockgen_clockdiv_reg[2]  ( Metal1 )
Bounds : ( 85.035, 61.590 ) ( 85.070, 61.670 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell clockgen_clockdiv_reg[4]  ( Metal1 )
Bounds : ( 86.965, 61.460 ) ( 87.000, 61.540 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell clockgen_clockdiv_reg[4]  ( Metal1 )
Bounds : ( 86.965, 61.460 ) ( 87.000, 61.540 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_443 & Regular Wire of Net n_589  ( Metal2 )
Bounds : ( 84.830, 61.615 ) ( 84.860, 61.745 )


SHORT: ( Metal Short ) Regular Wire of Net n_443 & Regular Wire of Net CTS_281  ( Metal4 )
Bounds : ( 84.660, 61.615 ) ( 84.740, 64.760 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_382 & Blockage of Cell g31173  ( Metal1 )
Bounds : ( 80.805, 64.860 ) ( 80.830, 64.885 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net clockgen_clockdiv[0] & Blockage of Cell clockgen_clockdiv_reg[0]  ( Metal1 )
Bounds : ( 80.805, 63.395 ) ( 80.840, 63.475 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell clockgen_clockdiv_reg[2]  ( Metal1 )
Bounds : ( 81.965, 61.460 ) ( 82.000, 61.540 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net clockgen_clockdiv[0] & Blockage of Cell clockgen_clockdiv_reg[0]  ( Metal1 )
Bounds : ( 80.805, 63.395 ) ( 80.840, 63.475 )


SHORT: ( Metal Short ) Regular Wire of Net n_80 & Regular Wire of Net n_382  ( Metal3 )
Bounds : ( 80.635, 65.035 ) ( 81.365, 65.115 )


SHORT: ( Metal Short ) Regular Wire of Net n_80 & Regular Wire of Net n_382  ( Metal2 )
Bounds : ( 80.660, 65.010 ) ( 80.740, 65.140 )


SHORT: ( Metal Short ) Regular Wire of Net n_80 & Blockage of Cell g31173  ( Metal1 )
Bounds : ( 81.305, 65.005 ) ( 81.310, 65.085 )


SHORT: ( Cut Short ) Regular Wire of Net n_80 & Regular Wire of Net n_382  ( Via2 )
Bounds : ( 80.665, 65.040 ) ( 80.735, 65.110 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 81.860, 61.400 ) ( 81.940, 61.565 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 81.260, 62.985 ) ( 81.380, 63.090 )


MAR: ( Minimum Area ) Regular Wire of Net n_80  ( Metal2 )
Bounds : ( 81.205, 65.005 ) ( 81.340, 65.110 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_80 & Pin of Cell g31173  ( Metal1 )
Bounds : ( 81.165, 65.010 ) ( 81.180, 65.045 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3951 & Blockage of Cell clockgen_clockdiv_reg[2]  ( Metal1 )
Bounds : ( 81.640, 61.780 ) ( 81.640, 61.825 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_73 & Blockage of Cell g31173  ( Metal1 )
Bounds : ( 81.865, 65.050 ) ( 81.880, 65.130 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell clockgen_clockdiv_reg[2]  ( Metal1 )
Bounds : ( 81.965, 61.460 ) ( 82.000, 61.540 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_73  ( Metal2 )
Bounds : ( 81.740, 65.025 ) ( 81.760, 65.050 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5903 & Blockage of Cell i4004_ip_board_dram_array_reg[2][1]  ( Metal1 )
Bounds : ( 86.895, 58.045 ) ( 86.930, 58.125 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[3][1]  ( Metal1 )
Bounds : ( 84.970, 56.630 ) ( 85.005, 56.710 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_510 & Pin of Cell CTS_cdb_buf_00224  ( Metal1 )
Bounds : ( 84.835, 55.045 ) ( 84.965, 55.050 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[2][1]  ( Metal1 )
Bounds : ( 84.170, 58.050 ) ( 84.205, 58.130 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][2] & Blockage of Cell i4004_ip_board_dram_array_reg[2][2]  ( Metal1 )
Bounds : ( 83.875, 56.515 ) ( 83.910, 56.595 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5904 & Blockage of Cell i4004_ip_board_dram_array_reg[2][2]  ( Metal1 )
Bounds : ( 82.895, 56.635 ) ( 82.930, 56.715 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5903 & Blockage of Cell i4004_ip_board_dram_array_reg[2][1]  ( Metal1 )
Bounds : ( 86.895, 58.045 ) ( 86.930, 58.125 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5904 & Blockage of Cell i4004_ip_board_dram_array_reg[2][2]  ( Metal1 )
Bounds : ( 82.895, 56.635 ) ( 82.930, 56.715 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_511 & Regular Wire of Net n_2015  ( Metal4 )
Bounds : ( 87.260, 55.605 ) ( 87.340, 56.400 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_582 & Regular Wire of Net i4004_ip_board_dram_array[2][2]  ( Metal4 )
Bounds : ( 83.860, 56.490 ) ( 83.940, 56.780 )


CUTSPACING: ( Same Layer Cut Spacing ) Regular Wire of Net n_2015  ( Via2 )
Bounds : ( 87.265, 55.610 ) ( 87.335, 55.635 )


MAR: ( Minimum Area ) Regular Wire of Net n_2015  ( Metal4 )
Bounds : ( 83.660, 56.270 ) ( 83.740, 56.440 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 84.835, 56.630 ) ( 84.965, 56.710 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_array[3][1]  ( Metal3 )
Bounds : ( 84.435, 56.970 ) ( 84.565, 57.050 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_array[2][2]  ( Metal3 )
Bounds : ( 83.835, 56.515 ) ( 83.965, 56.595 )


MAR: ( Minimum Area ) Regular Wire of Net n_2015  ( Metal3 )
Bounds : ( 83.635, 56.335 ) ( 83.765, 56.415 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 84.835, 56.630 ) ( 84.965, 56.710 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_array[3][1]  ( Metal2 )
Bounds : ( 84.435, 56.970 ) ( 84.580, 57.050 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 84.060, 58.025 ) ( 84.145, 58.130 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_array[2][2]  ( Metal2 )
Bounds : ( 83.770, 56.515 ) ( 83.965, 56.595 )


MAR: ( Minimum Area ) Regular Wire of Net n_2015  ( Metal2 )
Bounds : ( 83.635, 56.335 ) ( 83.805, 56.415 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][2] & Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 82.605, 54.940 ) ( 82.660, 55.000 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 82.740, 56.610 ) ( 82.790, 56.740 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][2]  ( Metal2 )
Bounds : ( 83.770, 56.440 ) ( 83.805, 56.490 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5903  ( Metal2 )
Bounds : ( 87.540, 56.610 ) ( 87.590, 56.740 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015  ( Metal3 )
Bounds : ( 87.235, 55.615 ) ( 87.365, 55.630 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5913 & Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 78.970, 54.850 ) ( 79.005, 54.900 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[2][2]  ( Metal1 )
Bounds : ( 80.170, 56.630 ) ( 80.205, 56.710 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5913 & Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 78.970, 54.850 ) ( 79.005, 54.900 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_2 & Regular Wire of Net CTS_129  ( Metal4 )
Bounds : ( 81.060, 56.650 ) ( 81.140, 58.110 )


SHORT: ( Metal Short ) Regular Wire of Net n_5913 & Regular Wire of Net n_5904  ( Metal3 )
Bounds : ( 78.860, 54.965 ) ( 78.940, 55.030 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 80.060, 56.630 ) ( 80.145, 56.735 )


MAR: ( Minimum Area ) Regular Wire of Net n_5913  ( Metal2 )
Bounds : ( 78.835, 54.925 ) ( 79.005, 55.005 )


MAR: ( Minimum Area ) Regular Wire of Net n_5913  ( Metal3 )
Bounds : ( 78.835, 54.925 ) ( 78.965, 55.005 )


SHORT: ( Metal Short ) Regular Wire of Net n_5904 & Regular Wire of Net n_5913  ( Metal3 )
Bounds : ( 78.835, 54.965 ) ( 78.965, 55.005 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5913 & Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 79.005, 54.900 ) ( 79.060, 55.030 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 79.050, 54.825 ) ( 79.060, 54.850 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[0][2] & Regular Wire of Net n_5904  ( Metal3 )
Bounds : ( 78.860, 54.855 ) ( 78.940, 54.900 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_500 & Pin of Cell CTS_cdb_buf_00235  ( Metal1 )
Bounds : ( 69.035, 64.845 ) ( 69.085, 64.880 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_500  ( Metal1 )
Bounds : ( 69.035, 64.845 ) ( 69.165, 64.925 )


MAR: ( Minimum Area ) Regular Wire of Net n_73  ( Metal2 )
Bounds : ( 75.850, 63.640 ) ( 75.940, 63.745 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_499 & Pin of Cell CTS_cdb_buf_00235  ( Metal1 )
Bounds : ( 68.635, 65.305 ) ( 68.765, 65.310 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_73 & Pin of Cell clockgen_clockdiv_reg[0]  ( Metal1 )
Bounds : ( 75.825, 63.620 ) ( 75.830, 63.640 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_511  ( Metal1 )
Bounds : ( 85.235, 54.585 ) ( 85.365, 54.665 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_511 & Pin of Cell CTS_cdb_buf_00224  ( Metal1 )
Bounds : ( 85.235, 54.585 ) ( 85.285, 54.620 )


SHORT: ( Metal Short ) Regular Wire of Net n_831 & Regular Wire of Net CTS_511  ( Metal3 )
Bounds : ( 85.235, 54.585 ) ( 87.365, 54.665 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_831 & Pin of Cell g30163__9945  ( Metal1 )
Bounds : ( 82.275, 54.665 ) ( 82.355, 54.700 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_854 & Blockage of Cell g30163__9945  ( Metal1 )
Bounds : ( 82.290, 54.270 ) ( 82.420, 54.305 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 83.650, 49.650 ) ( 83.660, 49.675 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 83.605, 49.600 ) ( 83.660, 49.620 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 83.570, 49.600 ) ( 83.605, 49.650 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[1][1]  ( Metal1 )
Bounds : ( 86.570, 51.210 ) ( 86.605, 51.290 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_temp_reg[1]  ( Metal1 )
Bounds : ( 85.740, 49.980 ) ( 85.745, 50.015 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_temp_reg[1]  ( Metal1 )
Bounds : ( 85.740, 49.900 ) ( 85.745, 49.980 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5903 & Blockage of Cell i4004_ip_board_dram_temp_reg[1]  ( Metal1 )
Bounds : ( 85.405, 49.520 ) ( 85.430, 49.600 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5903 & Blockage of Cell i4004_ip_board_dram_temp_reg[1]  ( Metal1 )
Bounds : ( 85.405, 49.490 ) ( 85.430, 49.520 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_827 & Blockage of Cell g30114__1705  ( Metal1 )
Bounds : ( 84.585, 51.545 ) ( 84.635, 51.625 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][2] & Blockage of Cell g30114__1705  ( Metal1 )
Bounds : ( 84.510, 51.090 ) ( 84.525, 51.170 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][2] & Blockage of Cell g30114__1705  ( Metal1 )
Bounds : ( 84.485, 51.035 ) ( 84.510, 51.090 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 86.460, 51.185 ) ( 86.545, 51.290 )


SHORT: ( Cut Short ) Regular Wire of Net CTS_2  ( Via2 )
Bounds : ( 85.665, 49.905 ) ( 85.735, 49.910 )


SHORT: ( Metal Short ) Regular Wire of Net n_901 & Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 82.860, 50.950 ) ( 82.940, 51.460 )


SHORT: ( Metal Short ) Regular Wire of Net n_5903 & Regular Wire of Net n_879  ( Metal2 )
Bounds : ( 85.260, 49.520 ) ( 85.340, 50.130 )


SHORT: ( Metal Short ) Regular Wire of Net n_879 & Regular Wire of Net n_5903  ( Metal2 )
Bounds : ( 85.300, 49.495 ) ( 85.340, 50.130 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][2] & Blockage of Cell i4004_ip_board_dram_array_reg[1][2]  ( Metal1 )
Bounds : ( 82.695, 49.795 ) ( 82.730, 49.875 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_879 & Pin of Cell g30114__1705  ( Metal1 )
Bounds : ( 84.330, 51.315 ) ( 84.355, 51.395 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][2] & Blockage of Cell g30114__1705  ( Metal1 )
Bounds : ( 84.510, 51.090 ) ( 84.525, 51.170 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_temp_reg[1]  ( Metal1 )
Bounds : ( 85.740, 49.900 ) ( 85.745, 49.980 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 83.570, 49.600 ) ( 83.605, 49.650 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][2] & Blockage of Cell i4004_ip_board_dram_array_reg[1][2]  ( Metal1 )
Bounds : ( 82.695, 49.795 ) ( 82.730, 49.875 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5904 & Blockage of Cell i4004_ip_board_dram_array_reg[1][2]  ( Metal1 )
Bounds : ( 83.675, 49.675 ) ( 83.710, 49.755 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][2] & Regular Wire of Net n_879  ( Metal1 )
Bounds : ( 84.235, 51.280 ) ( 84.330, 51.315 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_879 & Pin of Cell g30114__1705  ( Metal1 )
Bounds : ( 84.330, 51.315 ) ( 84.355, 51.395 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Regular Wire of Net n_5903  ( Metal3 )
Bounds : ( 85.635, 49.980 ) ( 85.765, 50.025 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[1][2]  ( Metal1 )
Bounds : ( 79.970, 49.790 ) ( 80.005, 49.870 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[0][2] & Blockage of Cell i4004_ip_board_dram_array_reg[0][2]  ( Metal1 )
Bounds : ( 78.095, 54.625 ) ( 78.130, 54.705 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_temp_reg[2]  ( Metal1 )
Bounds : ( 77.740, 51.100 ) ( 77.745, 51.180 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_temp_reg[2]  ( Metal1 )
Bounds : ( 77.740, 51.065 ) ( 77.745, 51.100 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5904 & Blockage of Cell i4004_ip_board_dram_temp_reg[2]  ( Metal1 )
Bounds : ( 77.405, 51.560 ) ( 77.430, 51.590 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5904 & Blockage of Cell i4004_ip_board_dram_temp_reg[2]  ( Metal1 )
Bounds : ( 77.405, 51.480 ) ( 77.430, 51.560 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[0][2] & Blockage of Cell i4004_ip_board_dram_array_reg[0][2]  ( Metal1 )
Bounds : ( 78.095, 54.625 ) ( 78.130, 54.705 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_temp_reg[2]  ( Metal1 )
Bounds : ( 77.740, 51.100 ) ( 77.745, 51.180 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 77.635, 51.100 ) ( 77.765, 51.180 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 77.635, 51.100 ) ( 77.765, 51.180 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 79.860, 49.790 ) ( 79.945, 49.895 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_851 & Pin of Cell g30136__5107  ( Metal1 )
Bounds : ( 85.265, 48.130 ) ( 85.300, 48.210 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_510 & Regular Wire of Net n_851  ( Metal4 )
Bounds : ( 85.060, 48.105 ) ( 85.140, 48.420 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_257 & Regular Wire of Net n_851  ( Metal3 )
Bounds : ( 85.060, 48.125 ) ( 85.140, 48.205 )


SHORT: ( Metal Short ) Regular Wire of Net n_827 & Regular Wire of Net i4004_ip_board_dram_array[3][2]  ( Metal2 )
Bounds : ( 84.660, 46.770 ) ( 84.740, 48.420 )


MAR: ( Minimum Area ) Regular Wire of Net n_821  ( Metal2 )
Bounds : ( 84.835, 48.125 ) ( 84.965, 48.205 )


MAR: ( Minimum Area ) Regular Wire of Net n_821  ( Metal3 )
Bounds : ( 84.835, 48.125 ) ( 84.965, 48.205 )


MAR: ( Minimum Area ) Regular Wire of Net n_851  ( Metal3 )
Bounds : ( 85.035, 48.130 ) ( 85.165, 48.210 )


MAR: ( Minimum Area ) Regular Wire of Net n_821  ( Metal4 )
Bounds : ( 86.325, 47.935 ) ( 86.455, 48.015 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_581 & Regular Wire of Net n_826  ( Metal3 )
Bounds : ( 83.235, 48.315 ) ( 83.565, 48.395 )


SHORT: ( Metal Short ) Regular Wire of Net n_821 & Regular Wire of Net CTS_257  ( Metal3 )
Bounds : ( 84.835, 48.125 ) ( 84.965, 48.205 )


SHORT: ( Metal Short ) Regular Wire of Net n_851 & Regular Wire of Net CTS_257  ( Metal3 )
Bounds : ( 85.035, 48.130 ) ( 85.165, 48.205 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_851 & Regular Wire of Net n_879  ( Metal2 )
Bounds : ( 85.240, 48.105 ) ( 85.260, 48.235 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5904 & Blockage of Cell i4004_ip_board_dram_array_reg[3][2]  ( Metal1 )
Bounds : ( 87.495, 46.375 ) ( 87.530, 46.455 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[3][2]  ( Metal1 )
Bounds : ( 84.770, 46.370 ) ( 84.805, 46.450 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_827 & Blockage of Cell g30088__5115  ( Metal1 )
Bounds : ( 84.585, 44.705 ) ( 84.635, 44.785 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][3] & Blockage of Cell g30088__5115  ( Metal1 )
Bounds : ( 84.510, 44.250 ) ( 84.525, 44.330 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][3] & Blockage of Cell g30088__5115  ( Metal1 )
Bounds : ( 84.485, 44.195 ) ( 84.510, 44.250 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_914 & Pin of Cell g30088__5115  ( Metal1 )
Bounds : ( 84.330, 44.475 ) ( 84.355, 44.555 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][3] & Regular Wire of Net n_914  ( Metal1 )
Bounds : ( 84.235, 44.440 ) ( 84.330, 44.475 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5904 & Blockage of Cell i4004_ip_board_dram_array_reg[3][2]  ( Metal1 )
Bounds : ( 87.495, 46.375 ) ( 87.530, 46.455 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][3] & Blockage of Cell g30088__5115  ( Metal1 )
Bounds : ( 84.510, 44.250 ) ( 84.525, 44.330 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_914 & Pin of Cell g30088__5115  ( Metal1 )
Bounds : ( 84.330, 44.475 ) ( 84.355, 44.555 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 84.635, 46.370 ) ( 84.765, 46.450 )


SHORT: ( Metal Short ) Regular Wire of Net n_1914 & Regular Wire of Net n_923  ( Metal2 )
Bounds : ( 84.060, 43.920 ) ( 84.140, 44.110 )


SHORT: ( Metal Short ) Regular Wire of Net n_1914 & Regular Wire of Net n_923  ( Metal2 )
Bounds : ( 84.095, 43.920 ) ( 84.140, 44.135 )


SHORT: ( Metal Short ) Regular Wire of Net n_923 & Regular Wire of Net n_914  ( Metal2 )
Bounds : ( 84.260, 44.300 ) ( 84.340, 44.555 )


SHORT: ( Metal Short ) Regular Wire of Net n_923 & Regular Wire of Net n_914  ( Metal2 )
Bounds : ( 84.260, 44.300 ) ( 84.305, 44.580 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_2 & Regular Wire of Net n_5904  ( Metal3 )
Bounds : ( 84.635, 46.415 ) ( 84.765, 46.450 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_2 & Regular Wire of Net n_5904  ( Metal3 )
Bounds : ( 84.660, 46.415 ) ( 84.740, 46.475 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_923 & Regular Wire of Net i4004_ip_board_dram_array[1][3]  ( Metal2 )
Bounds : ( 84.340, 44.225 ) ( 84.405, 44.355 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net n_5904  ( Metal2 )
Bounds : ( 87.340, 46.350 ) ( 87.390, 46.480 )


SHORT: ( Metal Short ) Regular Wire of Net n_827 & Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 84.660, 46.370 ) ( 84.740, 46.710 )


SHORT: ( Metal Short ) Regular Wire of Net n_827 & Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 84.665, 46.345 ) ( 84.740, 46.710 )


SHORT: ( Metal Short ) Regular Wire of Net i4004_ip_board_dram_array[3][3] & Regular Wire of Net CTS_306  ( Metal3 )
Bounds : ( 80.835, 47.935 ) ( 81.765, 48.015 )


SHORT: ( Metal Short ) Regular Wire of Net i4004_ip_board_dram_array[0][3] & Regular Wire of Net n_5912  ( Metal3 )
Bounds : ( 80.060, 48.125 ) ( 80.140, 48.190 )


SHORT: ( Metal Short ) Regular Wire of Net i4004_ip_board_dram_array[0][3] & Regular Wire of Net n_5912  ( Metal3 )
Bounds : ( 80.035, 48.125 ) ( 80.165, 48.165 )


MAR: ( Minimum Area ) Regular Wire of Net n_821  ( Metal4 )
Bounds : ( 81.460, 47.835 ) ( 81.540, 48.040 )


MAR: ( Minimum Area ) Regular Wire of Net n_5912  ( Metal4 )
Bounds : ( 80.060, 48.060 ) ( 80.140, 48.230 )


MAR: ( Minimum Area ) Regular Wire of Net n_821  ( Metal3 )
Bounds : ( 81.435, 47.860 ) ( 81.565, 47.940 )


MAR: ( Minimum Area ) Regular Wire of Net n_5912  ( Metal3 )
Bounds : ( 80.035, 48.085 ) ( 80.165, 48.165 )


MAR: ( Minimum Area ) Regular Wire of Net n_821  ( Metal2 )
Bounds : ( 81.435, 47.860 ) ( 81.580, 47.940 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_array[0][3]  ( Metal2 )
Bounds : ( 80.835, 48.125 ) ( 80.965, 48.205 )


MAR: ( Minimum Area ) Regular Wire of Net n_5912  ( Metal2 )
Bounds : ( 80.035, 48.085 ) ( 80.205, 48.165 )


MAR: ( Minimum Area ) Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 76.860, 46.075 ) ( 76.980, 46.180 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 77.235, 46.455 ) ( 77.340, 46.560 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_297 & Regular Wire of Net n_5912  ( Metal4 )
Bounds : ( 80.060, 48.060 ) ( 80.140, 48.230 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_temp_reg[3]  ( Metal1 )
Bounds : ( 77.340, 46.480 ) ( 77.345, 46.560 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5905 & Blockage of Cell i4004_ip_board_dram_array_reg[3][3]  ( Metal1 )
Bounds : ( 79.295, 47.785 ) ( 79.330, 47.865 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net i4004_ip_board_dram_array[3][3]  ( Metal2 )
Bounds : ( 80.170, 48.010 ) ( 80.205, 48.060 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905 & Blockage of Cell i4004_ip_board_dram_temp_reg[3]  ( Metal1 )
Bounds : ( 77.005, 46.070 ) ( 77.030, 46.100 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905 & Blockage of Cell i4004_ip_board_dram_temp_reg[3]  ( Metal1 )
Bounds : ( 77.005, 46.100 ) ( 77.030, 46.180 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_temp_reg[3]  ( Metal1 )
Bounds : ( 77.340, 46.480 ) ( 77.345, 46.560 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_temp_reg[3]  ( Metal1 )
Bounds : ( 77.340, 46.560 ) ( 77.345, 46.595 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905 & Blockage of Cell i4004_ip_board_dram_array_reg[3][3]  ( Metal1 )
Bounds : ( 79.295, 47.785 ) ( 79.330, 47.865 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[3][3] & Blockage of Cell i4004_ip_board_dram_array_reg[3][3]  ( Metal1 )
Bounds : ( 80.275, 47.905 ) ( 80.310, 47.985 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_821 & Pin of Cell g30149__2802  ( Metal1 )
Bounds : ( 81.475, 47.825 ) ( 81.555, 47.860 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_868 & Blockage of Cell g30149__2802  ( Metal1 )
Bounds : ( 81.490, 47.430 ) ( 81.620, 47.465 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905 & Regular Wire of Net n_937  ( Metal2 )
Bounds : ( 79.460, 46.140 ) ( 79.540, 46.200 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net i4004_ip_board_dram_array[3][3]  ( Metal2 )
Bounds : ( 80.170, 48.010 ) ( 80.205, 48.060 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5912 & Regular Wire of Net i4004_ip_board_dram_array[3][3]  ( Metal2 )
Bounds : ( 80.205, 48.040 ) ( 80.260, 48.060 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[3][3]  ( Metal2 )
Bounds : ( 80.250, 47.985 ) ( 80.260, 48.010 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[3][3] & Regular Wire of Net i4004_ip_board_dram_array[0][3]  ( Metal3 )
Bounds : ( 80.060, 48.015 ) ( 80.140, 48.060 )


MAR: ( Minimum Area ) Regular Wire of Net n_923  ( Metal2 )
Bounds : ( 82.035, 46.225 ) ( 82.165, 46.305 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_923 & Blockage of Cell g30067__8428  ( Metal1 )
Bounds : ( 82.060, 46.155 ) ( 82.130, 46.200 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 75.260, 54.605 ) ( 75.345, 54.710 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 76.460, 47.765 ) ( 76.545, 47.870 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[0][2]  ( Metal1 )
Bounds : ( 75.370, 54.630 ) ( 75.405, 54.710 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[3][3]  ( Metal1 )
Bounds : ( 76.570, 47.790 ) ( 76.605, 47.870 )


SHORT: ( Metal Short ) Regular Wire of Net i4004_ip_board_dram_array[0][2] & Regular Wire of Net CTS_156  ( Metal3 )
Bounds : ( 80.035, 54.775 ) ( 80.365, 54.855 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5904 & Blockage of Cell i4004_ip_board_dram_array_reg[0][2]  ( Metal1 )
Bounds : ( 79.075, 54.745 ) ( 79.110, 54.825 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net p_out[2] & Blockage of Cell shiftreg_shifter_reg[2]  ( Metal1 )
Bounds : ( 11.095, 85.405 ) ( 11.130, 85.485 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[1]  ( Metal2 )
Bounds : ( 11.940, 85.630 ) ( 11.970, 85.680 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[1]  ( Metal2 )
Bounds : ( 11.970, 85.630 ) ( 12.005, 85.680 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[2] & Blockage of Cell shiftreg_shifter_reg[2]  ( Metal1 )
Bounds : ( 11.095, 85.405 ) ( 11.130, 85.485 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[1] & Blockage of Cell shiftreg_shifter_reg[2]  ( Metal1 )
Bounds : ( 12.075, 85.525 ) ( 12.110, 85.605 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[1]  ( Metal2 )
Bounds : ( 11.970, 85.630 ) ( 12.005, 85.680 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[1]  ( Metal2 )
Bounds : ( 12.005, 85.660 ) ( 12.060, 85.680 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[1]  ( Metal2 )
Bounds : ( 12.050, 85.605 ) ( 12.060, 85.630 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[4]  ( Metal2 )
Bounds : ( 6.970, 87.220 ) ( 7.005, 87.270 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[5]  ( Metal2 )
Bounds : ( 6.970, 85.630 ) ( 7.005, 85.680 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[4]  ( Metal2 )
Bounds : ( 6.940, 87.270 ) ( 6.970, 87.400 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[5]  ( Metal2 )
Bounds : ( 6.940, 85.500 ) ( 6.970, 85.630 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell shiftreg_shifter_reg[2]  ( Metal1 )
Bounds : ( 8.370, 85.410 ) ( 8.405, 85.490 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net FE_OFN24_p_out_0 & Blockage of Cell FE_OFC24_p_out_0  ( Metal1 )
Bounds : ( 7.860, 87.370 ) ( 7.940, 87.390 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[4] & Blockage of Cell shiftreg_shifter_reg[5]  ( Metal1 )
Bounds : ( 7.075, 87.295 ) ( 7.110, 87.375 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[5] & Blockage of Cell shiftreg_shifter_reg[6]  ( Metal1 )
Bounds : ( 7.075, 85.525 ) ( 7.110, 85.605 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[5] & Blockage of Cell shiftreg_shifter_reg[5]  ( Metal1 )
Bounds : ( 6.095, 87.415 ) ( 6.130, 87.495 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net p_out[5] & Blockage of Cell shiftreg_shifter_reg[5]  ( Metal1 )
Bounds : ( 6.095, 87.415 ) ( 6.130, 87.495 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_3 & Regular Wire of Net p_out[2]  ( Metal3 )
Bounds : ( 8.260, 85.385 ) ( 8.340, 85.445 )


SHORT: ( Metal Short ) Regular Wire of Net p_out[2] & Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 8.235, 85.410 ) ( 8.365, 85.445 )


SHORT: ( Metal Short ) Regular Wire of Net p_out[5] & Regular Wire of Net p_out[6]  ( Metal3 )
Bounds : ( 7.035, 85.555 ) ( 7.365, 85.635 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 8.235, 85.410 ) ( 8.365, 85.490 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 8.235, 85.410 ) ( 8.365, 85.490 )


MAR: ( Minimum Area ) Regular Wire of Net FE_OFN24_p_out_0  ( Metal2 )
Bounds : ( 7.835, 87.265 ) ( 7.965, 87.345 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net p_out[6] & Blockage of Cell shiftreg_shifter_reg[6]  ( Metal1 )
Bounds : ( 6.095, 85.405 ) ( 6.130, 85.485 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[5]  ( Metal2 )
Bounds : ( 6.970, 85.630 ) ( 7.005, 85.680 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[4]  ( Metal2 )
Bounds : ( 6.970, 87.220 ) ( 7.005, 87.270 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[6] & Blockage of Cell shiftreg_shifter_reg[6]  ( Metal1 )
Bounds : ( 6.095, 85.405 ) ( 6.130, 85.485 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[5]  ( Metal2 )
Bounds : ( 7.005, 85.660 ) ( 7.060, 85.680 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[5]  ( Metal2 )
Bounds : ( 7.050, 85.605 ) ( 7.060, 85.630 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[4]  ( Metal2 )
Bounds : ( 7.050, 87.375 ) ( 7.060, 87.400 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402  ( Metal2 )
Bounds : ( 7.005, 83.800 ) ( 7.060, 83.820 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402  ( Metal2 )
Bounds : ( 7.005, 83.670 ) ( 7.060, 83.800 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402  ( Metal2 )
Bounds : ( 7.005, 82.260 ) ( 7.060, 82.390 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[7]  ( Metal2 )
Bounds : ( 7.005, 82.240 ) ( 7.060, 82.260 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[6]  ( Metal2 )
Bounds : ( 6.970, 83.800 ) ( 7.005, 83.850 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[6] & Blockage of Cell shiftreg_shifter_reg[7]  ( Metal1 )
Bounds : ( 7.075, 83.875 ) ( 7.110, 83.955 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net p_out[7] & Blockage of Cell shiftreg_shifter_reg[7]  ( Metal1 )
Bounds : ( 6.095, 83.995 ) ( 6.130, 84.075 )


SHORT: ( Metal Short ) Regular Wire of Net n_402 & Regular Wire of Net p_out[6]  ( Metal2 )
Bounds : ( 7.060, 83.820 ) ( 7.140, 83.955 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[6]  ( Metal2 )
Bounds : ( 6.970, 83.800 ) ( 7.005, 83.850 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[7] & Blockage of Cell shiftreg_shifter_reg[7]  ( Metal1 )
Bounds : ( 6.095, 83.995 ) ( 6.130, 84.075 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[6] & Regular Wire of Net n_402  ( Metal2 )
Bounds : ( 7.050, 83.850 ) ( 7.060, 83.980 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell shiftreg_shifter_reg[5]  ( Metal1 )
Bounds : ( 3.370, 87.410 ) ( 3.405, 87.490 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell shiftreg_shifter_reg[6]  ( Metal1 )
Bounds : ( 3.370, 85.410 ) ( 3.405, 85.490 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell shiftreg_shifter_reg[7]  ( Metal1 )
Bounds : ( 3.370, 83.990 ) ( 3.405, 84.070 )


SHORT: ( Out Of Die ) Regular Wire of Net p_out[7]  ( Metal3 )
Bounds : ( -0.040, 83.465 ) ( 0.000, 83.545 )


SHORT: ( Out Of Die ) Regular Wire of Net p_out[6]  ( Metal3 )
Bounds : ( -0.040, 84.795 ) ( 0.000, 84.875 )


SHORT: ( Out Of Die ) Regular Wire of Net p_out[5]  ( Metal3 )
Bounds : ( -0.040, 86.885 ) ( 0.000, 86.965 )


SHORT: ( Out Of Die ) Regular Wire of Net p_out[2]  ( Metal5 )
Bounds : ( -0.040, 87.075 ) ( 0.000, 87.155 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 3.235, 83.990 ) ( 3.365, 84.070 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 3.235, 85.410 ) ( 3.365, 85.490 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 3.235, 87.410 ) ( 3.365, 87.490 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 3.235, 83.990 ) ( 3.365, 84.070 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 3.235, 85.410 ) ( 3.365, 85.490 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 3.235, 87.410 ) ( 3.365, 87.490 )


SHORT: ( Metal Short ) Regular Wire of Net p_out[2] & Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 3.235, 85.410 ) ( 3.365, 85.445 )


SHORT: ( Metal Short ) Regular Wire of Net p_out[2] & Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 3.260, 85.385 ) ( 3.340, 85.445 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Regular Wire of Net p_out[6]  ( Metal3 )
Bounds : ( 3.235, 85.490 ) ( 3.365, 85.555 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net p_out[9] & Blockage of Cell shiftreg_shifter_reg[9]  ( Metal1 )
Bounds : ( 6.095, 80.575 ) ( 6.130, 80.655 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_3 & Regular Wire of Net p_out[8]  ( Metal3 )
Bounds : ( 3.260, 81.965 ) ( 3.340, 82.025 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_3 & Regular Wire of Net p_out[8]  ( Metal3 )
Bounds : ( 3.235, 81.990 ) ( 3.365, 82.025 )


SHORT: ( Metal Short ) Regular Wire of Net n_402 & Regular Wire of Net p_out[8]  ( Metal2 )
Bounds : ( 7.060, 80.400 ) ( 7.140, 80.535 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 3.235, 81.990 ) ( 3.365, 82.070 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal3 )
Bounds : ( 3.235, 80.570 ) ( 3.365, 80.650 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 3.235, 81.990 ) ( 3.365, 82.070 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_3  ( Metal2 )
Bounds : ( 3.235, 80.570 ) ( 3.365, 80.650 )


SHORT: ( Out Of Die ) Regular Wire of Net p_out[8]  ( Metal3 )
Bounds : ( -0.040, 81.375 ) ( 0.000, 81.455 )


SHORT: ( Out Of Die ) Regular Wire of Net p_out[9]  ( Metal3 )
Bounds : ( -0.040, 80.805 ) ( 0.000, 80.885 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net p_out[8] & Blockage of Cell shiftreg_shifter_reg[8]  ( Metal1 )
Bounds : ( 6.095, 81.985 ) ( 6.130, 82.065 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net p_out[8] & Regular Wire of Net n_402  ( Metal2 )
Bounds : ( 6.925, 80.380 ) ( 6.940, 80.400 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net p_out[8] & Regular Wire of Net p_out[7]  ( Metal2 )
Bounds : ( 6.940, 82.050 ) ( 6.970, 82.080 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net p_out[8] & Regular Wire of Net n_402  ( Metal2 )
Bounds : ( 6.970, 80.380 ) ( 7.005, 80.430 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell shiftreg_shifter_reg[9]  ( Metal1 )
Bounds : ( 3.370, 80.570 ) ( 3.405, 80.650 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_3 & Blockage of Cell shiftreg_shifter_reg[8]  ( Metal1 )
Bounds : ( 3.370, 81.990 ) ( 3.405, 82.070 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[9] & Blockage of Cell shiftreg_shifter_reg[9]  ( Metal1 )
Bounds : ( 6.095, 80.575 ) ( 6.130, 80.655 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[8] & Blockage of Cell shiftreg_shifter_reg[8]  ( Metal1 )
Bounds : ( 6.095, 81.985 ) ( 6.130, 82.065 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[8] & Blockage of Cell shiftreg_shifter_reg[9]  ( Metal1 )
Bounds : ( 7.075, 80.455 ) ( 7.110, 80.535 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[7] & Blockage of Cell shiftreg_shifter_reg[8]  ( Metal1 )
Bounds : ( 7.075, 82.105 ) ( 7.110, 82.185 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[8]  ( Metal2 )
Bounds : ( 6.860, 80.355 ) ( 6.940, 80.400 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[8]  ( Metal2 )
Bounds : ( 6.940, 80.430 ) ( 6.970, 80.560 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[8] & Regular Wire of Net p_out[7]  ( Metal2 )
Bounds : ( 6.940, 82.050 ) ( 6.970, 82.105 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[8]  ( Metal2 )
Bounds : ( 6.970, 80.380 ) ( 7.005, 80.430 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402  ( Metal2 )
Bounds : ( 7.005, 80.250 ) ( 7.060, 80.380 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402  ( Metal2 )
Bounds : ( 7.005, 80.380 ) ( 7.060, 80.400 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[8] & Regular Wire of Net n_402  ( Metal2 )
Bounds : ( 7.050, 80.430 ) ( 7.060, 80.560 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net p_out[7]  ( Metal2 )
Bounds : ( 7.050, 82.080 ) ( 7.060, 82.210 )


SHORT: ( Metal Short ) Regular Wire of Net n_402 & Regular Wire of Net p_out[7]  ( Metal2 )
Bounds : ( 7.060, 82.105 ) ( 7.140, 82.240 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[7]  ( Metal2 )
Bounds : ( 6.940, 82.210 ) ( 6.970, 82.260 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[7]  ( Metal2 )
Bounds : ( 6.970, 82.210 ) ( 7.005, 82.260 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_402 & Regular Wire of Net p_out[7]  ( Metal2 )
Bounds : ( 6.970, 82.210 ) ( 7.005, 82.260 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 84.250, 42.810 ) ( 84.260, 42.835 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 84.205, 42.760 ) ( 84.260, 42.780 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 84.170, 42.760 ) ( 84.205, 42.810 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 84.140, 42.810 ) ( 84.170, 42.940 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[2][3]  ( Metal1 )
Bounds : ( 84.970, 42.950 ) ( 85.005, 43.030 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905 & Blockage of Cell i4004_ip_board_dram_array_reg[1][3]  ( Metal1 )
Bounds : ( 84.275, 42.835 ) ( 84.310, 42.915 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][3] & Blockage of Cell i4004_ip_board_dram_array_reg[1][3]  ( Metal1 )
Bounds : ( 83.295, 42.955 ) ( 83.330, 43.035 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 84.835, 42.950 ) ( 84.965, 43.030 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 84.835, 42.950 ) ( 84.965, 43.030 )


SHORT: ( Metal Short ) Regular Wire of Net i4004_ip_board_dram_array[1][3] & Regular Wire of Net i4004_ip_board_dram_array[2][3]  ( Metal2 )
Bounds : ( 84.460, 43.350 ) ( 84.540, 43.670 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][3] & Blockage of Cell i4004_ip_board_dram_array_reg[1][3]  ( Metal1 )
Bounds : ( 83.295, 42.955 ) ( 83.330, 43.035 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 84.170, 42.760 ) ( 84.205, 42.810 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905 & Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 84.835, 42.885 ) ( 84.965, 42.950 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][4] & Blockage of Cell g30096__1666  ( Metal1 )
Bounds : ( 87.110, 39.650 ) ( 87.125, 39.730 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][4] & Blockage of Cell g30096__1666  ( Metal1 )
Bounds : ( 87.085, 39.730 ) ( 87.110, 39.785 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5982 & Pin of Cell g30096__1666  ( Metal1 )
Bounds : ( 86.930, 39.425 ) ( 86.955, 39.505 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][4] & Blockage of Cell i4004_ip_board_dram_array_reg[1][4]  ( Metal1 )
Bounds : ( 86.895, 40.945 ) ( 86.930, 41.025 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5982 & Regular Wire of Net i4004_ip_board_dram_array[1][4]  ( Metal1 )
Bounds : ( 86.835, 39.505 ) ( 86.930, 39.540 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[1][4]  ( Metal1 )
Bounds : ( 84.170, 40.950 ) ( 84.205, 41.030 )


MAR: ( Minimum Area ) Regular Wire of Net n_867  ( Metal2 )
Bounds : ( 82.635, 39.195 ) ( 82.765, 39.275 )


MAR: ( Minimum Area ) Regular Wire of Net n_925  ( Metal2 )
Bounds : ( 82.860, 39.820 ) ( 82.960, 39.925 )


MAR: ( Minimum Area ) Regular Wire of Net n_6050  ( Metal2 )
Bounds : ( 84.435, 39.005 ) ( 84.565, 39.085 )


MAR: ( Minimum Area ) Regular Wire of Net n_837  ( Metal2 )
Bounds : ( 84.660, 39.405 ) ( 84.795, 39.510 )


SHORT: ( Metal Short ) Regular Wire of Net n_4057 & Regular Wire of Net n_925  ( Metal3 )
Bounds : ( 82.435, 39.765 ) ( 82.965, 39.845 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_925 & Blockage of Cell i4004_ip_board_dram_temp_reg[4]  ( Metal1 )
Bounds : ( 82.405, 41.025 ) ( 82.440, 41.105 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][4] & Blockage of Cell i4004_ip_board_dram_array_reg[1][4]  ( Metal1 )
Bounds : ( 86.895, 40.945 ) ( 86.930, 41.025 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5982 & Pin of Cell g30096__1666  ( Metal1 )
Bounds : ( 86.930, 39.425 ) ( 86.955, 39.505 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][4] & Blockage of Cell g30096__1666  ( Metal1 )
Bounds : ( 87.110, 39.650 ) ( 87.125, 39.730 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_925 & Blockage of Cell i4004_ip_board_dram_temp_reg[4]  ( Metal1 )
Bounds : ( 82.405, 41.025 ) ( 82.440, 41.105 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_867 & Pin of Cell g30086__6131  ( Metal1 )
Bounds : ( 82.725, 39.130 ) ( 82.740, 39.170 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_837 & Regular Wire of Net i4004_ip_board_dram_temp[7]  ( Metal2 )
Bounds : ( 84.795, 39.405 ) ( 84.860, 39.535 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5982 & Regular Wire of Net i4004_ip_board_dram_array[1][4]  ( Metal2 )
Bounds : ( 86.940, 39.625 ) ( 87.005, 39.755 )


SHORT: ( Metal Short ) Regular Wire of Net n_925 & Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 82.235, 41.095 ) ( 82.565, 41.175 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_806 & Blockage of Cell g30150__1705  ( Metal1 )
Bounds : ( 81.055, 39.640 ) ( 81.080, 39.720 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[1][3]  ( Metal1 )
Bounds : ( 80.570, 42.950 ) ( 80.605, 43.030 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905 & Blockage of Cell i4004_ip_board_dram_array_reg[0][3]  ( Metal1 )
Bounds : ( 79.675, 42.835 ) ( 79.710, 42.915 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[0][3] & Blockage of Cell i4004_ip_board_dram_array_reg[0][3]  ( Metal1 )
Bounds : ( 78.695, 42.955 ) ( 78.730, 43.035 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_temp[4] & Pin of Cell i4004_ip_board_dram_temp_reg[4]  ( Metal1 )
Bounds : ( 77.425, 40.860 ) ( 77.430, 40.880 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5905 & Regular Wire of Net n_5913  ( Metal2 )
Bounds : ( 79.570, 42.760 ) ( 79.605, 42.810 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_5905 & Regular Wire of Net n_5913  ( Metal2 )
Bounds : ( 79.525, 42.760 ) ( 79.540, 42.780 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[0][3] & Blockage of Cell i4004_ip_board_dram_array_reg[0][3]  ( Metal1 )
Bounds : ( 78.695, 42.955 ) ( 78.730, 43.035 )


MAR: ( Minimum Area ) Regular Wire of Net n_5913  ( Metal3 )
Bounds : ( 79.635, 41.950 ) ( 79.765, 42.030 )


MAR: ( Minimum Area ) Regular Wire of Net n_207  ( Metal2 )
Bounds : ( 80.635, 39.195 ) ( 80.765, 39.275 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 80.435, 42.995 ) ( 80.565, 43.075 )


MAR: ( Minimum Area ) Regular Wire of Net n_4057  ( Metal2 )
Bounds : ( 80.060, 39.795 ) ( 80.170, 39.900 )


MAR: ( Minimum Area ) Regular Wire of Net n_207  ( Metal2 )
Bounds : ( 79.835, 39.195 ) ( 79.965, 39.275 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5913 & Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 79.460, 42.735 ) ( 79.540, 42.780 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 79.540, 42.810 ) ( 79.570, 42.940 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5913 & Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 79.570, 42.760 ) ( 79.605, 42.810 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5913 & Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 79.605, 42.760 ) ( 79.660, 42.780 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_5905  ( Metal2 )
Bounds : ( 79.650, 42.810 ) ( 79.660, 42.835 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_806  ( Metal2 )
Bounds : ( 80.940, 39.615 ) ( 80.950, 39.640 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[0][4]  ( Metal1 )
Bounds : ( 86.570, 37.530 ) ( 86.605, 37.610 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][4] & Blockage of Cell i4004_ip_board_dram_array_reg[2][4]  ( Metal1 )
Bounds : ( 84.875, 37.645 ) ( 84.910, 37.725 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4057 & Blockage of Cell i4004_ip_board_dram_array_reg[2][4]  ( Metal1 )
Bounds : ( 83.895, 37.525 ) ( 83.930, 37.605 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_array[0][4]  ( Metal2 )
Bounds : ( 86.035, 37.190 ) ( 86.180, 37.270 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 86.435, 37.530 ) ( 86.565, 37.610 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_array[0][4]  ( Metal3 )
Bounds : ( 86.035, 37.190 ) ( 86.165, 37.270 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 86.435, 37.530 ) ( 86.565, 37.610 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_array[0][4]  ( Metal4 )
Bounds : ( 86.060, 37.080 ) ( 86.140, 37.295 )


SHORT: ( Cut Short ) Regular Wire of Net n_4057  ( Via2 )
Bounds : ( 84.065, 37.530 ) ( 84.135, 37.560 )


SHORT: ( Metal Short ) Regular Wire of Net n_6050 & Regular Wire of Net n_4057  ( Metal2 )
Bounds : ( 83.860, 37.460 ) ( 83.940, 37.605 )


SHORT: ( Metal Short ) Regular Wire of Net n_6050 & Regular Wire of Net n_4057  ( Metal2 )
Bounds : ( 83.860, 37.460 ) ( 83.870, 37.630 )


SHORT: ( Metal Short ) Regular Wire of Net i4004_ip_board_dram_temp[7] & Regular Wire of Net i4004_ip_board_dram_array[2][4]  ( Metal2 )
Bounds : ( 84.860, 37.645 ) ( 84.940, 37.970 )


SHORT: ( Metal Short ) Regular Wire of Net n_4057 & Regular Wire of Net CTS_297  ( Metal3 )
Bounds : ( 83.835, 37.485 ) ( 84.165, 37.565 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_297 & Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 86.435, 37.530 ) ( 86.565, 37.565 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_2 & Regular Wire of Net CTS_297  ( Metal3 )
Bounds : ( 86.460, 37.505 ) ( 86.540, 37.565 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_4057 & Blockage of Cell i4004_ip_board_dram_array_reg[2][4]  ( Metal1 )
Bounds : ( 83.895, 37.525 ) ( 83.930, 37.605 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][4]  ( Metal2 )
Bounds : ( 84.740, 37.750 ) ( 84.770, 37.800 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][4]  ( Metal2 )
Bounds : ( 84.770, 37.750 ) ( 84.805, 37.800 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][4]  ( Metal2 )
Bounds : ( 84.770, 37.750 ) ( 84.805, 37.800 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_temp[7]  ( Metal2 )
Bounds : ( 84.805, 37.800 ) ( 84.860, 37.930 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][4] & Regular Wire of Net i4004_ip_board_dram_temp[7]  ( Metal2 )
Bounds : ( 84.850, 37.620 ) ( 84.860, 37.750 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_297 & Regular Wire of Net i4004_ip_board_dram_array[2][4]  ( Metal3 )
Bounds : ( 84.060, 37.630 ) ( 84.140, 37.675 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_70 & Regular Wire of Net i4004_ip_board_dram_array[2][4]  ( Metal3 )
Bounds : ( 84.235, 37.865 ) ( 85.165, 37.945 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4063 & Blockage of Cell i4004_ip_board_dram_array_reg[1][7]  ( Metal1 )
Bounds : ( 85.875, 34.225 ) ( 85.910, 34.305 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][7] & Blockage of Cell i4004_ip_board_dram_array_reg[1][7]  ( Metal1 )
Bounds : ( 84.895, 34.105 ) ( 84.930, 34.185 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][7] & Blockage of Cell g30089__7482  ( Metal1 )
Bounds : ( 83.685, 32.890 ) ( 83.710, 32.945 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[1][7]  ( Metal1 )
Bounds : ( 82.170, 34.110 ) ( 82.205, 34.190 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_4063 & Regular Wire of Net n_884  ( Metal2 )
Bounds : ( 87.460, 34.360 ) ( 87.540, 34.420 )


CUTSPACING: ( Same Layer Cut Spacing ) Regular Wire of Net n_2015  ( Via2 )
Bounds : ( 85.865, 33.380 ) ( 85.935, 33.405 )


SHORT: ( Metal Short ) Regular Wire of Net i4004_ip_board_dram_temp[7] & Regular Wire of Net i4004_ip_board_dram_array[1][7]  ( Metal2 )
Bounds : ( 84.860, 34.040 ) ( 84.940, 34.185 )


SHORT: ( Metal Short ) Regular Wire of Net i4004_ip_board_dram_temp[7] & Regular Wire of Net i4004_ip_board_dram_array[1][7]  ( Metal2 )
Bounds : ( 84.860, 34.040 ) ( 84.870, 34.210 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][7] & Blockage of Cell i4004_ip_board_dram_array_reg[1][7]  ( Metal1 )
Bounds : ( 84.895, 34.105 ) ( 84.930, 34.185 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_4063  ( Metal2 )
Bounds : ( 85.770, 34.330 ) ( 85.805, 34.380 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_834 & Pin of Cell g30107__4319  ( Metal1 )
Bounds : ( 87.180, 34.470 ) ( 87.235, 34.525 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_4063  ( Metal2 )
Bounds : ( 85.740, 34.200 ) ( 85.770, 34.330 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_4063  ( Metal2 )
Bounds : ( 85.770, 34.330 ) ( 85.805, 34.380 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_4063  ( Metal2 )
Bounds : ( 85.805, 34.360 ) ( 85.860, 34.380 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4063  ( Metal2 )
Bounds : ( 85.850, 34.305 ) ( 85.860, 34.330 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4063 & Regular Wire of Net n_884  ( Metal2 )
Bounds : ( 87.460, 34.360 ) ( 87.540, 34.420 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4063 & Regular Wire of Net n_884  ( Metal2 )
Bounds : ( 87.540, 34.360 ) ( 87.560, 34.425 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_884  ( Metal2 )
Bounds : ( 87.540, 34.425 ) ( 87.560, 34.550 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015  ( Metal3 )
Bounds : ( 85.835, 33.385 ) ( 85.965, 33.400 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_2 & Regular Wire of Net CTS_297  ( Metal3 )
Bounds : ( 81.060, 37.505 ) ( 81.140, 37.565 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_297 & Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 81.035, 37.530 ) ( 81.165, 37.565 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_2 & Regular Wire of Net n_5913  ( Metal3 )
Bounds : ( 79.635, 36.005 ) ( 79.765, 36.045 )


MAR: ( Minimum Area ) Regular Wire of Net n_5913  ( Metal4 )
Bounds : ( 79.660, 35.940 ) ( 79.740, 36.110 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 81.035, 37.530 ) ( 81.165, 37.610 )


MAR: ( Minimum Area ) Regular Wire of Net n_5913  ( Metal3 )
Bounds : ( 79.635, 36.005 ) ( 79.765, 36.085 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 81.035, 37.530 ) ( 81.165, 37.610 )


SHORT: ( Metal Short ) Regular Wire of Net n_5913 & Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 79.660, 35.980 ) ( 79.740, 36.045 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4063 & Blockage of Cell i4004_ip_board_dram_array_reg[0][7]  ( Metal1 )
Bounds : ( 79.440, 35.830 ) ( 79.475, 35.910 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[0][7] & Pin of Cell i4004_ip_board_dram_array_reg[0][7]  ( Metal1 )
Bounds : ( 80.540, 35.715 ) ( 80.550, 35.755 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[2][4]  ( Metal1 )
Bounds : ( 81.170, 37.530 ) ( 81.205, 37.610 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_806 & Regular Wire of Net i4004_ip_board_dram_array[0][7]  ( Metal2 )
Bounds : ( 80.540, 35.650 ) ( 80.575, 35.780 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[0][7]  ( Metal2 )
Bounds : ( 80.655, 35.650 ) ( 80.660, 35.675 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_297 & Regular Wire of Net i4004_ip_board_dram_array[2][4]  ( Metal3 )
Bounds : ( 81.035, 37.610 ) ( 81.165, 37.675 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_510 & Regular Wire of Net n_2015  ( Metal4 )
Bounds : ( 85.060, 36.700 ) ( 85.140, 42.150 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 75.860, 42.950 ) ( 75.945, 43.055 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[0][3]  ( Metal1 )
Bounds : ( 75.970, 42.950 ) ( 76.005, 43.030 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Pin of Cell i4004_ip_board_dram_array_reg[0][7]  ( Metal1 )
Bounds : ( 76.115, 36.045 ) ( 76.140, 36.085 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[0][7]  ( Metal1 )
Bounds : ( 76.270, 36.005 ) ( 76.305, 36.085 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 76.245, 35.980 ) ( 76.260, 36.005 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[0][5]  ( Metal1 )
Bounds : ( 86.770, 30.690 ) ( 86.805, 30.770 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][7] & Blockage of Cell i4004_ip_board_dram_array_reg[2][7]  ( Metal1 )
Bounds : ( 85.875, 30.805 ) ( 85.910, 30.885 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_temp[7] & Blockage of Cell i4004_ip_board_dram_array_reg[2][7]  ( Metal1 )
Bounds : ( 84.895, 30.685 ) ( 84.930, 30.765 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[3][7]  ( Metal1 )
Bounds : ( 84.570, 32.690 ) ( 84.605, 32.770 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_6050 & Blockage of Cell g30089__7482  ( Metal1 )
Bounds : ( 83.785, 32.355 ) ( 83.835, 32.435 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_908 & Pin of Cell g30089__7482  ( Metal1 )
Bounds : ( 83.530, 32.585 ) ( 83.555, 32.665 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_908 & Regular Wire of Net i4004_ip_board_dram_array[2][7]  ( Metal1 )
Bounds : ( 83.435, 32.665 ) ( 83.530, 32.700 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[2][7]  ( Metal1 )
Bounds : ( 82.170, 30.690 ) ( 82.205, 30.770 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_908 & Pin of Cell g30089__7482  ( Metal1 )
Bounds : ( 83.530, 32.585 ) ( 83.555, 32.665 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 84.435, 32.690 ) ( 84.565, 32.770 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 84.435, 32.690 ) ( 84.565, 32.770 )


SHORT: ( Metal Short ) Regular Wire of Net n_2015 & Regular Wire of Net n_1914  ( Metal2 )
Bounds : ( 85.660, 30.985 ) ( 85.740, 31.130 )


SHORT: ( Metal Short ) Regular Wire of Net n_1914 & Regular Wire of Net n_2015  ( Metal2 )
Bounds : ( 85.725, 30.960 ) ( 85.740, 31.130 )


SHORT: ( Metal Short ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][7]  ( Metal2 )
Bounds : ( 85.860, 30.805 ) ( 85.940, 31.320 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_2 & Regular Wire of Net n_832  ( Metal3 )
Bounds : ( 84.435, 32.735 ) ( 84.565, 32.770 )


SHORT: ( Metal Short ) Regular Wire of Net n_832 & Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 84.460, 32.735 ) ( 84.540, 32.795 )


SHORT: ( Metal Short ) Regular Wire of Net n_832 & Regular Wire of Net n_4063  ( Metal3 )
Bounds : ( 87.235, 32.735 ) ( 87.565, 32.815 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_temp[7] & Blockage of Cell i4004_ip_board_dram_array_reg[2][7]  ( Metal1 )
Bounds : ( 84.895, 30.685 ) ( 84.930, 30.765 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_4063 & Blockage of Cell i4004_ip_board_dram_array_reg[3][7]  ( Metal1 )
Bounds : ( 87.295, 32.695 ) ( 87.330, 32.775 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net n_2015  ( Metal2 )
Bounds : ( 85.770, 30.910 ) ( 85.805, 30.960 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4063 & Blockage of Cell i4004_ip_board_dram_array_reg[3][7]  ( Metal1 )
Bounds : ( 87.295, 32.695 ) ( 87.330, 32.775 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net i4004_ip_board_dram_array[2][7]  ( Metal2 )
Bounds : ( 85.740, 30.780 ) ( 85.770, 30.910 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][7]  ( Metal2 )
Bounds : ( 85.770, 30.910 ) ( 85.805, 30.960 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015  ( Metal2 )
Bounds : ( 85.805, 30.960 ) ( 85.860, 31.090 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][7]  ( Metal2 )
Bounds : ( 85.850, 30.780 ) ( 85.860, 30.910 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 86.740, 30.795 ) ( 86.745, 30.835 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_806 & Regular Wire of Net n_832  ( Metal3 )
Bounds : ( 84.435, 32.625 ) ( 84.565, 32.690 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_4206 & Blockage of Cell i4004_ip_board_dram_array_reg[3][5]  ( Metal1 )
Bounds : ( 87.295, 29.275 ) ( 87.330, 29.355 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[3][5]  ( Metal1 )
Bounds : ( 84.570, 29.270 ) ( 84.605, 29.350 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_938 & Blockage of Cell i4004_ip_board_dram_temp_reg[7]  ( Metal1 )
Bounds : ( 82.805, 29.195 ) ( 82.840, 29.275 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 83.260, 28.785 ) ( 83.380, 28.890 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 84.460, 29.270 ) ( 84.545, 29.375 )


MAR: ( Minimum Area ) Regular Wire of Net n_6050  ( Metal2 )
Bounds : ( 86.835, 27.795 ) ( 86.965, 27.875 )


SHORT: ( Cut Short ) Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Via2 )
Bounds : ( 86.265, 27.420 ) ( 86.335, 27.460 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_938 & Blockage of Cell i4004_ip_board_dram_temp_reg[7]  ( Metal1 )
Bounds : ( 82.805, 29.195 ) ( 82.840, 29.275 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_4206 & Blockage of Cell i4004_ip_board_dram_array_reg[3][5]  ( Metal1 )
Bounds : ( 87.295, 29.275 ) ( 87.330, 29.355 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Metal2 )
Bounds : ( 85.170, 27.490 ) ( 85.205, 27.540 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Metal2 )
Bounds : ( 85.170, 27.490 ) ( 85.205, 27.540 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_1914 & Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Metal2 )
Bounds : ( 85.205, 27.520 ) ( 85.260, 27.540 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Metal2 )
Bounds : ( 85.250, 27.465 ) ( 85.260, 27.490 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_temp[7] & Pin of Cell i4004_ip_board_dram_temp_reg[7]  ( Metal1 )
Bounds : ( 77.825, 29.420 ) ( 77.830, 29.440 )


SHORT: ( Metal Short ) Regular Wire of Net n_832 & Regular Wire of Net i4004_ip_board_dram_array[0][7]  ( Metal3 )
Bounds : ( 80.635, 32.735 ) ( 80.965, 32.815 )


SHORT: ( Metal Short ) Regular Wire of Net n_922 & Regular Wire of Net i4004_ip_board_dram_array[0][7]  ( Metal2 )
Bounds : ( 80.860, 32.710 ) ( 80.940, 32.840 )


SHORT: ( Metal Short ) Regular Wire of Net n_832 & Regular Wire of Net n_806  ( Metal2 )
Bounds : ( 80.460, 32.710 ) ( 80.540, 32.840 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_array[0][7]  ( Metal2 )
Bounds : ( 80.835, 32.735 ) ( 80.965, 32.815 )


MAR: ( Minimum Area ) Regular Wire of Net n_922  ( Metal2 )
Bounds : ( 80.635, 30.835 ) ( 80.765, 30.915 )


MAR: ( Minimum Area ) Regular Wire of Net n_832  ( Metal2 )
Bounds : ( 80.435, 32.735 ) ( 80.565, 32.815 )


MAR: ( Minimum Area ) Regular Wire of Net n_806  ( Metal2 )
Bounds : ( 80.235, 32.545 ) ( 80.365, 32.625 )


MAR: ( Minimum Area ) Regular Wire of Net n_196  ( Metal2 )
Bounds : ( 80.035, 32.355 ) ( 80.165, 32.435 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_temp[7]  ( Metal2 )
Bounds : ( 77.850, 29.440 ) ( 77.940, 29.545 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_922 & Blockage of Cell g30066__4319  ( Metal1 )
Bounds : ( 80.660, 30.940 ) ( 80.730, 30.985 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_861 & Regular Wire of Net n_196  ( Metal2 )
Bounds : ( 80.060, 32.270 ) ( 80.140, 32.330 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 82.060, 30.665 ) ( 82.145, 30.770 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][5] & Blockage of Cell i4004_ip_board_dram_array_reg[1][5]  ( Metal1 )
Bounds : ( 84.295, 27.265 ) ( 84.330, 27.345 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal3 )
Bounds : ( 83.235, 23.850 ) ( 83.365, 23.930 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_2  ( Metal2 )
Bounds : ( 83.235, 23.850 ) ( 83.365, 23.930 )


MAR: ( Minimum Area ) Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Metal2 )
Bounds : ( 86.850, 22.600 ) ( 86.940, 22.705 )


SHORT: ( Metal Short ) Regular Wire of Net n_52 & Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Metal2 )
Bounds : ( 86.060, 23.780 ) ( 86.140, 23.925 )


SHORT: ( Metal Short ) Regular Wire of Net n_52 & Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Metal2 )
Bounds : ( 86.060, 23.780 ) ( 86.070, 23.950 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_temp[5] & Blockage of Cell i4004_ip_board_dram_array_reg[2][5]  ( Metal1 )
Bounds : ( 86.095, 23.845 ) ( 86.130, 23.925 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][5]  ( Metal2 )
Bounds : ( 86.970, 24.070 ) ( 87.005, 24.120 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[1][5]  ( Metal1 )
Bounds : ( 81.570, 27.270 ) ( 81.605, 27.350 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Blockage of Cell i4004_ip_board_dram_array_reg[2][5]  ( Metal1 )
Bounds : ( 83.370, 23.850 ) ( 83.405, 23.930 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][5] & Blockage of Cell i4004_ip_board_dram_array_reg[1][5]  ( Metal1 )
Bounds : ( 84.295, 27.265 ) ( 84.330, 27.345 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_temp[5] & Blockage of Cell i4004_ip_board_dram_array_reg[2][5]  ( Metal1 )
Bounds : ( 86.095, 23.845 ) ( 86.130, 23.925 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_temp[5] & Pin of Cell i4004_ip_board_dram_temp_reg[5]  ( Metal1 )
Bounds : ( 86.825, 22.580 ) ( 86.830, 22.600 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][5] & Blockage of Cell i4004_ip_board_dram_array_reg[2][5]  ( Metal1 )
Bounds : ( 87.075, 23.965 ) ( 87.110, 24.045 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_820 & Pin of Cell g30152__8246  ( Metal1 )
Bounds : ( 87.275, 27.305 ) ( 87.355, 27.340 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_865 & Blockage of Cell g30152__8246  ( Metal1 )
Bounds : ( 87.290, 26.910 ) ( 87.420, 26.945 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][5]  ( Metal2 )
Bounds : ( 86.970, 24.070 ) ( 87.005, 24.120 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_2015 & Regular Wire of Net i4004_ip_board_dram_array[2][5]  ( Metal2 )
Bounds : ( 87.005, 24.100 ) ( 87.060, 24.120 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][5]  ( Metal2 )
Bounds : ( 87.050, 24.045 ) ( 87.060, 24.070 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_2 & Regular Wire of Net i4004_ip_board_dram_array[2][5]  ( Metal3 )
Bounds : ( 83.235, 23.930 ) ( 83.365, 23.995 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[1][5] & Regular Wire of Net i4004_ip_board_dram_temp[5]  ( Metal3 )
Bounds : ( 86.260, 27.305 ) ( 86.340, 27.360 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_temp[5] & Blockage of Cell i4004_ip_board_dram_array_reg[1][5]  ( Metal1 )
Bounds : ( 85.275, 27.385 ) ( 85.310, 27.465 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_299 & Pin of Cell CTS_cdb_buf_00436  ( Metal1 )
Bounds : ( 68.035, 25.940 ) ( 68.085, 25.975 )


MAR: ( Minimum Area ) Regular Wire of Net CTS_299  ( Metal1 )
Bounds : ( 68.035, 25.895 ) ( 68.165, 25.975 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net CTS_298 & Pin of Cell CTS_cdb_buf_00436  ( Metal1 )
Bounds : ( 67.635, 25.510 ) ( 67.765, 25.515 )


EndOfLine: ( EndOfLine Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][7] & Blockage of Cell g30089__7482  ( Metal1 )
Bounds : ( 83.710, 32.810 ) ( 83.725, 32.890 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net i4004_ip_board_dram_array[2][7] & Blockage of Cell g30089__7482  ( Metal1 )
Bounds : ( 83.710, 32.810 ) ( 83.725, 32.890 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_908 & Regular Wire of Net i4004_ip_board_dram_array[2][7]  ( Metal2 )
Bounds : ( 83.540, 32.785 ) ( 83.605, 32.915 )


SHORT: ( Metal Short ) Regular Wire of Net CTS_306 & Regular Wire of Net n_821  ( Metal3 )
Bounds : ( 86.350, 47.935 ) ( 88.165, 48.015 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net n_3816 & Blockage of Cell g30830__4319  ( Metal1 )
Bounds : ( 87.575, 66.510 ) ( 87.630, 66.560 )


SHORT: ( Out Of Die ) Regular Wire of Net p_out[1]  ( Metal11 )
Bounds : ( -0.110, 87.670 ) ( 0.000, 87.890 )


MAR: ( Minimum Area ) Regular Wire of Net p_out[1]  ( Metal6 )
Bounds : ( 0.635, 87.645 ) ( 0.765, 87.725 )


MAR: ( Minimum Area ) Regular Wire of Net p_out[1]  ( Metal7 )
Bounds : ( 0.660, 87.620 ) ( 0.740, 87.750 )


MAR: ( Minimum Area ) Regular Wire of Net p_out[1]  ( Metal8 )
Bounds : ( 0.635, 87.645 ) ( 0.765, 87.725 )


MAR: ( Minimum Area ) Regular Wire of Net p_out[1]  ( Metal10 )
Bounds : ( 0.580, 87.545 ) ( 0.820, 87.825 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net p_out[1]  ( Metal10 )
Bounds : ( 0.595, 87.545 ) ( 0.805, 87.910 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_232  ( Via6 )
Bounds : ( 123.465, 87.650 ) ( 123.535, 87.720 )


MAXSTACK: ( MaxViaStack ) Regular Wire of Net n_299  ( Via6 )
Bounds : ( 132.265, 87.650 ) ( 132.335, 87.720 )


  Total Violations : 1000 Viols.
