
===========================================================================
Clock Skew (Hold)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Clock clk
0.854289 source latency mem_i1/clk1 v
-1.044804 target latency _636_/CLK ^
-0.005100 clock uncertainty
0.000000 CRPR
--------------
-0.195614 hold skew

