{'d_out': {'CDeps': [[[], [], ['rst_n']], [[], [], ['rst_n']]],
           'CLines': [[None, None, '6:C'], [None, None, '6:C']],
           'Clocked': True,
           'DDeps': [['q1'], []],
           'DLines': ['12:D', '8:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0355912bd0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0355917e50>]},
 'q1': {'CDeps': [[[], [], ['rst_n']], [[], [], ['rst_n']]],
        'CLines': [[None, None, '6:C'], [None, None, '6:C']],
        'Clocked': True,
        'DDeps': [['d_in'], []],
        'DLines': ['11:D', '7:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0355928350>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f035590e210>]}}
