/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [32:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [31:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [32:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [7:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [5:0] celloutsig_0_44z;
  wire [11:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [17:0] celloutsig_0_54z;
  wire [21:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  reg [5:0] celloutsig_0_60z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [26:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_64z = ~(celloutsig_0_58z[16] | celloutsig_0_12z[4]);
  assign celloutsig_0_77z = ~(celloutsig_0_76z | celloutsig_0_64z);
  assign celloutsig_1_19z = ~(celloutsig_1_15z | celloutsig_1_10z);
  assign celloutsig_1_0z = ~in_data[115];
  assign celloutsig_0_41z = ~((celloutsig_0_7z | celloutsig_0_7z) & (celloutsig_0_31z | celloutsig_0_25z[4]));
  assign celloutsig_0_43z = ~((celloutsig_0_34z[3] | celloutsig_0_41z) & (celloutsig_0_21z[2] | celloutsig_0_29z));
  assign celloutsig_0_7z = celloutsig_0_6z ^ in_data[88];
  assign celloutsig_1_9z = celloutsig_1_7z ^ in_data[145];
  assign celloutsig_1_10z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_0_28z = celloutsig_0_18z[7] ^ celloutsig_0_0z;
  assign celloutsig_1_12z = { celloutsig_1_6z[4:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z } & { in_data[143:142], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_9z = celloutsig_0_4z[3:1] & { celloutsig_0_4z[3:2], celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_3z[6:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z } & { in_data[11:4], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_5z } & { in_data[49:46], celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_58z = { celloutsig_0_46z[11:7], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_36z, celloutsig_0_25z } / { 1'h1, celloutsig_0_46z[3:1], celloutsig_0_54z };
  assign celloutsig_0_24z = { celloutsig_0_16z[26:18], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_8z } / { 1'h1, celloutsig_0_21z[30:0], celloutsig_0_0z };
  assign celloutsig_0_25z = celloutsig_0_24z[26:13] / { 1'h1, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_1_11z = { celloutsig_1_5z[26:19], celloutsig_1_3z } == { celloutsig_1_6z[6:3], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_15z = { celloutsig_0_12z[3:1], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z } == { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_16z[11:5], celloutsig_0_8z } == { celloutsig_0_24z[32:27], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_13z = { celloutsig_0_4z[1:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z } > { in_data[23:20], celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_3z[2:1], celloutsig_0_14z } > { celloutsig_0_17z[3:2], celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[65:57] > { in_data[37:33], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_51z = ! { celloutsig_0_9z[0], celloutsig_0_3z };
  assign celloutsig_0_76z = ! { celloutsig_0_15z, celloutsig_0_60z };
  assign celloutsig_1_1z = ! in_data[147:134];
  assign celloutsig_1_4z = in_data[148:137] || { in_data[177:167], celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_12z } || { celloutsig_1_12z[5:0], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_10z = { in_data[78:73], celloutsig_0_2z, celloutsig_0_9z } || in_data[41:32];
  assign celloutsig_0_1z = in_data[47:39] || { in_data[92:87], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_6z[6] & ~(celloutsig_1_3z);
  assign celloutsig_0_3z = in_data[24:15] % { 1'h1, in_data[6:4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_34z = celloutsig_0_22z % { 1'h1, celloutsig_0_21z[25:19] };
  assign celloutsig_0_4z = celloutsig_0_3z[8:5] % { 1'h1, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_42z = { celloutsig_0_12z[9:3], celloutsig_0_0z } % { 1'h1, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_28z };
  assign celloutsig_0_21z = { celloutsig_0_16z[29:5], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, in_data[49:29], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_44z = - celloutsig_0_17z;
  assign celloutsig_0_54z = - { celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_51z };
  assign celloutsig_1_5z = - { in_data[114:102], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_16z = - { in_data[35:14], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_22z = - celloutsig_0_16z[14:7];
  assign celloutsig_0_0z = in_data[78] & in_data[71];
  assign celloutsig_0_6z = celloutsig_0_2z & celloutsig_0_4z[0];
  assign celloutsig_1_3z = in_data[129] & celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_7z & celloutsig_1_11z;
  assign celloutsig_0_46z = { celloutsig_0_42z[5:0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_6z } << { celloutsig_0_17z[5:2], celloutsig_0_42z };
  assign celloutsig_1_6z = { celloutsig_1_5z[8:3], celloutsig_1_4z, celloutsig_1_2z } << { in_data[163:162], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_17z = celloutsig_0_3z[9:4] << { celloutsig_0_12z[3:2], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_13z };
  always_latch
    if (clkin_data[0]) celloutsig_0_60z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_60z = { celloutsig_0_44z[5:1], celloutsig_0_43z };
  assign celloutsig_0_36z = ~((celloutsig_0_14z & celloutsig_0_25z[10]) | (in_data[63] & celloutsig_0_7z));
  assign celloutsig_0_8z = ~((celloutsig_0_5z & in_data[45]) | (celloutsig_0_2z & celloutsig_0_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_5z & celloutsig_0_6z) | (celloutsig_0_13z & celloutsig_0_12z[6]));
  assign celloutsig_0_31z = ~((celloutsig_0_28z & celloutsig_0_15z) | (celloutsig_0_21z[20] & celloutsig_0_8z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
