Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/ContadorOctal.vhd" in Library work.
Architecture behavioral of Entity contadoroctal is up to date.
Compiling vhdl file "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/OctalCompleto.vhd" in Library work.
Architecture behavioral of Entity octalcompleto is up to date.
Compiling vhdl file "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/Decoder.vhd" in Library work.
Architecture dataflow of Entity decoder is up to date.
Compiling vhdl file "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/SelectorDisplay.vhd" in Library work.
Architecture behavioral of Entity selectordisplay is up to date.
Compiling vhdl file "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <Behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <OctalCompleto> in library <work> (architecture <behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <decoder> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <SelectorDisplay> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ContadorOctal> in library <work> (architecture <behavioral>) with generics.
	width = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <top> in library <work> (Architecture <Behavioral>).
	width = 2
WARNING:Xst:819 - "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/top.vhd" line 123: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <segment0>, <segment1>
Entity <top> analyzed. Unit <top> generated.

Analyzing generic Entity <OctalCompleto> in library <work> (Architecture <behavioral>).
	width = 2
Entity <OctalCompleto> analyzed. Unit <OctalCompleto> generated.

Analyzing generic Entity <ContadorOctal> in library <work> (Architecture <behavioral>).
	width = 2
Entity <ContadorOctal> analyzed. Unit <ContadorOctal> generated.

Analyzing Entity <decoder> in library <work> (Architecture <dataflow>).
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <SelectorDisplay> in library <work> (Architecture <behavioral>).
Entity <SelectorDisplay> analyzed. Unit <SelectorDisplay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <decoder>.
    Related source file is "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/Decoder.vhd".
    Found 8x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder> synthesized.


Synthesizing Unit <SelectorDisplay>.
    Related source file is "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/SelectorDisplay.vhd".
    Found finite state machine <FSM_0> for signal <display>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 2                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | notreset                  (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <SelectorDisplay> synthesized.


Synthesizing Unit <ContadorOctal>.
    Related source file is "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/ContadorOctal.vhd".
    Found 1-bit register for signal <cout>.
    Found 3-bit register for signal <dout_aux>.
    Found 3-bit adder for signal <dout_aux$addsub0000> created at line 77.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ContadorOctal> synthesized.


Synthesizing Unit <OctalCompleto>.
    Related source file is "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/OctalCompleto.vhd".
WARNING:Xst:1780 - Signal <cin_intermedio1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <OctalCompleto> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/Jesus/Documents/GitHub/RepositorioGit/ContadorOctal/top.vhd".
WARNING:Xst:1306 - Output <dout0> is never assigned.
WARNING:Xst:1306 - Output <dout1> is never assigned.
WARNING:Xst:737 - Found 7-bit latch for signal <segment>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 8x7-bit ROM                                           : 2
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 2
# Registers                                            : 4
 1-bit register                                        : 2
 3-bit register                                        : 2
# Latches                                              : 1
 7-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_SelectorDisplay/display/FSM> on signal <display[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0010  | 0010
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 8x7-bit ROM                                           : 2
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 2
# Registers                                            : 8
 Flip-Flops                                            : 8
# Latches                                              : 1
 7-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1294 - Latch <segment_0> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <segment_1> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <segment_2> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <segment_3> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <segment_4> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <segment_5> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <segment_6> is equivalent to a wire in block <top>.

Optimizing unit <top> ...

Optimizing unit <ContadorOctal> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 38
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 2
#      LUT2_L                      : 2
#      LUT3                        : 16
#      LUT4                        : 8
#      MUXF5                       : 7
# FlipFlops/Latches                : 9
#      FDC                         : 1
#      FDCE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       15  out of   1920     0%  
 Number of Slice Flip Flops:              9  out of   3840     0%  
 Number of 4 input LUTs:                 30  out of   3840     0%  
 Number of IOs:                          28
 Number of bonded IOBs:                  22  out of    173    12%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
Control Signal                                                                                             | Buffer(FF name)                                  | Load  |
-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
Inst_OctalCompleto/Inst_ContadorOctal0/notreset_inv(Inst_OctalCompleto/Inst_ContadorOctal0/notreset_inv1:O)| NONE(Inst_OctalCompleto/Inst_ContadorOctal0/cout)| 4     |
Inst_OctalCompleto/Inst_ContadorOctal1/notreset_inv(Inst_OctalCompleto/Inst_ContadorOctal1/notreset_inv1:O)| NONE(Inst_OctalCompleto/Inst_ContadorOctal1/cout)| 4     |
Inst_SelectorDisplay/display_FSM_Acst_FSM_inv(Inst_SelectorDisplay/display_FSM_Acst_FSM_inv1_INV_0:O)      | NONE(Inst_SelectorDisplay/display_FSM_FFd3)      | 1     |
-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.259ns (Maximum Frequency: 306.814MHz)
   Minimum input arrival time before clock: 3.756ns
   Maximum output required time after clock: 8.298ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.259ns (frequency: 306.814MHz)
  Total number of paths / destination ports: 23 / 13
-------------------------------------------------------------------------
Delay:               3.259ns (Levels of Logic = 1)
  Source:            Inst_OctalCompleto/Inst_ContadorOctal0/cout (FF)
  Destination:       Inst_OctalCompleto/Inst_ContadorOctal1/dout_aux_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_OctalCompleto/Inst_ContadorOctal0/cout to Inst_OctalCompleto/Inst_ContadorOctal1/dout_aux_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.626   0.851  Inst_OctalCompleto/Inst_ContadorOctal0/cout (Inst_OctalCompleto/Inst_ContadorOctal0/cout)
     LUT2:I1->O            4   0.479   0.779  Inst_OctalCompleto/Inst_ContadorOctal1/cout_not00011 (Inst_OctalCompleto/Inst_ContadorOctal1/cout_not0001)
     FDCE:CE                   0.524          Inst_OctalCompleto/Inst_ContadorOctal1/cout
    ----------------------------------------
    Total                      3.259ns (1.629ns logic, 1.630ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26 / 16
-------------------------------------------------------------------------
Offset:              3.756ns (Levels of Logic = 2)
  Source:            load (PAD)
  Destination:       Inst_OctalCompleto/Inst_ContadorOctal1/dout_aux_2 (FF)
  Destination Clock: clk rising

  Data Path: load to Inst_OctalCompleto/Inst_ContadorOctal1/dout_aux_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  load_IBUF (load_IBUF)
     LUT2:I0->O            4   0.479   0.779  Inst_OctalCompleto/Inst_ContadorOctal1/cout_not00011 (Inst_OctalCompleto/Inst_ContadorOctal1/cout_not0001)
     FDCE:CE                   0.524          Inst_OctalCompleto/Inst_ContadorOctal1/cout
    ----------------------------------------
    Total                      3.756ns (1.718ns logic, 2.038ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 52 / 10
-------------------------------------------------------------------------
Offset:              8.298ns (Levels of Logic = 3)
  Source:            Inst_OctalCompleto/Inst_ContadorOctal1/dout_aux_0 (FF)
  Destination:       segment<4> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_OctalCompleto/Inst_ContadorOctal1/dout_aux_0 to segment<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.626   1.289  Inst_OctalCompleto/Inst_ContadorOctal1/dout_aux_0 (Inst_OctalCompleto/Inst_ContadorOctal1/dout_aux_0)
     LUT3:I0->O            1   0.479   0.000  segment_mux0001<4>_G (N42)
     MUXF5:I1->O           1   0.314   0.681  segment_mux0001<4> (segment_4_OBUF)
     OBUF:I->O                 4.909          segment_4_OBUF (segment<4>)
    ----------------------------------------
    Total                      8.298ns (6.328ns logic, 1.970ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.04 secs
 
--> 

Total memory usage is 191780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

