Invoking simulator...

./simv -a sim.log -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc -ucli
debImport "-i" "-simflow" "-dbdir" "./simv.daidir"
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.

*Verdi* : Enable RPC Server(122889)

srcTBInvokeSim
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Aug 16 11:17 2024
Verdi>run
VCD+ Writer O-2018.09-1_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
Beginning write/read tests
FAIL: write=cafe | read=xxxx
FAIL: write=beef | read=xxxx
FAIL: write=d0d0 | read=xxxx
FAIL: write=3e3e | read=xxxx
FAIL: delayed read
$finish called from file "../src/i2c_tb.v", line 178.
$finish at simulation time     1050.0ns
Simulation complete, time is 1050000 ps.
i2c_tb.v, 17 : module i2c_tb ();
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1050000 ps
CPU Time:      0.090 seconds;       Data structure size:   0.0Mb
Fri Aug 16 11:17:19 2024
debExit
