// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module phase_to_sincos (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        phases_0_V_read,
        phases_1_V_read,
        phases_2_V_read,
        phases_3_V_read,
        phases_4_V_read,
        phases_5_V_read,
        phases_6_V_read,
        phases_7_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] phases_0_V_read;
input  [15:0] phases_1_V_read;
input  [15:0] phases_2_V_read;
input  [15:0] phases_3_V_read;
input  [15:0] phases_4_V_read;
input  [15:0] phases_5_V_read;
input  [15:0] phases_6_V_read;
input  [15:0] phases_7_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [13:0] lut_address0;
reg    lut_ce0;
wire   [30:0] lut_q0;
reg   [13:0] lut_address1;
reg    lut_ce1;
wire   [30:0] lut_q1;
reg   [13:0] lut_address2;
reg    lut_ce2;
wire   [30:0] lut_q2;
reg   [13:0] lut_address3;
reg    lut_ce3;
wire   [30:0] lut_q3;
reg   [13:0] lut_address4;
reg    lut_ce4;
wire   [30:0] lut_q4;
reg   [13:0] lut_address5;
reg    lut_ce5;
wire   [30:0] lut_q5;
reg   [13:0] lut_address6;
reg    lut_ce6;
wire   [30:0] lut_q6;
reg   [13:0] lut_address7;
reg    lut_ce7;
wire   [30:0] lut_q7;
reg   [30:0] reg_599;
reg   [0:0] and_ln95_reg_3951;
reg   [0:0] and_ln95_reg_3951_pp0_iter2_reg;
reg   [0:0] and_ln99_reg_3955;
reg   [0:0] and_ln99_reg_3955_pp0_iter2_reg;
reg   [0:0] icmp_ln104_reg_3959;
reg   [0:0] icmp_ln104_reg_3959_pp0_iter2_reg;
reg   [14:0] reg_603;
reg   [14:0] reg_603_pp0_iter4_reg;
reg   [30:0] reg_607;
reg   [0:0] and_ln95_1_reg_3978;
reg   [0:0] and_ln95_1_reg_3978_pp0_iter2_reg;
reg   [0:0] and_ln99_1_reg_3982;
reg   [0:0] and_ln99_1_reg_3982_pp0_iter2_reg;
reg   [0:0] icmp_ln104_1_reg_3986;
reg   [0:0] icmp_ln104_1_reg_3986_pp0_iter2_reg;
reg   [14:0] reg_611;
reg   [14:0] reg_611_pp0_iter4_reg;
reg   [30:0] reg_615;
reg   [0:0] and_ln95_2_reg_4005;
reg   [0:0] and_ln95_2_reg_4005_pp0_iter2_reg;
reg   [0:0] and_ln99_2_reg_4009;
reg   [0:0] and_ln99_2_reg_4009_pp0_iter2_reg;
reg   [0:0] icmp_ln104_2_reg_4013;
reg   [0:0] icmp_ln104_2_reg_4013_pp0_iter2_reg;
reg   [14:0] reg_619;
reg   [14:0] reg_619_pp0_iter4_reg;
reg   [30:0] reg_623;
reg   [0:0] and_ln95_3_reg_4032;
reg   [0:0] and_ln95_3_reg_4032_pp0_iter2_reg;
reg   [0:0] and_ln99_3_reg_4036;
reg   [0:0] and_ln99_3_reg_4036_pp0_iter2_reg;
reg   [0:0] icmp_ln104_3_reg_4040;
reg   [0:0] icmp_ln104_3_reg_4040_pp0_iter2_reg;
reg   [14:0] reg_627;
reg   [14:0] reg_627_pp0_iter4_reg;
reg   [30:0] reg_631;
reg   [0:0] and_ln95_4_reg_4059;
reg   [0:0] and_ln95_4_reg_4059_pp0_iter2_reg;
reg   [0:0] and_ln99_4_reg_4063;
reg   [0:0] and_ln99_4_reg_4063_pp0_iter2_reg;
reg   [0:0] icmp_ln104_4_reg_4067;
reg   [0:0] icmp_ln104_4_reg_4067_pp0_iter2_reg;
reg   [14:0] reg_635;
reg   [14:0] reg_635_pp0_iter4_reg;
reg   [30:0] reg_639;
reg   [0:0] and_ln95_5_reg_4086;
reg   [0:0] and_ln95_5_reg_4086_pp0_iter2_reg;
reg   [0:0] and_ln99_5_reg_4090;
reg   [0:0] and_ln99_5_reg_4090_pp0_iter2_reg;
reg   [0:0] icmp_ln104_5_reg_4094;
reg   [0:0] icmp_ln104_5_reg_4094_pp0_iter2_reg;
reg   [14:0] reg_643;
reg   [14:0] reg_643_pp0_iter4_reg;
reg   [30:0] reg_647;
reg   [0:0] and_ln95_6_reg_4113;
reg   [0:0] and_ln95_6_reg_4113_pp0_iter2_reg;
reg   [0:0] and_ln99_6_reg_4117;
reg   [0:0] and_ln99_6_reg_4117_pp0_iter2_reg;
reg   [0:0] icmp_ln104_6_reg_4121;
reg   [0:0] icmp_ln104_6_reg_4121_pp0_iter2_reg;
reg   [14:0] reg_651;
reg   [14:0] reg_651_pp0_iter4_reg;
reg   [30:0] reg_655;
reg   [0:0] and_ln95_7_reg_4140;
reg   [0:0] and_ln95_7_reg_4140_pp0_iter2_reg;
reg   [0:0] and_ln99_7_reg_4144;
reg   [0:0] and_ln99_7_reg_4144_pp0_iter2_reg;
reg   [0:0] icmp_ln104_7_reg_4148;
reg   [0:0] icmp_ln104_7_reg_4148_pp0_iter2_reg;
reg   [14:0] reg_659;
reg   [14:0] reg_659_pp0_iter4_reg;
reg   [16:0] tmp_reg_3815;
reg   [16:0] tmp_reg_3815_pp0_iter1_reg;
reg   [2:0] tmp_1_reg_3827;
reg   [16:0] tmp_3_reg_3832;
reg   [16:0] tmp_3_reg_3832_pp0_iter1_reg;
reg   [2:0] tmp_13_reg_3844;
reg   [16:0] tmp_6_reg_3849;
reg   [16:0] tmp_6_reg_3849_pp0_iter1_reg;
reg   [2:0] tmp_24_reg_3861;
reg   [16:0] tmp_9_reg_3866;
reg   [16:0] tmp_9_reg_3866_pp0_iter1_reg;
reg   [2:0] tmp_36_reg_3878;
reg   [16:0] tmp_11_reg_3883;
reg   [16:0] tmp_11_reg_3883_pp0_iter1_reg;
reg   [2:0] tmp_43_reg_3895;
reg   [16:0] tmp_14_reg_3900;
reg   [16:0] tmp_14_reg_3900_pp0_iter1_reg;
reg   [2:0] tmp_50_reg_3912;
reg   [16:0] tmp_17_reg_3917;
reg   [16:0] tmp_17_reg_3917_pp0_iter1_reg;
reg   [2:0] tmp_57_reg_3929;
reg   [16:0] tmp_20_reg_3934;
reg   [16:0] tmp_20_reg_3934_pp0_iter1_reg;
reg   [2:0] tmp_64_reg_3946;
wire   [0:0] and_ln95_fu_1076_p2;
reg   [0:0] and_ln95_reg_3951_pp0_iter3_reg;
reg   [0:0] and_ln95_reg_3951_pp0_iter4_reg;
wire   [0:0] and_ln99_fu_1092_p2;
reg   [0:0] and_ln99_reg_3955_pp0_iter3_reg;
reg   [0:0] and_ln99_reg_3955_pp0_iter4_reg;
wire   [0:0] icmp_ln104_fu_1098_p2;
reg   [0:0] icmp_ln104_reg_3959_pp0_iter3_reg;
wire   [17:0] sub_ln105_fu_1103_p2;
reg   [17:0] sub_ln105_reg_3963;
wire   [16:0] add_ln100_fu_1109_p2;
reg   [16:0] add_ln100_reg_3968;
wire   [16:0] sub_ln96_fu_1114_p2;
reg   [16:0] sub_ln96_reg_3973;
wire   [0:0] and_ln95_1_fu_1132_p2;
reg   [0:0] and_ln95_1_reg_3978_pp0_iter3_reg;
reg   [0:0] and_ln95_1_reg_3978_pp0_iter4_reg;
wire   [0:0] and_ln99_1_fu_1148_p2;
reg   [0:0] and_ln99_1_reg_3982_pp0_iter3_reg;
reg   [0:0] and_ln99_1_reg_3982_pp0_iter4_reg;
wire   [0:0] icmp_ln104_1_fu_1154_p2;
reg   [0:0] icmp_ln104_1_reg_3986_pp0_iter3_reg;
wire   [17:0] sub_ln105_1_fu_1159_p2;
reg   [17:0] sub_ln105_1_reg_3990;
wire   [16:0] add_ln100_1_fu_1165_p2;
reg   [16:0] add_ln100_1_reg_3995;
wire   [16:0] sub_ln96_1_fu_1170_p2;
reg   [16:0] sub_ln96_1_reg_4000;
wire   [0:0] and_ln95_2_fu_1188_p2;
reg   [0:0] and_ln95_2_reg_4005_pp0_iter3_reg;
reg   [0:0] and_ln95_2_reg_4005_pp0_iter4_reg;
wire   [0:0] and_ln99_2_fu_1204_p2;
reg   [0:0] and_ln99_2_reg_4009_pp0_iter3_reg;
reg   [0:0] and_ln99_2_reg_4009_pp0_iter4_reg;
wire   [0:0] icmp_ln104_2_fu_1210_p2;
reg   [0:0] icmp_ln104_2_reg_4013_pp0_iter3_reg;
wire   [17:0] sub_ln105_2_fu_1215_p2;
reg   [17:0] sub_ln105_2_reg_4017;
wire   [16:0] add_ln100_2_fu_1221_p2;
reg   [16:0] add_ln100_2_reg_4022;
wire   [16:0] sub_ln96_2_fu_1226_p2;
reg   [16:0] sub_ln96_2_reg_4027;
wire   [0:0] and_ln95_3_fu_1244_p2;
reg   [0:0] and_ln95_3_reg_4032_pp0_iter3_reg;
reg   [0:0] and_ln95_3_reg_4032_pp0_iter4_reg;
wire   [0:0] and_ln99_3_fu_1260_p2;
reg   [0:0] and_ln99_3_reg_4036_pp0_iter3_reg;
reg   [0:0] and_ln99_3_reg_4036_pp0_iter4_reg;
wire   [0:0] icmp_ln104_3_fu_1266_p2;
reg   [0:0] icmp_ln104_3_reg_4040_pp0_iter3_reg;
wire   [17:0] sub_ln105_3_fu_1271_p2;
reg   [17:0] sub_ln105_3_reg_4044;
wire   [16:0] add_ln100_3_fu_1277_p2;
reg   [16:0] add_ln100_3_reg_4049;
wire   [16:0] sub_ln96_3_fu_1282_p2;
reg   [16:0] sub_ln96_3_reg_4054;
wire   [0:0] and_ln95_4_fu_1300_p2;
reg   [0:0] and_ln95_4_reg_4059_pp0_iter3_reg;
reg   [0:0] and_ln95_4_reg_4059_pp0_iter4_reg;
wire   [0:0] and_ln99_4_fu_1316_p2;
reg   [0:0] and_ln99_4_reg_4063_pp0_iter3_reg;
reg   [0:0] and_ln99_4_reg_4063_pp0_iter4_reg;
wire   [0:0] icmp_ln104_4_fu_1322_p2;
reg   [0:0] icmp_ln104_4_reg_4067_pp0_iter3_reg;
wire   [17:0] sub_ln105_4_fu_1327_p2;
reg   [17:0] sub_ln105_4_reg_4071;
wire   [16:0] add_ln100_4_fu_1333_p2;
reg   [16:0] add_ln100_4_reg_4076;
wire   [16:0] sub_ln96_4_fu_1338_p2;
reg   [16:0] sub_ln96_4_reg_4081;
wire   [0:0] and_ln95_5_fu_1356_p2;
reg   [0:0] and_ln95_5_reg_4086_pp0_iter3_reg;
reg   [0:0] and_ln95_5_reg_4086_pp0_iter4_reg;
wire   [0:0] and_ln99_5_fu_1372_p2;
reg   [0:0] and_ln99_5_reg_4090_pp0_iter3_reg;
reg   [0:0] and_ln99_5_reg_4090_pp0_iter4_reg;
wire   [0:0] icmp_ln104_5_fu_1378_p2;
reg   [0:0] icmp_ln104_5_reg_4094_pp0_iter3_reg;
wire   [17:0] sub_ln105_5_fu_1383_p2;
reg   [17:0] sub_ln105_5_reg_4098;
wire   [16:0] add_ln100_5_fu_1389_p2;
reg   [16:0] add_ln100_5_reg_4103;
wire   [16:0] sub_ln96_5_fu_1394_p2;
reg   [16:0] sub_ln96_5_reg_4108;
wire   [0:0] and_ln95_6_fu_1412_p2;
reg   [0:0] and_ln95_6_reg_4113_pp0_iter3_reg;
reg   [0:0] and_ln95_6_reg_4113_pp0_iter4_reg;
wire   [0:0] and_ln99_6_fu_1428_p2;
reg   [0:0] and_ln99_6_reg_4117_pp0_iter3_reg;
reg   [0:0] and_ln99_6_reg_4117_pp0_iter4_reg;
wire   [0:0] icmp_ln104_6_fu_1434_p2;
reg   [0:0] icmp_ln104_6_reg_4121_pp0_iter3_reg;
wire   [17:0] sub_ln105_6_fu_1439_p2;
reg   [17:0] sub_ln105_6_reg_4125;
wire   [16:0] add_ln100_6_fu_1445_p2;
reg   [16:0] add_ln100_6_reg_4130;
wire   [16:0] sub_ln96_6_fu_1450_p2;
reg   [16:0] sub_ln96_6_reg_4135;
wire   [0:0] and_ln95_7_fu_1468_p2;
reg   [0:0] and_ln95_7_reg_4140_pp0_iter3_reg;
reg   [0:0] and_ln95_7_reg_4140_pp0_iter4_reg;
wire   [0:0] and_ln99_7_fu_1484_p2;
reg   [0:0] and_ln99_7_reg_4144_pp0_iter3_reg;
reg   [0:0] and_ln99_7_reg_4144_pp0_iter4_reg;
wire   [0:0] icmp_ln104_7_fu_1490_p2;
reg   [0:0] icmp_ln104_7_reg_4148_pp0_iter3_reg;
wire   [17:0] sub_ln105_7_fu_1495_p2;
reg   [17:0] sub_ln105_7_reg_4152;
wire   [16:0] add_ln100_7_fu_1501_p2;
reg   [16:0] add_ln100_7_reg_4157;
wire   [16:0] sub_ln96_7_fu_1506_p2;
reg   [16:0] sub_ln96_7_reg_4162;
wire   [15:0] trunc_ln1265_1_fu_1703_p1;
reg   [15:0] trunc_ln1265_1_reg_4327;
wire   [15:0] trunc_ln1265_fu_1707_p1;
reg   [15:0] trunc_ln1265_reg_4332;
wire   [15:0] trunc_ln1265_3_fu_1711_p1;
reg   [15:0] trunc_ln1265_3_reg_4337;
wire   [15:0] trunc_ln1265_2_fu_1715_p1;
reg   [15:0] trunc_ln1265_2_reg_4342;
wire   [15:0] trunc_ln1265_5_fu_1719_p1;
reg   [15:0] trunc_ln1265_5_reg_4347;
wire   [15:0] trunc_ln1265_4_fu_1723_p1;
reg   [15:0] trunc_ln1265_4_reg_4352;
wire   [15:0] trunc_ln1265_7_fu_1727_p1;
reg   [15:0] trunc_ln1265_7_reg_4357;
wire   [15:0] trunc_ln1265_6_fu_1731_p1;
reg   [15:0] trunc_ln1265_6_reg_4362;
wire   [15:0] trunc_ln1265_9_fu_1735_p1;
reg   [15:0] trunc_ln1265_9_reg_4367;
wire   [15:0] trunc_ln1265_8_fu_1739_p1;
reg   [15:0] trunc_ln1265_8_reg_4372;
wire   [15:0] trunc_ln1265_11_fu_1743_p1;
reg   [15:0] trunc_ln1265_11_reg_4377;
wire   [15:0] trunc_ln1265_10_fu_1747_p1;
reg   [15:0] trunc_ln1265_10_reg_4382;
wire   [15:0] trunc_ln1265_13_fu_1751_p1;
reg   [15:0] trunc_ln1265_13_reg_4387;
wire   [15:0] trunc_ln1265_12_fu_1755_p1;
reg   [15:0] trunc_ln1265_12_reg_4392;
wire   [15:0] trunc_ln1265_15_fu_1759_p1;
reg   [15:0] trunc_ln1265_15_reg_4397;
wire   [15:0] trunc_ln1265_14_fu_1763_p1;
reg   [15:0] trunc_ln1265_14_reg_4402;
wire   [31:0] zext_ln203_2_fu_1767_p1;
wire   [31:0] lutv_7_fu_1785_p5;
wire   [15:0] select_ln340_3_fu_1872_p3;
reg   [15:0] select_ln340_3_reg_4417;
wire   [31:0] lutv_1_fu_1967_p5;
reg   [31:0] lutv_1_reg_4422;
wire   [31:0] zext_ln203_5_fu_1979_p1;
wire   [31:0] lutv_17_fu_1997_p5;
wire   [15:0] select_ln340_11_fu_2084_p3;
reg   [15:0] select_ln340_11_reg_4437;
wire   [31:0] lutv_11_fu_2179_p5;
reg   [31:0] lutv_11_reg_4442;
wire   [31:0] zext_ln203_8_fu_2191_p1;
wire   [31:0] lutv_26_fu_2209_p5;
wire   [15:0] select_ln340_15_fu_2296_p3;
reg   [15:0] select_ln340_15_reg_4457;
wire   [31:0] lutv_22_fu_2391_p5;
reg   [31:0] lutv_22_reg_4462;
wire   [31:0] zext_ln203_11_fu_2403_p1;
wire   [31:0] lutv_33_fu_2421_p5;
wire   [15:0] select_ln340_19_fu_2508_p3;
reg   [15:0] select_ln340_19_reg_4477;
wire   [31:0] lutv_29_fu_2603_p5;
reg   [31:0] lutv_29_reg_4482;
wire   [31:0] zext_ln203_14_fu_2615_p1;
wire   [31:0] lutv_40_fu_2633_p5;
wire   [15:0] select_ln340_22_fu_2720_p3;
reg   [15:0] select_ln340_22_reg_4497;
wire   [31:0] lutv_36_fu_2815_p5;
reg   [31:0] lutv_36_reg_4502;
wire   [31:0] zext_ln203_17_fu_2827_p1;
wire   [31:0] lutv_47_fu_2845_p5;
wire   [15:0] select_ln340_25_fu_2932_p3;
reg   [15:0] select_ln340_25_reg_4517;
wire   [31:0] lutv_43_fu_3027_p5;
reg   [31:0] lutv_43_reg_4522;
wire   [31:0] zext_ln203_20_fu_3039_p1;
wire   [31:0] lutv_54_fu_3057_p5;
wire   [15:0] select_ln340_28_fu_3144_p3;
reg   [15:0] select_ln340_28_reg_4537;
wire   [31:0] lutv_50_fu_3239_p5;
reg   [31:0] lutv_50_reg_4542;
wire   [31:0] zext_ln203_23_fu_3251_p1;
wire   [31:0] lutv_61_fu_3269_p5;
wire   [15:0] select_ln340_31_fu_3356_p3;
reg   [15:0] select_ln340_31_reg_4557;
wire   [31:0] lutv_57_fu_3451_p5;
reg   [31:0] lutv_57_reg_4562;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] ap_phi_mux_lutv_0_phi_fu_418_p8;
reg   [31:0] ap_phi_reg_pp0_iter5_lutv_0_reg_415;
wire   [31:0] lutv_4_fu_3473_p3;
wire   [31:0] ap_phi_reg_pp0_iter0_lutv_0_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter1_lutv_0_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter2_lutv_0_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter3_lutv_0_reg_415;
reg   [31:0] ap_phi_reg_pp0_iter4_lutv_0_reg_415;
reg   [31:0] ap_phi_mux_lutv_3_phi_fu_431_p8;
reg   [31:0] ap_phi_reg_pp0_iter5_lutv_3_reg_428;
wire   [31:0] lutv_14_fu_3505_p3;
wire   [31:0] ap_phi_reg_pp0_iter0_lutv_3_reg_428;
reg   [31:0] ap_phi_reg_pp0_iter1_lutv_3_reg_428;
reg   [31:0] ap_phi_reg_pp0_iter2_lutv_3_reg_428;
reg   [31:0] ap_phi_reg_pp0_iter3_lutv_3_reg_428;
reg   [31:0] ap_phi_reg_pp0_iter4_lutv_3_reg_428;
reg   [31:0] ap_phi_mux_lutv_6_phi_fu_444_p8;
reg   [31:0] ap_phi_reg_pp0_iter5_lutv_6_reg_441;
wire   [31:0] lutv_24_fu_3537_p3;
wire   [31:0] ap_phi_reg_pp0_iter0_lutv_6_reg_441;
reg   [31:0] ap_phi_reg_pp0_iter1_lutv_6_reg_441;
reg   [31:0] ap_phi_reg_pp0_iter2_lutv_6_reg_441;
reg   [31:0] ap_phi_reg_pp0_iter3_lutv_6_reg_441;
reg   [31:0] ap_phi_reg_pp0_iter4_lutv_6_reg_441;
reg   [31:0] ap_phi_mux_lutv_9_phi_fu_457_p8;
reg   [31:0] ap_phi_reg_pp0_iter5_lutv_9_reg_454;
wire   [31:0] lutv_31_fu_3569_p3;
wire   [31:0] ap_phi_reg_pp0_iter0_lutv_9_reg_454;
reg   [31:0] ap_phi_reg_pp0_iter1_lutv_9_reg_454;
reg   [31:0] ap_phi_reg_pp0_iter2_lutv_9_reg_454;
reg   [31:0] ap_phi_reg_pp0_iter3_lutv_9_reg_454;
reg   [31:0] ap_phi_reg_pp0_iter4_lutv_9_reg_454;
reg   [31:0] ap_phi_mux_lutv_12_phi_fu_470_p8;
reg   [31:0] ap_phi_reg_pp0_iter5_lutv_12_reg_467;
wire   [31:0] lutv_38_fu_3601_p3;
wire   [31:0] ap_phi_reg_pp0_iter0_lutv_12_reg_467;
reg   [31:0] ap_phi_reg_pp0_iter1_lutv_12_reg_467;
reg   [31:0] ap_phi_reg_pp0_iter2_lutv_12_reg_467;
reg   [31:0] ap_phi_reg_pp0_iter3_lutv_12_reg_467;
reg   [31:0] ap_phi_reg_pp0_iter4_lutv_12_reg_467;
reg   [31:0] ap_phi_mux_lutv_15_phi_fu_483_p8;
reg   [31:0] ap_phi_reg_pp0_iter5_lutv_15_reg_480;
wire   [31:0] lutv_45_fu_3633_p3;
wire   [31:0] ap_phi_reg_pp0_iter0_lutv_15_reg_480;
reg   [31:0] ap_phi_reg_pp0_iter1_lutv_15_reg_480;
reg   [31:0] ap_phi_reg_pp0_iter2_lutv_15_reg_480;
reg   [31:0] ap_phi_reg_pp0_iter3_lutv_15_reg_480;
reg   [31:0] ap_phi_reg_pp0_iter4_lutv_15_reg_480;
reg   [31:0] ap_phi_mux_lutv_18_phi_fu_496_p8;
reg   [31:0] ap_phi_reg_pp0_iter5_lutv_18_reg_493;
wire   [31:0] lutv_52_fu_3665_p3;
wire   [31:0] ap_phi_reg_pp0_iter0_lutv_18_reg_493;
reg   [31:0] ap_phi_reg_pp0_iter1_lutv_18_reg_493;
reg   [31:0] ap_phi_reg_pp0_iter2_lutv_18_reg_493;
reg   [31:0] ap_phi_reg_pp0_iter3_lutv_18_reg_493;
reg   [31:0] ap_phi_reg_pp0_iter4_lutv_18_reg_493;
reg   [31:0] ap_phi_mux_lutv_21_phi_fu_509_p8;
reg   [31:0] ap_phi_reg_pp0_iter5_lutv_21_reg_506;
wire   [31:0] lutv_59_fu_3697_p3;
wire   [31:0] ap_phi_reg_pp0_iter0_lutv_21_reg_506;
reg   [31:0] ap_phi_reg_pp0_iter1_lutv_21_reg_506;
reg   [31:0] ap_phi_reg_pp0_iter2_lutv_21_reg_506;
reg   [31:0] ap_phi_reg_pp0_iter3_lutv_21_reg_506;
reg   [31:0] ap_phi_reg_pp0_iter4_lutv_21_reg_506;
wire   [63:0] zext_ln84_3_fu_1511_p1;
wire   [63:0] zext_ln84_2_fu_1518_p1;
wire   [63:0] zext_ln84_1_fu_1526_p1;
wire   [63:0] zext_ln84_fu_1531_p1;
wire   [63:0] zext_ln84_7_fu_1535_p1;
wire   [63:0] zext_ln84_6_fu_1542_p1;
wire   [63:0] zext_ln84_5_fu_1550_p1;
wire   [63:0] zext_ln84_4_fu_1555_p1;
wire   [63:0] zext_ln84_11_fu_1559_p1;
wire   [63:0] zext_ln84_10_fu_1566_p1;
wire   [63:0] zext_ln84_9_fu_1574_p1;
wire   [63:0] zext_ln84_8_fu_1579_p1;
wire   [63:0] zext_ln84_15_fu_1583_p1;
wire   [63:0] zext_ln84_14_fu_1590_p1;
wire   [63:0] zext_ln84_13_fu_1598_p1;
wire   [63:0] zext_ln84_12_fu_1603_p1;
wire   [63:0] zext_ln84_19_fu_1607_p1;
wire   [63:0] zext_ln84_18_fu_1614_p1;
wire   [63:0] zext_ln84_17_fu_1622_p1;
wire   [63:0] zext_ln84_16_fu_1627_p1;
wire   [63:0] zext_ln84_23_fu_1631_p1;
wire   [63:0] zext_ln84_22_fu_1638_p1;
wire   [63:0] zext_ln84_21_fu_1646_p1;
wire   [63:0] zext_ln84_20_fu_1651_p1;
wire   [63:0] zext_ln84_27_fu_1655_p1;
wire   [63:0] zext_ln84_26_fu_1662_p1;
wire   [63:0] zext_ln84_25_fu_1670_p1;
wire   [63:0] zext_ln84_24_fu_1675_p1;
wire   [63:0] zext_ln84_31_fu_1679_p1;
wire   [63:0] zext_ln84_30_fu_1686_p1;
wire   [63:0] zext_ln84_29_fu_1694_p1;
wire   [63:0] zext_ln84_28_fu_1699_p1;
wire   [17:0] shl_ln_fu_663_p3;
wire   [31:0] tmp_s_fu_675_p3;
wire   [32:0] zext_ln1118_1_fu_683_p1;
wire   [32:0] zext_ln1118_fu_671_p1;
wire   [32:0] sub_ln1118_fu_687_p2;
wire   [17:0] shl_ln1118_1_fu_713_p3;
wire   [31:0] tmp_12_fu_725_p3;
wire   [32:0] zext_ln1118_3_fu_733_p1;
wire   [32:0] zext_ln1118_2_fu_721_p1;
wire   [32:0] sub_ln1118_1_fu_737_p2;
wire   [17:0] shl_ln1118_2_fu_763_p3;
wire   [31:0] tmp_23_fu_775_p3;
wire   [32:0] zext_ln1118_5_fu_783_p1;
wire   [32:0] zext_ln1118_4_fu_771_p1;
wire   [32:0] sub_ln1118_2_fu_787_p2;
wire   [17:0] shl_ln1118_3_fu_813_p3;
wire   [31:0] tmp_27_fu_825_p3;
wire   [32:0] zext_ln1118_7_fu_833_p1;
wire   [32:0] zext_ln1118_6_fu_821_p1;
wire   [32:0] sub_ln1118_3_fu_837_p2;
wire   [17:0] shl_ln1118_4_fu_863_p3;
wire   [31:0] tmp_28_fu_875_p3;
wire   [32:0] zext_ln1118_9_fu_883_p1;
wire   [32:0] zext_ln1118_8_fu_871_p1;
wire   [32:0] sub_ln1118_4_fu_887_p2;
wire   [17:0] shl_ln1118_5_fu_913_p3;
wire   [31:0] tmp_29_fu_925_p3;
wire   [32:0] zext_ln1118_11_fu_933_p1;
wire   [32:0] zext_ln1118_10_fu_921_p1;
wire   [32:0] sub_ln1118_5_fu_937_p2;
wire   [17:0] shl_ln1118_6_fu_963_p3;
wire   [31:0] tmp_30_fu_975_p3;
wire   [32:0] zext_ln1118_13_fu_983_p1;
wire   [32:0] zext_ln1118_12_fu_971_p1;
wire   [32:0] sub_ln1118_6_fu_987_p2;
wire   [17:0] shl_ln1118_7_fu_1013_p3;
wire   [31:0] tmp_31_fu_1025_p3;
wire   [32:0] zext_ln1118_15_fu_1033_p1;
wire   [32:0] zext_ln1118_14_fu_1021_p1;
wire   [32:0] sub_ln1118_7_fu_1037_p2;
wire   [0:0] icmp_ln95_fu_1066_p2;
wire   [0:0] icmp_ln95_1_fu_1071_p2;
wire   [0:0] icmp_ln99_fu_1082_p2;
wire   [0:0] icmp_ln99_1_fu_1087_p2;
wire   [17:0] zext_ln95_fu_1063_p1;
wire   [0:0] icmp_ln95_2_fu_1122_p2;
wire   [0:0] icmp_ln95_3_fu_1127_p2;
wire   [0:0] icmp_ln99_8_fu_1138_p2;
wire   [0:0] icmp_ln99_9_fu_1143_p2;
wire   [17:0] zext_ln95_1_fu_1119_p1;
wire   [0:0] icmp_ln95_4_fu_1178_p2;
wire   [0:0] icmp_ln95_5_fu_1183_p2;
wire   [0:0] icmp_ln99_2_fu_1194_p2;
wire   [0:0] icmp_ln99_10_fu_1199_p2;
wire   [17:0] zext_ln95_2_fu_1175_p1;
wire   [0:0] icmp_ln95_6_fu_1234_p2;
wire   [0:0] icmp_ln95_7_fu_1239_p2;
wire   [0:0] icmp_ln99_3_fu_1250_p2;
wire   [0:0] icmp_ln99_11_fu_1255_p2;
wire   [17:0] zext_ln95_3_fu_1231_p1;
wire   [0:0] icmp_ln95_8_fu_1290_p2;
wire   [0:0] icmp_ln95_9_fu_1295_p2;
wire   [0:0] icmp_ln99_4_fu_1306_p2;
wire   [0:0] icmp_ln99_12_fu_1311_p2;
wire   [17:0] zext_ln95_4_fu_1287_p1;
wire   [0:0] icmp_ln95_10_fu_1346_p2;
wire   [0:0] icmp_ln95_11_fu_1351_p2;
wire   [0:0] icmp_ln99_5_fu_1362_p2;
wire   [0:0] icmp_ln99_13_fu_1367_p2;
wire   [17:0] zext_ln95_5_fu_1343_p1;
wire   [0:0] icmp_ln95_12_fu_1402_p2;
wire   [0:0] icmp_ln95_13_fu_1407_p2;
wire   [0:0] icmp_ln99_6_fu_1418_p2;
wire   [0:0] icmp_ln99_14_fu_1423_p2;
wire   [17:0] zext_ln95_6_fu_1399_p1;
wire   [0:0] icmp_ln95_14_fu_1458_p2;
wire   [0:0] icmp_ln95_15_fu_1463_p2;
wire   [0:0] icmp_ln99_7_fu_1474_p2;
wire   [0:0] icmp_ln99_15_fu_1479_p2;
wire   [17:0] zext_ln95_7_fu_1455_p1;
wire  signed [31:0] sext_ln105_fu_1515_p1;
wire  signed [31:0] sext_ln100_fu_1523_p1;
wire  signed [31:0] sext_ln105_1_fu_1539_p1;
wire  signed [31:0] sext_ln100_1_fu_1547_p1;
wire  signed [31:0] sext_ln105_2_fu_1563_p1;
wire  signed [31:0] sext_ln100_2_fu_1571_p1;
wire  signed [31:0] sext_ln105_3_fu_1587_p1;
wire  signed [31:0] sext_ln100_3_fu_1595_p1;
wire  signed [31:0] sext_ln105_4_fu_1611_p1;
wire  signed [31:0] sext_ln100_4_fu_1619_p1;
wire  signed [31:0] sext_ln105_5_fu_1635_p1;
wire  signed [31:0] sext_ln100_5_fu_1643_p1;
wire  signed [31:0] sext_ln105_6_fu_1659_p1;
wire  signed [31:0] sext_ln100_6_fu_1667_p1;
wire  signed [31:0] sext_ln105_7_fu_1683_p1;
wire  signed [31:0] sext_ln100_7_fu_1691_p1;
wire   [15:0] zext_ln1253_1_fu_1775_p1;
wire   [31:0] zext_ln203_1_fu_1771_p1;
wire   [15:0] sub_ln1253_2_fu_1779_p2;
wire  signed [16:0] sext_ln703_1_fu_1797_p1;
wire   [16:0] sub_ln1253_1_fu_1800_p2;
wire   [0:0] tmp_7_fu_1818_p3;
wire   [0:0] tmp_5_fu_1806_p3;
wire   [0:0] xor_ln786_1_fu_1826_p2;
wire   [0:0] xor_ln340_1_fu_1844_p2;
wire   [0:0] xor_ln340_3_fu_1838_p2;
wire   [15:0] trunc_ln703_1_fu_1814_p1;
wire   [0:0] and_ln786_1_fu_1832_p2;
wire   [0:0] or_ln340_1_fu_1850_p2;
wire   [15:0] select_ln340_1_fu_1856_p3;
wire   [15:0] select_ln388_1_fu_1864_p3;
wire  signed [16:0] sext_ln703_fu_1884_p1;
wire   [16:0] sub_ln1253_fu_1887_p2;
wire   [0:0] tmp_4_fu_1905_p3;
wire   [0:0] tmp_2_fu_1893_p3;
wire   [0:0] xor_ln786_fu_1913_p2;
wire   [0:0] xor_ln340_fu_1931_p2;
wire   [0:0] xor_ln340_2_fu_1925_p2;
wire   [15:0] trunc_ln703_fu_1901_p1;
wire   [0:0] and_ln786_fu_1919_p2;
wire   [0:0] or_ln340_fu_1937_p2;
wire   [15:0] select_ln340_fu_1943_p3;
wire   [15:0] select_ln388_fu_1951_p3;
wire   [31:0] zext_ln203_fu_1880_p1;
wire   [15:0] select_ln340_2_fu_1959_p3;
wire   [15:0] zext_ln1253_3_fu_1987_p1;
wire   [31:0] zext_ln203_4_fu_1983_p1;
wire   [15:0] sub_ln1253_6_fu_1991_p2;
wire  signed [16:0] sext_ln703_3_fu_2009_p1;
wire   [16:0] sub_ln1253_5_fu_2012_p2;
wire   [0:0] tmp_19_fu_2030_p3;
wire   [0:0] tmp_18_fu_2018_p3;
wire   [0:0] xor_ln786_3_fu_2038_p2;
wire   [0:0] xor_ln340_9_fu_2056_p2;
wire   [0:0] xor_ln340_11_fu_2050_p2;
wire   [15:0] trunc_ln703_3_fu_2026_p1;
wire   [0:0] and_ln786_3_fu_2044_p2;
wire   [0:0] or_ln340_3_fu_2062_p2;
wire   [15:0] select_ln340_9_fu_2068_p3;
wire   [15:0] select_ln388_3_fu_2076_p3;
wire  signed [16:0] sext_ln703_2_fu_2096_p1;
wire   [16:0] sub_ln1253_4_fu_2099_p2;
wire   [0:0] tmp_16_fu_2117_p3;
wire   [0:0] tmp_15_fu_2105_p3;
wire   [0:0] xor_ln786_2_fu_2125_p2;
wire   [0:0] xor_ln340_8_fu_2143_p2;
wire   [0:0] xor_ln340_10_fu_2137_p2;
wire   [15:0] trunc_ln703_2_fu_2113_p1;
wire   [0:0] and_ln786_2_fu_2131_p2;
wire   [0:0] or_ln340_2_fu_2149_p2;
wire   [15:0] select_ln340_8_fu_2155_p3;
wire   [15:0] select_ln388_2_fu_2163_p3;
wire   [31:0] zext_ln203_3_fu_2092_p1;
wire   [15:0] select_ln340_10_fu_2171_p3;
wire   [15:0] zext_ln1253_5_fu_2199_p1;
wire   [31:0] zext_ln203_7_fu_2195_p1;
wire   [15:0] sub_ln1253_10_fu_2203_p2;
wire  signed [16:0] sext_ln703_5_fu_2221_p1;
wire   [16:0] sub_ln1253_9_fu_2224_p2;
wire   [0:0] tmp_33_fu_2242_p3;
wire   [0:0] tmp_32_fu_2230_p3;
wire   [0:0] xor_ln786_9_fu_2250_p2;
wire   [0:0] xor_ln340_13_fu_2268_p2;
wire   [0:0] xor_ln340_15_fu_2262_p2;
wire   [15:0] trunc_ln703_5_fu_2238_p1;
wire   [0:0] and_ln786_5_fu_2256_p2;
wire   [0:0] or_ln340_5_fu_2274_p2;
wire   [15:0] select_ln340_13_fu_2280_p3;
wire   [15:0] select_ln388_9_fu_2288_p3;
wire  signed [16:0] sext_ln703_4_fu_2308_p1;
wire   [16:0] sub_ln1253_8_fu_2311_p2;
wire   [0:0] tmp_26_fu_2329_p3;
wire   [0:0] tmp_25_fu_2317_p3;
wire   [0:0] xor_ln786_8_fu_2337_p2;
wire   [0:0] xor_ln340_12_fu_2355_p2;
wire   [0:0] xor_ln340_14_fu_2349_p2;
wire   [15:0] trunc_ln703_4_fu_2325_p1;
wire   [0:0] and_ln786_4_fu_2343_p2;
wire   [0:0] or_ln340_4_fu_2361_p2;
wire   [15:0] select_ln340_12_fu_2367_p3;
wire   [15:0] select_ln388_8_fu_2375_p3;
wire   [31:0] zext_ln203_6_fu_2304_p1;
wire   [15:0] select_ln340_14_fu_2383_p3;
wire   [15:0] zext_ln1253_7_fu_2411_p1;
wire   [31:0] zext_ln203_10_fu_2407_p1;
wire   [15:0] sub_ln1253_14_fu_2415_p2;
wire  signed [16:0] sext_ln703_7_fu_2433_p1;
wire   [16:0] sub_ln1253_13_fu_2436_p2;
wire   [0:0] tmp_40_fu_2454_p3;
wire   [0:0] tmp_39_fu_2442_p3;
wire   [0:0] xor_ln786_11_fu_2462_p2;
wire   [0:0] xor_ln340_17_fu_2480_p2;
wire   [0:0] xor_ln340_19_fu_2474_p2;
wire   [15:0] trunc_ln703_7_fu_2450_p1;
wire   [0:0] and_ln786_7_fu_2468_p2;
wire   [0:0] or_ln340_7_fu_2486_p2;
wire   [15:0] select_ln340_17_fu_2492_p3;
wire   [15:0] select_ln388_11_fu_2500_p3;
wire  signed [16:0] sext_ln703_6_fu_2520_p1;
wire   [16:0] sub_ln1253_12_fu_2523_p2;
wire   [0:0] tmp_38_fu_2541_p3;
wire   [0:0] tmp_37_fu_2529_p3;
wire   [0:0] xor_ln786_10_fu_2549_p2;
wire   [0:0] xor_ln340_16_fu_2567_p2;
wire   [0:0] xor_ln340_18_fu_2561_p2;
wire   [15:0] trunc_ln703_6_fu_2537_p1;
wire   [0:0] and_ln786_6_fu_2555_p2;
wire   [0:0] or_ln340_6_fu_2573_p2;
wire   [15:0] select_ln340_16_fu_2579_p3;
wire   [15:0] select_ln388_10_fu_2587_p3;
wire   [31:0] zext_ln203_9_fu_2516_p1;
wire   [15:0] select_ln340_18_fu_2595_p3;
wire   [15:0] zext_ln1253_9_fu_2623_p1;
wire   [31:0] zext_ln203_13_fu_2619_p1;
wire   [15:0] sub_ln1253_18_fu_2627_p2;
wire  signed [16:0] sext_ln703_9_fu_2645_p1;
wire   [16:0] sub_ln1253_17_fu_2648_p2;
wire   [0:0] tmp_47_fu_2666_p3;
wire   [0:0] tmp_46_fu_2654_p3;
wire   [0:0] xor_ln786_12_fu_2674_p2;
wire   [0:0] xor_ln340_20_fu_2692_p2;
wire   [0:0] xor_ln340_22_fu_2686_p2;
wire   [15:0] trunc_ln703_9_fu_2662_p1;
wire   [0:0] and_ln786_9_fu_2680_p2;
wire   [0:0] or_ln340_9_fu_2698_p2;
wire   [15:0] select_ln340_20_fu_2704_p3;
wire   [15:0] select_ln388_12_fu_2712_p3;
wire  signed [16:0] sext_ln703_8_fu_2732_p1;
wire   [16:0] sub_ln1253_16_fu_2735_p2;
wire   [0:0] tmp_45_fu_2753_p3;
wire   [0:0] tmp_44_fu_2741_p3;
wire   [0:0] xor_ln786_4_fu_2761_p2;
wire   [0:0] xor_ln340_4_fu_2779_p2;
wire   [0:0] xor_ln340_21_fu_2773_p2;
wire   [15:0] trunc_ln703_8_fu_2749_p1;
wire   [0:0] and_ln786_8_fu_2767_p2;
wire   [0:0] or_ln340_8_fu_2785_p2;
wire   [15:0] select_ln340_4_fu_2791_p3;
wire   [15:0] select_ln388_4_fu_2799_p3;
wire   [31:0] zext_ln203_12_fu_2728_p1;
wire   [15:0] select_ln340_21_fu_2807_p3;
wire   [15:0] zext_ln1253_11_fu_2835_p1;
wire   [31:0] zext_ln203_16_fu_2831_p1;
wire   [15:0] sub_ln1253_22_fu_2839_p2;
wire  signed [16:0] sext_ln703_11_fu_2857_p1;
wire   [16:0] sub_ln1253_21_fu_2860_p2;
wire   [0:0] tmp_54_fu_2878_p3;
wire   [0:0] tmp_53_fu_2866_p3;
wire   [0:0] xor_ln786_13_fu_2886_p2;
wire   [0:0] xor_ln340_23_fu_2904_p2;
wire   [0:0] xor_ln340_25_fu_2898_p2;
wire   [15:0] trunc_ln703_11_fu_2874_p1;
wire   [0:0] and_ln786_11_fu_2892_p2;
wire   [0:0] or_ln340_11_fu_2910_p2;
wire   [15:0] select_ln340_23_fu_2916_p3;
wire   [15:0] select_ln388_13_fu_2924_p3;
wire  signed [16:0] sext_ln703_10_fu_2944_p1;
wire   [16:0] sub_ln1253_20_fu_2947_p2;
wire   [0:0] tmp_52_fu_2965_p3;
wire   [0:0] tmp_51_fu_2953_p3;
wire   [0:0] xor_ln786_5_fu_2973_p2;
wire   [0:0] xor_ln340_5_fu_2991_p2;
wire   [0:0] xor_ln340_24_fu_2985_p2;
wire   [15:0] trunc_ln703_10_fu_2961_p1;
wire   [0:0] and_ln786_10_fu_2979_p2;
wire   [0:0] or_ln340_10_fu_2997_p2;
wire   [15:0] select_ln340_5_fu_3003_p3;
wire   [15:0] select_ln388_5_fu_3011_p3;
wire   [31:0] zext_ln203_15_fu_2940_p1;
wire   [15:0] select_ln340_24_fu_3019_p3;
wire   [15:0] zext_ln1253_13_fu_3047_p1;
wire   [31:0] zext_ln203_19_fu_3043_p1;
wire   [15:0] sub_ln1253_26_fu_3051_p2;
wire  signed [16:0] sext_ln703_13_fu_3069_p1;
wire   [16:0] sub_ln1253_25_fu_3072_p2;
wire   [0:0] tmp_61_fu_3090_p3;
wire   [0:0] tmp_60_fu_3078_p3;
wire   [0:0] xor_ln786_14_fu_3098_p2;
wire   [0:0] xor_ln340_26_fu_3116_p2;
wire   [0:0] xor_ln340_28_fu_3110_p2;
wire   [15:0] trunc_ln703_13_fu_3086_p1;
wire   [0:0] and_ln786_13_fu_3104_p2;
wire   [0:0] or_ln340_13_fu_3122_p2;
wire   [15:0] select_ln340_26_fu_3128_p3;
wire   [15:0] select_ln388_14_fu_3136_p3;
wire  signed [16:0] sext_ln703_12_fu_3156_p1;
wire   [16:0] sub_ln1253_24_fu_3159_p2;
wire   [0:0] tmp_59_fu_3177_p3;
wire   [0:0] tmp_58_fu_3165_p3;
wire   [0:0] xor_ln786_6_fu_3185_p2;
wire   [0:0] xor_ln340_6_fu_3203_p2;
wire   [0:0] xor_ln340_27_fu_3197_p2;
wire   [15:0] trunc_ln703_12_fu_3173_p1;
wire   [0:0] and_ln786_12_fu_3191_p2;
wire   [0:0] or_ln340_12_fu_3209_p2;
wire   [15:0] select_ln340_6_fu_3215_p3;
wire   [15:0] select_ln388_6_fu_3223_p3;
wire   [31:0] zext_ln203_18_fu_3152_p1;
wire   [15:0] select_ln340_27_fu_3231_p3;
wire   [15:0] zext_ln1253_15_fu_3259_p1;
wire   [31:0] zext_ln203_22_fu_3255_p1;
wire   [15:0] sub_ln1253_30_fu_3263_p2;
wire  signed [16:0] sext_ln703_15_fu_3281_p1;
wire   [16:0] sub_ln1253_29_fu_3284_p2;
wire   [0:0] tmp_68_fu_3302_p3;
wire   [0:0] tmp_67_fu_3290_p3;
wire   [0:0] xor_ln786_15_fu_3310_p2;
wire   [0:0] xor_ln340_29_fu_3328_p2;
wire   [0:0] xor_ln340_31_fu_3322_p2;
wire   [15:0] trunc_ln703_15_fu_3298_p1;
wire   [0:0] and_ln786_15_fu_3316_p2;
wire   [0:0] or_ln340_15_fu_3334_p2;
wire   [15:0] select_ln340_29_fu_3340_p3;
wire   [15:0] select_ln388_15_fu_3348_p3;
wire  signed [16:0] sext_ln703_14_fu_3368_p1;
wire   [16:0] sub_ln1253_28_fu_3371_p2;
wire   [0:0] tmp_66_fu_3389_p3;
wire   [0:0] tmp_65_fu_3377_p3;
wire   [0:0] xor_ln786_7_fu_3397_p2;
wire   [0:0] xor_ln340_7_fu_3415_p2;
wire   [0:0] xor_ln340_30_fu_3409_p2;
wire   [15:0] trunc_ln703_14_fu_3385_p1;
wire   [0:0] and_ln786_14_fu_3403_p2;
wire   [0:0] or_ln340_14_fu_3421_p2;
wire   [15:0] select_ln340_7_fu_3427_p3;
wire   [15:0] select_ln388_7_fu_3435_p3;
wire   [31:0] zext_ln203_21_fu_3364_p1;
wire   [15:0] select_ln340_30_fu_3443_p3;
wire   [15:0] zext_ln1253_fu_3463_p1;
wire   [15:0] sub_ln1253_3_fu_3467_p2;
wire   [15:0] zext_ln1253_2_fu_3495_p1;
wire   [15:0] sub_ln1253_7_fu_3499_p2;
wire   [15:0] zext_ln1253_4_fu_3527_p1;
wire   [15:0] sub_ln1253_11_fu_3531_p2;
wire   [15:0] zext_ln1253_6_fu_3559_p1;
wire   [15:0] sub_ln1253_15_fu_3563_p2;
wire   [15:0] zext_ln1253_8_fu_3591_p1;
wire   [15:0] sub_ln1253_19_fu_3595_p2;
wire   [15:0] zext_ln1253_10_fu_3623_p1;
wire   [15:0] sub_ln1253_23_fu_3627_p2;
wire   [15:0] zext_ln1253_12_fu_3655_p1;
wire   [15:0] sub_ln1253_27_fu_3659_p2;
wire   [15:0] zext_ln1253_14_fu_3687_p1;
wire   [15:0] sub_ln1253_31_fu_3691_p2;
wire   [15:0] trunc_ln203_fu_3481_p1;
wire   [15:0] trunc_ln203_1_fu_3513_p1;
wire   [15:0] trunc_ln203_2_fu_3545_p1;
wire   [15:0] trunc_ln203_3_fu_3577_p1;
wire   [15:0] trunc_ln203_4_fu_3609_p1;
wire   [15:0] trunc_ln203_5_fu_3641_p1;
wire   [15:0] trunc_ln203_6_fu_3673_p1;
wire   [15:0] trunc_ln203_7_fu_3705_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_896;
reg    ap_condition_891;
reg    ap_condition_1092;
reg    ap_condition_984;
reg    ap_condition_979;
reg    ap_condition_1006;
reg    ap_condition_1001;
reg    ap_condition_1028;
reg    ap_condition_1023;
reg    ap_condition_1050;
reg    ap_condition_1045;
reg    ap_condition_918;
reg    ap_condition_913;
reg    ap_condition_940;
reg    ap_condition_935;
reg    ap_condition_962;
reg    ap_condition_957;
reg    ap_condition_667;
reg    ap_condition_672;
reg    ap_condition_689;
reg    ap_condition_694;
reg    ap_condition_711;
reg    ap_condition_716;
reg    ap_condition_733;
reg    ap_condition_738;
reg    ap_condition_755;
reg    ap_condition_760;
reg    ap_condition_777;
reg    ap_condition_782;
reg    ap_condition_799;
reg    ap_condition_804;
reg    ap_condition_821;
reg    ap_condition_826;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

phase_to_sincos_lut #(
    .DataWidth( 31 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_address0),
    .ce0(lut_ce0),
    .q0(lut_q0),
    .address1(lut_address1),
    .ce1(lut_ce1),
    .q1(lut_q1),
    .address2(lut_address2),
    .ce2(lut_ce2),
    .q2(lut_q2),
    .address3(lut_address3),
    .ce3(lut_ce3),
    .q3(lut_q3),
    .address4(lut_address4),
    .ce4(lut_ce4),
    .q4(lut_q4),
    .address5(lut_address5),
    .ce5(lut_ce5),
    .q5(lut_q5),
    .address6(lut_address6),
    .ce6(lut_ce6),
    .q6(lut_q6),
    .address7(lut_address7),
    .ce7(lut_ce7),
    .q7(lut_q7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((1'b1 == ap_condition_891)) begin
            ap_phi_reg_pp0_iter5_lutv_0_reg_415 <= zext_ln203_2_fu_1767_p1;
        end else if ((1'b1 == ap_condition_896)) begin
            ap_phi_reg_pp0_iter5_lutv_0_reg_415 <= lutv_7_fu_1785_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_lutv_0_reg_415 <= ap_phi_reg_pp0_iter4_lutv_0_reg_415;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((1'b1 == ap_condition_979)) begin
            ap_phi_reg_pp0_iter5_lutv_12_reg_467 <= zext_ln203_14_fu_2615_p1;
        end else if ((1'b1 == ap_condition_984)) begin
            ap_phi_reg_pp0_iter5_lutv_12_reg_467 <= lutv_40_fu_2633_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_lutv_12_reg_467 <= ap_phi_reg_pp0_iter4_lutv_12_reg_467;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((1'b1 == ap_condition_1001)) begin
            ap_phi_reg_pp0_iter5_lutv_15_reg_480 <= zext_ln203_17_fu_2827_p1;
        end else if ((1'b1 == ap_condition_1006)) begin
            ap_phi_reg_pp0_iter5_lutv_15_reg_480 <= lutv_47_fu_2845_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_lutv_15_reg_480 <= ap_phi_reg_pp0_iter4_lutv_15_reg_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((1'b1 == ap_condition_1023)) begin
            ap_phi_reg_pp0_iter5_lutv_18_reg_493 <= zext_ln203_20_fu_3039_p1;
        end else if ((1'b1 == ap_condition_1028)) begin
            ap_phi_reg_pp0_iter5_lutv_18_reg_493 <= lutv_54_fu_3057_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_lutv_18_reg_493 <= ap_phi_reg_pp0_iter4_lutv_18_reg_493;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((1'b1 == ap_condition_1045)) begin
            ap_phi_reg_pp0_iter5_lutv_21_reg_506 <= zext_ln203_23_fu_3251_p1;
        end else if ((1'b1 == ap_condition_1050)) begin
            ap_phi_reg_pp0_iter5_lutv_21_reg_506 <= lutv_61_fu_3269_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_lutv_21_reg_506 <= ap_phi_reg_pp0_iter4_lutv_21_reg_506;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((1'b1 == ap_condition_913)) begin
            ap_phi_reg_pp0_iter5_lutv_3_reg_428 <= zext_ln203_5_fu_1979_p1;
        end else if ((1'b1 == ap_condition_918)) begin
            ap_phi_reg_pp0_iter5_lutv_3_reg_428 <= lutv_17_fu_1997_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_lutv_3_reg_428 <= ap_phi_reg_pp0_iter4_lutv_3_reg_428;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((1'b1 == ap_condition_935)) begin
            ap_phi_reg_pp0_iter5_lutv_6_reg_441 <= zext_ln203_8_fu_2191_p1;
        end else if ((1'b1 == ap_condition_940)) begin
            ap_phi_reg_pp0_iter5_lutv_6_reg_441 <= lutv_26_fu_2209_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_lutv_6_reg_441 <= ap_phi_reg_pp0_iter4_lutv_6_reg_441;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((1'b1 == ap_condition_957)) begin
            ap_phi_reg_pp0_iter5_lutv_9_reg_454 <= zext_ln203_11_fu_2403_p1;
        end else if ((1'b1 == ap_condition_962)) begin
            ap_phi_reg_pp0_iter5_lutv_9_reg_454 <= lutv_33_fu_2421_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_lutv_9_reg_454 <= ap_phi_reg_pp0_iter4_lutv_9_reg_454;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln99_1_fu_1148_p2) & (1'd0 == and_ln95_1_fu_1132_p2))) begin
        add_ln100_1_reg_3995 <= add_ln100_1_fu_1165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln99_2_fu_1204_p2) & (1'd0 == and_ln95_2_fu_1188_p2))) begin
        add_ln100_2_reg_4022 <= add_ln100_2_fu_1221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln99_3_fu_1260_p2) & (1'd0 == and_ln95_3_fu_1244_p2))) begin
        add_ln100_3_reg_4049 <= add_ln100_3_fu_1277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln99_4_fu_1316_p2) & (1'd0 == and_ln95_4_fu_1300_p2))) begin
        add_ln100_4_reg_4076 <= add_ln100_4_fu_1333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln99_5_fu_1372_p2) & (1'd0 == and_ln95_5_fu_1356_p2))) begin
        add_ln100_5_reg_4103 <= add_ln100_5_fu_1389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln99_6_fu_1428_p2) & (1'd0 == and_ln95_6_fu_1412_p2))) begin
        add_ln100_6_reg_4130 <= add_ln100_6_fu_1445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln99_7_fu_1484_p2) & (1'd0 == and_ln95_7_fu_1468_p2))) begin
        add_ln100_7_reg_4157 <= add_ln100_7_fu_1501_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln99_fu_1092_p2) & (1'd0 == and_ln95_fu_1076_p2))) begin
        add_ln100_reg_3968 <= add_ln100_fu_1109_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln95_1_reg_3978 <= and_ln95_1_fu_1132_p2;
        and_ln95_2_reg_4005 <= and_ln95_2_fu_1188_p2;
        and_ln95_3_reg_4032 <= and_ln95_3_fu_1244_p2;
        and_ln95_4_reg_4059 <= and_ln95_4_fu_1300_p2;
        and_ln95_5_reg_4086 <= and_ln95_5_fu_1356_p2;
        and_ln95_6_reg_4113 <= and_ln95_6_fu_1412_p2;
        and_ln95_7_reg_4140 <= and_ln95_7_fu_1468_p2;
        and_ln95_reg_3951 <= and_ln95_fu_1076_p2;
        tmp_11_reg_3883 <= {{sub_ln1118_4_fu_887_p2[32:16]}};
        tmp_11_reg_3883_pp0_iter1_reg <= tmp_11_reg_3883;
        tmp_13_reg_3844 <= {{sub_ln1118_1_fu_737_p2[32:30]}};
        tmp_14_reg_3900 <= {{sub_ln1118_5_fu_937_p2[32:16]}};
        tmp_14_reg_3900_pp0_iter1_reg <= tmp_14_reg_3900;
        tmp_17_reg_3917 <= {{sub_ln1118_6_fu_987_p2[32:16]}};
        tmp_17_reg_3917_pp0_iter1_reg <= tmp_17_reg_3917;
        tmp_1_reg_3827 <= {{sub_ln1118_fu_687_p2[32:30]}};
        tmp_20_reg_3934 <= {{sub_ln1118_7_fu_1037_p2[32:16]}};
        tmp_20_reg_3934_pp0_iter1_reg <= tmp_20_reg_3934;
        tmp_24_reg_3861 <= {{sub_ln1118_2_fu_787_p2[32:30]}};
        tmp_36_reg_3878 <= {{sub_ln1118_3_fu_837_p2[32:30]}};
        tmp_3_reg_3832 <= {{sub_ln1118_1_fu_737_p2[32:16]}};
        tmp_3_reg_3832_pp0_iter1_reg <= tmp_3_reg_3832;
        tmp_43_reg_3895 <= {{sub_ln1118_4_fu_887_p2[32:30]}};
        tmp_50_reg_3912 <= {{sub_ln1118_5_fu_937_p2[32:30]}};
        tmp_57_reg_3929 <= {{sub_ln1118_6_fu_987_p2[32:30]}};
        tmp_64_reg_3946 <= {{sub_ln1118_7_fu_1037_p2[32:30]}};
        tmp_6_reg_3849 <= {{sub_ln1118_2_fu_787_p2[32:16]}};
        tmp_6_reg_3849_pp0_iter1_reg <= tmp_6_reg_3849;
        tmp_9_reg_3866 <= {{sub_ln1118_3_fu_837_p2[32:16]}};
        tmp_9_reg_3866_pp0_iter1_reg <= tmp_9_reg_3866;
        tmp_reg_3815 <= {{sub_ln1118_fu_687_p2[32:16]}};
        tmp_reg_3815_pp0_iter1_reg <= tmp_reg_3815;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln95_1_reg_3978_pp0_iter2_reg <= and_ln95_1_reg_3978;
        and_ln95_1_reg_3978_pp0_iter3_reg <= and_ln95_1_reg_3978_pp0_iter2_reg;
        and_ln95_1_reg_3978_pp0_iter4_reg <= and_ln95_1_reg_3978_pp0_iter3_reg;
        and_ln95_2_reg_4005_pp0_iter2_reg <= and_ln95_2_reg_4005;
        and_ln95_2_reg_4005_pp0_iter3_reg <= and_ln95_2_reg_4005_pp0_iter2_reg;
        and_ln95_2_reg_4005_pp0_iter4_reg <= and_ln95_2_reg_4005_pp0_iter3_reg;
        and_ln95_3_reg_4032_pp0_iter2_reg <= and_ln95_3_reg_4032;
        and_ln95_3_reg_4032_pp0_iter3_reg <= and_ln95_3_reg_4032_pp0_iter2_reg;
        and_ln95_3_reg_4032_pp0_iter4_reg <= and_ln95_3_reg_4032_pp0_iter3_reg;
        and_ln95_4_reg_4059_pp0_iter2_reg <= and_ln95_4_reg_4059;
        and_ln95_4_reg_4059_pp0_iter3_reg <= and_ln95_4_reg_4059_pp0_iter2_reg;
        and_ln95_4_reg_4059_pp0_iter4_reg <= and_ln95_4_reg_4059_pp0_iter3_reg;
        and_ln95_5_reg_4086_pp0_iter2_reg <= and_ln95_5_reg_4086;
        and_ln95_5_reg_4086_pp0_iter3_reg <= and_ln95_5_reg_4086_pp0_iter2_reg;
        and_ln95_5_reg_4086_pp0_iter4_reg <= and_ln95_5_reg_4086_pp0_iter3_reg;
        and_ln95_6_reg_4113_pp0_iter2_reg <= and_ln95_6_reg_4113;
        and_ln95_6_reg_4113_pp0_iter3_reg <= and_ln95_6_reg_4113_pp0_iter2_reg;
        and_ln95_6_reg_4113_pp0_iter4_reg <= and_ln95_6_reg_4113_pp0_iter3_reg;
        and_ln95_7_reg_4140_pp0_iter2_reg <= and_ln95_7_reg_4140;
        and_ln95_7_reg_4140_pp0_iter3_reg <= and_ln95_7_reg_4140_pp0_iter2_reg;
        and_ln95_7_reg_4140_pp0_iter4_reg <= and_ln95_7_reg_4140_pp0_iter3_reg;
        and_ln95_reg_3951_pp0_iter2_reg <= and_ln95_reg_3951;
        and_ln95_reg_3951_pp0_iter3_reg <= and_ln95_reg_3951_pp0_iter2_reg;
        and_ln95_reg_3951_pp0_iter4_reg <= and_ln95_reg_3951_pp0_iter3_reg;
        and_ln99_1_reg_3982_pp0_iter2_reg <= and_ln99_1_reg_3982;
        and_ln99_1_reg_3982_pp0_iter3_reg <= and_ln99_1_reg_3982_pp0_iter2_reg;
        and_ln99_1_reg_3982_pp0_iter4_reg <= and_ln99_1_reg_3982_pp0_iter3_reg;
        and_ln99_2_reg_4009_pp0_iter2_reg <= and_ln99_2_reg_4009;
        and_ln99_2_reg_4009_pp0_iter3_reg <= and_ln99_2_reg_4009_pp0_iter2_reg;
        and_ln99_2_reg_4009_pp0_iter4_reg <= and_ln99_2_reg_4009_pp0_iter3_reg;
        and_ln99_3_reg_4036_pp0_iter2_reg <= and_ln99_3_reg_4036;
        and_ln99_3_reg_4036_pp0_iter3_reg <= and_ln99_3_reg_4036_pp0_iter2_reg;
        and_ln99_3_reg_4036_pp0_iter4_reg <= and_ln99_3_reg_4036_pp0_iter3_reg;
        and_ln99_4_reg_4063_pp0_iter2_reg <= and_ln99_4_reg_4063;
        and_ln99_4_reg_4063_pp0_iter3_reg <= and_ln99_4_reg_4063_pp0_iter2_reg;
        and_ln99_4_reg_4063_pp0_iter4_reg <= and_ln99_4_reg_4063_pp0_iter3_reg;
        and_ln99_5_reg_4090_pp0_iter2_reg <= and_ln99_5_reg_4090;
        and_ln99_5_reg_4090_pp0_iter3_reg <= and_ln99_5_reg_4090_pp0_iter2_reg;
        and_ln99_5_reg_4090_pp0_iter4_reg <= and_ln99_5_reg_4090_pp0_iter3_reg;
        and_ln99_6_reg_4117_pp0_iter2_reg <= and_ln99_6_reg_4117;
        and_ln99_6_reg_4117_pp0_iter3_reg <= and_ln99_6_reg_4117_pp0_iter2_reg;
        and_ln99_6_reg_4117_pp0_iter4_reg <= and_ln99_6_reg_4117_pp0_iter3_reg;
        and_ln99_7_reg_4144_pp0_iter2_reg <= and_ln99_7_reg_4144;
        and_ln99_7_reg_4144_pp0_iter3_reg <= and_ln99_7_reg_4144_pp0_iter2_reg;
        and_ln99_7_reg_4144_pp0_iter4_reg <= and_ln99_7_reg_4144_pp0_iter3_reg;
        and_ln99_reg_3955_pp0_iter2_reg <= and_ln99_reg_3955;
        and_ln99_reg_3955_pp0_iter3_reg <= and_ln99_reg_3955_pp0_iter2_reg;
        and_ln99_reg_3955_pp0_iter4_reg <= and_ln99_reg_3955_pp0_iter3_reg;
        icmp_ln104_1_reg_3986_pp0_iter2_reg <= icmp_ln104_1_reg_3986;
        icmp_ln104_1_reg_3986_pp0_iter3_reg <= icmp_ln104_1_reg_3986_pp0_iter2_reg;
        icmp_ln104_2_reg_4013_pp0_iter2_reg <= icmp_ln104_2_reg_4013;
        icmp_ln104_2_reg_4013_pp0_iter3_reg <= icmp_ln104_2_reg_4013_pp0_iter2_reg;
        icmp_ln104_3_reg_4040_pp0_iter2_reg <= icmp_ln104_3_reg_4040;
        icmp_ln104_3_reg_4040_pp0_iter3_reg <= icmp_ln104_3_reg_4040_pp0_iter2_reg;
        icmp_ln104_4_reg_4067_pp0_iter2_reg <= icmp_ln104_4_reg_4067;
        icmp_ln104_4_reg_4067_pp0_iter3_reg <= icmp_ln104_4_reg_4067_pp0_iter2_reg;
        icmp_ln104_5_reg_4094_pp0_iter2_reg <= icmp_ln104_5_reg_4094;
        icmp_ln104_5_reg_4094_pp0_iter3_reg <= icmp_ln104_5_reg_4094_pp0_iter2_reg;
        icmp_ln104_6_reg_4121_pp0_iter2_reg <= icmp_ln104_6_reg_4121;
        icmp_ln104_6_reg_4121_pp0_iter3_reg <= icmp_ln104_6_reg_4121_pp0_iter2_reg;
        icmp_ln104_7_reg_4148_pp0_iter2_reg <= icmp_ln104_7_reg_4148;
        icmp_ln104_7_reg_4148_pp0_iter3_reg <= icmp_ln104_7_reg_4148_pp0_iter2_reg;
        icmp_ln104_reg_3959_pp0_iter2_reg <= icmp_ln104_reg_3959;
        icmp_ln104_reg_3959_pp0_iter3_reg <= icmp_ln104_reg_3959_pp0_iter2_reg;
        reg_603_pp0_iter4_reg <= reg_603;
        reg_611_pp0_iter4_reg <= reg_611;
        reg_619_pp0_iter4_reg <= reg_619;
        reg_627_pp0_iter4_reg <= reg_627;
        reg_635_pp0_iter4_reg <= reg_635;
        reg_643_pp0_iter4_reg <= reg_643;
        reg_651_pp0_iter4_reg <= reg_651;
        reg_659_pp0_iter4_reg <= reg_659;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln95_1_fu_1132_p2))) begin
        and_ln99_1_reg_3982 <= and_ln99_1_fu_1148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln95_2_fu_1188_p2))) begin
        and_ln99_2_reg_4009 <= and_ln99_2_fu_1204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln95_3_fu_1244_p2))) begin
        and_ln99_3_reg_4036 <= and_ln99_3_fu_1260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln95_4_fu_1300_p2))) begin
        and_ln99_4_reg_4063 <= and_ln99_4_fu_1316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln95_5_fu_1356_p2))) begin
        and_ln99_5_reg_4090 <= and_ln99_5_fu_1372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln95_6_fu_1412_p2))) begin
        and_ln99_6_reg_4117 <= and_ln99_6_fu_1428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln95_7_fu_1468_p2))) begin
        and_ln99_7_reg_4144 <= and_ln99_7_fu_1484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln95_fu_1076_p2))) begin
        and_ln99_reg_3955 <= and_ln99_fu_1092_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_lutv_0_reg_415 <= ap_phi_reg_pp0_iter0_lutv_0_reg_415;
        ap_phi_reg_pp0_iter1_lutv_12_reg_467 <= ap_phi_reg_pp0_iter0_lutv_12_reg_467;
        ap_phi_reg_pp0_iter1_lutv_15_reg_480 <= ap_phi_reg_pp0_iter0_lutv_15_reg_480;
        ap_phi_reg_pp0_iter1_lutv_18_reg_493 <= ap_phi_reg_pp0_iter0_lutv_18_reg_493;
        ap_phi_reg_pp0_iter1_lutv_21_reg_506 <= ap_phi_reg_pp0_iter0_lutv_21_reg_506;
        ap_phi_reg_pp0_iter1_lutv_3_reg_428 <= ap_phi_reg_pp0_iter0_lutv_3_reg_428;
        ap_phi_reg_pp0_iter1_lutv_6_reg_441 <= ap_phi_reg_pp0_iter0_lutv_6_reg_441;
        ap_phi_reg_pp0_iter1_lutv_9_reg_454 <= ap_phi_reg_pp0_iter0_lutv_9_reg_454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_lutv_0_reg_415 <= ap_phi_reg_pp0_iter1_lutv_0_reg_415;
        ap_phi_reg_pp0_iter2_lutv_12_reg_467 <= ap_phi_reg_pp0_iter1_lutv_12_reg_467;
        ap_phi_reg_pp0_iter2_lutv_15_reg_480 <= ap_phi_reg_pp0_iter1_lutv_15_reg_480;
        ap_phi_reg_pp0_iter2_lutv_18_reg_493 <= ap_phi_reg_pp0_iter1_lutv_18_reg_493;
        ap_phi_reg_pp0_iter2_lutv_21_reg_506 <= ap_phi_reg_pp0_iter1_lutv_21_reg_506;
        ap_phi_reg_pp0_iter2_lutv_3_reg_428 <= ap_phi_reg_pp0_iter1_lutv_3_reg_428;
        ap_phi_reg_pp0_iter2_lutv_6_reg_441 <= ap_phi_reg_pp0_iter1_lutv_6_reg_441;
        ap_phi_reg_pp0_iter2_lutv_9_reg_454 <= ap_phi_reg_pp0_iter1_lutv_9_reg_454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_lutv_0_reg_415 <= ap_phi_reg_pp0_iter2_lutv_0_reg_415;
        ap_phi_reg_pp0_iter3_lutv_12_reg_467 <= ap_phi_reg_pp0_iter2_lutv_12_reg_467;
        ap_phi_reg_pp0_iter3_lutv_15_reg_480 <= ap_phi_reg_pp0_iter2_lutv_15_reg_480;
        ap_phi_reg_pp0_iter3_lutv_18_reg_493 <= ap_phi_reg_pp0_iter2_lutv_18_reg_493;
        ap_phi_reg_pp0_iter3_lutv_21_reg_506 <= ap_phi_reg_pp0_iter2_lutv_21_reg_506;
        ap_phi_reg_pp0_iter3_lutv_3_reg_428 <= ap_phi_reg_pp0_iter2_lutv_3_reg_428;
        ap_phi_reg_pp0_iter3_lutv_6_reg_441 <= ap_phi_reg_pp0_iter2_lutv_6_reg_441;
        ap_phi_reg_pp0_iter3_lutv_9_reg_454 <= ap_phi_reg_pp0_iter2_lutv_9_reg_454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_lutv_0_reg_415 <= ap_phi_reg_pp0_iter3_lutv_0_reg_415;
        ap_phi_reg_pp0_iter4_lutv_12_reg_467 <= ap_phi_reg_pp0_iter3_lutv_12_reg_467;
        ap_phi_reg_pp0_iter4_lutv_15_reg_480 <= ap_phi_reg_pp0_iter3_lutv_15_reg_480;
        ap_phi_reg_pp0_iter4_lutv_18_reg_493 <= ap_phi_reg_pp0_iter3_lutv_18_reg_493;
        ap_phi_reg_pp0_iter4_lutv_21_reg_506 <= ap_phi_reg_pp0_iter3_lutv_21_reg_506;
        ap_phi_reg_pp0_iter4_lutv_3_reg_428 <= ap_phi_reg_pp0_iter3_lutv_3_reg_428;
        ap_phi_reg_pp0_iter4_lutv_6_reg_441 <= ap_phi_reg_pp0_iter3_lutv_6_reg_441;
        ap_phi_reg_pp0_iter4_lutv_9_reg_454 <= ap_phi_reg_pp0_iter3_lutv_9_reg_454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln99_1_fu_1148_p2) & (1'd0 == and_ln95_1_fu_1132_p2))) begin
        icmp_ln104_1_reg_3986 <= icmp_ln104_1_fu_1154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln99_2_fu_1204_p2) & (1'd0 == and_ln95_2_fu_1188_p2))) begin
        icmp_ln104_2_reg_4013 <= icmp_ln104_2_fu_1210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln99_3_fu_1260_p2) & (1'd0 == and_ln95_3_fu_1244_p2))) begin
        icmp_ln104_3_reg_4040 <= icmp_ln104_3_fu_1266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln99_4_fu_1316_p2) & (1'd0 == and_ln95_4_fu_1300_p2))) begin
        icmp_ln104_4_reg_4067 <= icmp_ln104_4_fu_1322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln99_5_fu_1372_p2) & (1'd0 == and_ln95_5_fu_1356_p2))) begin
        icmp_ln104_5_reg_4094 <= icmp_ln104_5_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln99_6_fu_1428_p2) & (1'd0 == and_ln95_6_fu_1412_p2))) begin
        icmp_ln104_6_reg_4121 <= icmp_ln104_6_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln99_7_fu_1484_p2) & (1'd0 == and_ln95_7_fu_1468_p2))) begin
        icmp_ln104_7_reg_4148 <= icmp_ln104_7_fu_1490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln99_fu_1092_p2) & (1'd0 == and_ln95_fu_1076_p2))) begin
        icmp_ln104_reg_3959 <= icmp_ln104_fu_1098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_1_reg_3978_pp0_iter3_reg))) begin
        lutv_11_reg_4442 <= lutv_11_fu_2179_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_reg_3951_pp0_iter3_reg))) begin
        lutv_1_reg_4422 <= lutv_1_fu_1967_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_2_reg_4005_pp0_iter3_reg))) begin
        lutv_22_reg_4462 <= lutv_22_fu_2391_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_3_reg_4032_pp0_iter3_reg))) begin
        lutv_29_reg_4482 <= lutv_29_fu_2603_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_4_reg_4059_pp0_iter3_reg))) begin
        lutv_36_reg_4502 <= lutv_36_fu_2815_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_5_reg_4086_pp0_iter3_reg))) begin
        lutv_43_reg_4522 <= lutv_43_fu_3027_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_6_reg_4113_pp0_iter3_reg))) begin
        lutv_50_reg_4542 <= lutv_50_fu_3239_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_7_reg_4140_pp0_iter3_reg))) begin
        lutv_57_reg_4562 <= lutv_57_fu_3451_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln95_reg_3951_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_reg_3959_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_reg_3955_pp0_iter2_reg) & (1'd0 == and_ln95_reg_3951_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_reg_3959_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln99_reg_3955_pp0_iter2_reg) & (1'd0 == and_ln95_reg_3951_pp0_iter2_reg)))) begin
        reg_599 <= lut_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln99_reg_3955_pp0_iter2_reg) & (1'd0 == and_ln95_reg_3951_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_reg_3959_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_reg_3955_pp0_iter2_reg) & (1'd0 == and_ln95_reg_3951_pp0_iter2_reg)))) begin
        reg_603 <= {{lut_q0[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln95_1_reg_3978_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_1_reg_3986_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_1_reg_3982_pp0_iter2_reg) & (1'd0 == and_ln95_1_reg_3978_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_1_reg_3986_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln99_1_reg_3982_pp0_iter2_reg) & (1'd0 == and_ln95_1_reg_3978_pp0_iter2_reg)))) begin
        reg_607 <= lut_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln99_1_reg_3982_pp0_iter2_reg) & (1'd0 == and_ln95_1_reg_3978_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_1_reg_3986_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_1_reg_3982_pp0_iter2_reg) & (1'd0 == and_ln95_1_reg_3978_pp0_iter2_reg)))) begin
        reg_611 <= {{lut_q1[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln95_2_reg_4005_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_2_reg_4013_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_2_reg_4009_pp0_iter2_reg) & (1'd0 == and_ln95_2_reg_4005_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_2_reg_4013_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln99_2_reg_4009_pp0_iter2_reg) & (1'd0 == and_ln95_2_reg_4005_pp0_iter2_reg)))) begin
        reg_615 <= lut_q2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln99_2_reg_4009_pp0_iter2_reg) & (1'd0 == and_ln95_2_reg_4005_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_2_reg_4013_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_2_reg_4009_pp0_iter2_reg) & (1'd0 == and_ln95_2_reg_4005_pp0_iter2_reg)))) begin
        reg_619 <= {{lut_q2[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln95_3_reg_4032_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_3_reg_4040_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_3_reg_4036_pp0_iter2_reg) & (1'd0 == and_ln95_3_reg_4032_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_3_reg_4040_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln99_3_reg_4036_pp0_iter2_reg) & (1'd0 == and_ln95_3_reg_4032_pp0_iter2_reg)))) begin
        reg_623 <= lut_q3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln99_3_reg_4036_pp0_iter2_reg) & (1'd0 == and_ln95_3_reg_4032_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_3_reg_4040_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_3_reg_4036_pp0_iter2_reg) & (1'd0 == and_ln95_3_reg_4032_pp0_iter2_reg)))) begin
        reg_627 <= {{lut_q3[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln95_4_reg_4059_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_4_reg_4067_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_4_reg_4063_pp0_iter2_reg) & (1'd0 == and_ln95_4_reg_4059_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_4_reg_4067_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln99_4_reg_4063_pp0_iter2_reg) & (1'd0 == and_ln95_4_reg_4059_pp0_iter2_reg)))) begin
        reg_631 <= lut_q4;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln99_4_reg_4063_pp0_iter2_reg) & (1'd0 == and_ln95_4_reg_4059_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_4_reg_4067_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_4_reg_4063_pp0_iter2_reg) & (1'd0 == and_ln95_4_reg_4059_pp0_iter2_reg)))) begin
        reg_635 <= {{lut_q4[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln95_5_reg_4086_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_5_reg_4094_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_5_reg_4090_pp0_iter2_reg) & (1'd0 == and_ln95_5_reg_4086_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_5_reg_4094_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln99_5_reg_4090_pp0_iter2_reg) & (1'd0 == and_ln95_5_reg_4086_pp0_iter2_reg)))) begin
        reg_639 <= lut_q5;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln99_5_reg_4090_pp0_iter2_reg) & (1'd0 == and_ln95_5_reg_4086_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_5_reg_4094_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_5_reg_4090_pp0_iter2_reg) & (1'd0 == and_ln95_5_reg_4086_pp0_iter2_reg)))) begin
        reg_643 <= {{lut_q5[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln95_6_reg_4113_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_6_reg_4121_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_6_reg_4117_pp0_iter2_reg) & (1'd0 == and_ln95_6_reg_4113_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_6_reg_4121_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln99_6_reg_4117_pp0_iter2_reg) & (1'd0 == and_ln95_6_reg_4113_pp0_iter2_reg)))) begin
        reg_647 <= lut_q6;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln99_6_reg_4117_pp0_iter2_reg) & (1'd0 == and_ln95_6_reg_4113_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_6_reg_4121_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_6_reg_4117_pp0_iter2_reg) & (1'd0 == and_ln95_6_reg_4113_pp0_iter2_reg)))) begin
        reg_651 <= {{lut_q6[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln95_7_reg_4140_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_7_reg_4148_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_7_reg_4144_pp0_iter2_reg) & (1'd0 == and_ln95_7_reg_4140_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_7_reg_4148_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln99_7_reg_4144_pp0_iter2_reg) & (1'd0 == and_ln95_7_reg_4140_pp0_iter2_reg)))) begin
        reg_655 <= lut_q7;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln99_7_reg_4144_pp0_iter2_reg) & (1'd0 == and_ln95_7_reg_4140_pp0_iter2_reg)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln104_7_reg_4148_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln99_7_reg_4144_pp0_iter2_reg) & (1'd0 == and_ln95_7_reg_4140_pp0_iter2_reg)))) begin
        reg_659 <= {{lut_q7[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_1_reg_3982_pp0_iter3_reg) & (1'd0 == and_ln95_1_reg_3978_pp0_iter3_reg))) begin
        select_ln340_11_reg_4437 <= select_ln340_11_fu_2084_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_2_reg_4009_pp0_iter3_reg) & (1'd0 == and_ln95_2_reg_4005_pp0_iter3_reg))) begin
        select_ln340_15_reg_4457 <= select_ln340_15_fu_2296_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_3_reg_4036_pp0_iter3_reg) & (1'd0 == and_ln95_3_reg_4032_pp0_iter3_reg))) begin
        select_ln340_19_reg_4477 <= select_ln340_19_fu_2508_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_4_reg_4063_pp0_iter3_reg) & (1'd0 == and_ln95_4_reg_4059_pp0_iter3_reg))) begin
        select_ln340_22_reg_4497 <= select_ln340_22_fu_2720_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_5_reg_4090_pp0_iter3_reg) & (1'd0 == and_ln95_5_reg_4086_pp0_iter3_reg))) begin
        select_ln340_25_reg_4517 <= select_ln340_25_fu_2932_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_6_reg_4117_pp0_iter3_reg) & (1'd0 == and_ln95_6_reg_4113_pp0_iter3_reg))) begin
        select_ln340_28_reg_4537 <= select_ln340_28_fu_3144_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_7_reg_4144_pp0_iter3_reg) & (1'd0 == and_ln95_7_reg_4140_pp0_iter3_reg))) begin
        select_ln340_31_reg_4557 <= select_ln340_31_fu_3356_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_reg_3955_pp0_iter3_reg) & (1'd0 == and_ln95_reg_3951_pp0_iter3_reg))) begin
        select_ln340_3_reg_4417 <= select_ln340_3_fu_1872_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_1_fu_1154_p2 == 1'd1) & (1'd0 == and_ln99_1_fu_1148_p2) & (1'd0 == and_ln95_1_fu_1132_p2))) begin
        sub_ln105_1_reg_3990 <= sub_ln105_1_fu_1159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_2_fu_1210_p2 == 1'd1) & (1'd0 == and_ln99_2_fu_1204_p2) & (1'd0 == and_ln95_2_fu_1188_p2))) begin
        sub_ln105_2_reg_4017 <= sub_ln105_2_fu_1215_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_3_fu_1266_p2 == 1'd1) & (1'd0 == and_ln99_3_fu_1260_p2) & (1'd0 == and_ln95_3_fu_1244_p2))) begin
        sub_ln105_3_reg_4044 <= sub_ln105_3_fu_1271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_4_fu_1322_p2 == 1'd1) & (1'd0 == and_ln99_4_fu_1316_p2) & (1'd0 == and_ln95_4_fu_1300_p2))) begin
        sub_ln105_4_reg_4071 <= sub_ln105_4_fu_1327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_5_fu_1378_p2 == 1'd1) & (1'd0 == and_ln99_5_fu_1372_p2) & (1'd0 == and_ln95_5_fu_1356_p2))) begin
        sub_ln105_5_reg_4098 <= sub_ln105_5_fu_1383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_6_fu_1434_p2 == 1'd1) & (1'd0 == and_ln99_6_fu_1428_p2) & (1'd0 == and_ln95_6_fu_1412_p2))) begin
        sub_ln105_6_reg_4125 <= sub_ln105_6_fu_1439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_7_fu_1490_p2 == 1'd1) & (1'd0 == and_ln99_7_fu_1484_p2) & (1'd0 == and_ln95_7_fu_1468_p2))) begin
        sub_ln105_7_reg_4152 <= sub_ln105_7_fu_1495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_fu_1098_p2 == 1'd1) & (1'd0 == and_ln99_fu_1092_p2) & (1'd0 == and_ln95_fu_1076_p2))) begin
        sub_ln105_reg_3963 <= sub_ln105_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln95_1_fu_1132_p2))) begin
        sub_ln96_1_reg_4000 <= sub_ln96_1_fu_1170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln95_2_fu_1188_p2))) begin
        sub_ln96_2_reg_4027 <= sub_ln96_2_fu_1226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln95_3_fu_1244_p2))) begin
        sub_ln96_3_reg_4054 <= sub_ln96_3_fu_1282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln95_4_fu_1300_p2))) begin
        sub_ln96_4_reg_4081 <= sub_ln96_4_fu_1338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln95_5_fu_1356_p2))) begin
        sub_ln96_5_reg_4108 <= sub_ln96_5_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln95_6_fu_1412_p2))) begin
        sub_ln96_6_reg_4135 <= sub_ln96_6_fu_1450_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln95_7_fu_1468_p2))) begin
        sub_ln96_7_reg_4162 <= sub_ln96_7_fu_1506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln95_fu_1076_p2))) begin
        sub_ln96_reg_3973 <= sub_ln96_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_5_reg_4086_pp0_iter2_reg))) begin
        trunc_ln1265_10_reg_4382 <= trunc_ln1265_10_fu_1747_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_5_reg_4090_pp0_iter2_reg) & (1'd0 == and_ln95_5_reg_4086_pp0_iter2_reg))) begin
        trunc_ln1265_11_reg_4377 <= trunc_ln1265_11_fu_1743_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_6_reg_4113_pp0_iter2_reg))) begin
        trunc_ln1265_12_reg_4392 <= trunc_ln1265_12_fu_1755_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_6_reg_4117_pp0_iter2_reg) & (1'd0 == and_ln95_6_reg_4113_pp0_iter2_reg))) begin
        trunc_ln1265_13_reg_4387 <= trunc_ln1265_13_fu_1751_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_7_reg_4140_pp0_iter2_reg))) begin
        trunc_ln1265_14_reg_4402 <= trunc_ln1265_14_fu_1763_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_7_reg_4144_pp0_iter2_reg) & (1'd0 == and_ln95_7_reg_4140_pp0_iter2_reg))) begin
        trunc_ln1265_15_reg_4397 <= trunc_ln1265_15_fu_1759_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_reg_3955_pp0_iter2_reg) & (1'd0 == and_ln95_reg_3951_pp0_iter2_reg))) begin
        trunc_ln1265_1_reg_4327 <= trunc_ln1265_1_fu_1703_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_1_reg_3978_pp0_iter2_reg))) begin
        trunc_ln1265_2_reg_4342 <= trunc_ln1265_2_fu_1715_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_1_reg_3982_pp0_iter2_reg) & (1'd0 == and_ln95_1_reg_3978_pp0_iter2_reg))) begin
        trunc_ln1265_3_reg_4337 <= trunc_ln1265_3_fu_1711_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_2_reg_4005_pp0_iter2_reg))) begin
        trunc_ln1265_4_reg_4352 <= trunc_ln1265_4_fu_1723_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_2_reg_4009_pp0_iter2_reg) & (1'd0 == and_ln95_2_reg_4005_pp0_iter2_reg))) begin
        trunc_ln1265_5_reg_4347 <= trunc_ln1265_5_fu_1719_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_3_reg_4032_pp0_iter2_reg))) begin
        trunc_ln1265_6_reg_4362 <= trunc_ln1265_6_fu_1731_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_3_reg_4036_pp0_iter2_reg) & (1'd0 == and_ln95_3_reg_4032_pp0_iter2_reg))) begin
        trunc_ln1265_7_reg_4357 <= trunc_ln1265_7_fu_1727_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_4_reg_4059_pp0_iter2_reg))) begin
        trunc_ln1265_8_reg_4372 <= trunc_ln1265_8_fu_1739_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln99_4_reg_4063_pp0_iter2_reg) & (1'd0 == and_ln95_4_reg_4059_pp0_iter2_reg))) begin
        trunc_ln1265_9_reg_4367 <= trunc_ln1265_9_fu_1735_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln95_reg_3951_pp0_iter2_reg))) begin
        trunc_ln1265_reg_4332 <= trunc_ln1265_fu_1707_p1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln99_reg_3955_pp0_iter4_reg) & (1'd0 == and_ln95_reg_3951_pp0_iter4_reg))) begin
        ap_phi_mux_lutv_0_phi_fu_418_p8 = lutv_4_fu_3473_p3;
    end else if ((1'd1 == and_ln95_reg_3951_pp0_iter4_reg)) begin
        ap_phi_mux_lutv_0_phi_fu_418_p8 = lutv_1_reg_4422;
    end else begin
        ap_phi_mux_lutv_0_phi_fu_418_p8 = ap_phi_reg_pp0_iter5_lutv_0_reg_415;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln99_4_reg_4063_pp0_iter4_reg) & (1'd0 == and_ln95_4_reg_4059_pp0_iter4_reg))) begin
        ap_phi_mux_lutv_12_phi_fu_470_p8 = lutv_38_fu_3601_p3;
    end else if ((1'd1 == and_ln95_4_reg_4059_pp0_iter4_reg)) begin
        ap_phi_mux_lutv_12_phi_fu_470_p8 = lutv_36_reg_4502;
    end else begin
        ap_phi_mux_lutv_12_phi_fu_470_p8 = ap_phi_reg_pp0_iter5_lutv_12_reg_467;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln99_5_reg_4090_pp0_iter4_reg) & (1'd0 == and_ln95_5_reg_4086_pp0_iter4_reg))) begin
        ap_phi_mux_lutv_15_phi_fu_483_p8 = lutv_45_fu_3633_p3;
    end else if ((1'd1 == and_ln95_5_reg_4086_pp0_iter4_reg)) begin
        ap_phi_mux_lutv_15_phi_fu_483_p8 = lutv_43_reg_4522;
    end else begin
        ap_phi_mux_lutv_15_phi_fu_483_p8 = ap_phi_reg_pp0_iter5_lutv_15_reg_480;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln99_6_reg_4117_pp0_iter4_reg) & (1'd0 == and_ln95_6_reg_4113_pp0_iter4_reg))) begin
        ap_phi_mux_lutv_18_phi_fu_496_p8 = lutv_52_fu_3665_p3;
    end else if ((1'd1 == and_ln95_6_reg_4113_pp0_iter4_reg)) begin
        ap_phi_mux_lutv_18_phi_fu_496_p8 = lutv_50_reg_4542;
    end else begin
        ap_phi_mux_lutv_18_phi_fu_496_p8 = ap_phi_reg_pp0_iter5_lutv_18_reg_493;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln99_7_reg_4144_pp0_iter4_reg) & (1'd0 == and_ln95_7_reg_4140_pp0_iter4_reg))) begin
        ap_phi_mux_lutv_21_phi_fu_509_p8 = lutv_59_fu_3697_p3;
    end else if ((1'd1 == and_ln95_7_reg_4140_pp0_iter4_reg)) begin
        ap_phi_mux_lutv_21_phi_fu_509_p8 = lutv_57_reg_4562;
    end else begin
        ap_phi_mux_lutv_21_phi_fu_509_p8 = ap_phi_reg_pp0_iter5_lutv_21_reg_506;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln99_1_reg_3982_pp0_iter4_reg) & (1'd0 == and_ln95_1_reg_3978_pp0_iter4_reg))) begin
        ap_phi_mux_lutv_3_phi_fu_431_p8 = lutv_14_fu_3505_p3;
    end else if ((1'd1 == and_ln95_1_reg_3978_pp0_iter4_reg)) begin
        ap_phi_mux_lutv_3_phi_fu_431_p8 = lutv_11_reg_4442;
    end else begin
        ap_phi_mux_lutv_3_phi_fu_431_p8 = ap_phi_reg_pp0_iter5_lutv_3_reg_428;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln99_2_reg_4009_pp0_iter4_reg) & (1'd0 == and_ln95_2_reg_4005_pp0_iter4_reg))) begin
        ap_phi_mux_lutv_6_phi_fu_444_p8 = lutv_24_fu_3537_p3;
    end else if ((1'd1 == and_ln95_2_reg_4005_pp0_iter4_reg)) begin
        ap_phi_mux_lutv_6_phi_fu_444_p8 = lutv_22_reg_4462;
    end else begin
        ap_phi_mux_lutv_6_phi_fu_444_p8 = ap_phi_reg_pp0_iter5_lutv_6_reg_441;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln99_3_reg_4036_pp0_iter4_reg) & (1'd0 == and_ln95_3_reg_4032_pp0_iter4_reg))) begin
        ap_phi_mux_lutv_9_phi_fu_457_p8 = lutv_31_fu_3569_p3;
    end else if ((1'd1 == and_ln95_3_reg_4032_pp0_iter4_reg)) begin
        ap_phi_mux_lutv_9_phi_fu_457_p8 = lutv_29_reg_4482;
    end else begin
        ap_phi_mux_lutv_9_phi_fu_457_p8 = ap_phi_reg_pp0_iter5_lutv_9_reg_454;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'd1 == and_ln95_reg_3951)) begin
            lut_address0 = zext_ln84_fu_1531_p1;
        end else if (((1'd1 == and_ln99_reg_3955) & (1'd0 == and_ln95_reg_3951))) begin
            lut_address0 = zext_ln84_1_fu_1526_p1;
        end else if ((1'b1 == ap_condition_672)) begin
            lut_address0 = zext_ln84_2_fu_1518_p1;
        end else if ((1'b1 == ap_condition_667)) begin
            lut_address0 = zext_ln84_3_fu_1511_p1;
        end else begin
            lut_address0 = 'bx;
        end
    end else begin
        lut_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'd1 == and_ln95_1_reg_3978)) begin
            lut_address1 = zext_ln84_4_fu_1555_p1;
        end else if (((1'd1 == and_ln99_1_reg_3982) & (1'd0 == and_ln95_1_reg_3978))) begin
            lut_address1 = zext_ln84_5_fu_1550_p1;
        end else if ((1'b1 == ap_condition_694)) begin
            lut_address1 = zext_ln84_6_fu_1542_p1;
        end else if ((1'b1 == ap_condition_689)) begin
            lut_address1 = zext_ln84_7_fu_1535_p1;
        end else begin
            lut_address1 = 'bx;
        end
    end else begin
        lut_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'd1 == and_ln95_2_reg_4005)) begin
            lut_address2 = zext_ln84_8_fu_1579_p1;
        end else if (((1'd1 == and_ln99_2_reg_4009) & (1'd0 == and_ln95_2_reg_4005))) begin
            lut_address2 = zext_ln84_9_fu_1574_p1;
        end else if ((1'b1 == ap_condition_716)) begin
            lut_address2 = zext_ln84_10_fu_1566_p1;
        end else if ((1'b1 == ap_condition_711)) begin
            lut_address2 = zext_ln84_11_fu_1559_p1;
        end else begin
            lut_address2 = 'bx;
        end
    end else begin
        lut_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'd1 == and_ln95_3_reg_4032)) begin
            lut_address3 = zext_ln84_12_fu_1603_p1;
        end else if (((1'd1 == and_ln99_3_reg_4036) & (1'd0 == and_ln95_3_reg_4032))) begin
            lut_address3 = zext_ln84_13_fu_1598_p1;
        end else if ((1'b1 == ap_condition_738)) begin
            lut_address3 = zext_ln84_14_fu_1590_p1;
        end else if ((1'b1 == ap_condition_733)) begin
            lut_address3 = zext_ln84_15_fu_1583_p1;
        end else begin
            lut_address3 = 'bx;
        end
    end else begin
        lut_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'd1 == and_ln95_4_reg_4059)) begin
            lut_address4 = zext_ln84_16_fu_1627_p1;
        end else if (((1'd1 == and_ln99_4_reg_4063) & (1'd0 == and_ln95_4_reg_4059))) begin
            lut_address4 = zext_ln84_17_fu_1622_p1;
        end else if ((1'b1 == ap_condition_760)) begin
            lut_address4 = zext_ln84_18_fu_1614_p1;
        end else if ((1'b1 == ap_condition_755)) begin
            lut_address4 = zext_ln84_19_fu_1607_p1;
        end else begin
            lut_address4 = 'bx;
        end
    end else begin
        lut_address4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'd1 == and_ln95_5_reg_4086)) begin
            lut_address5 = zext_ln84_20_fu_1651_p1;
        end else if (((1'd1 == and_ln99_5_reg_4090) & (1'd0 == and_ln95_5_reg_4086))) begin
            lut_address5 = zext_ln84_21_fu_1646_p1;
        end else if ((1'b1 == ap_condition_782)) begin
            lut_address5 = zext_ln84_22_fu_1638_p1;
        end else if ((1'b1 == ap_condition_777)) begin
            lut_address5 = zext_ln84_23_fu_1631_p1;
        end else begin
            lut_address5 = 'bx;
        end
    end else begin
        lut_address5 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'd1 == and_ln95_6_reg_4113)) begin
            lut_address6 = zext_ln84_24_fu_1675_p1;
        end else if (((1'd1 == and_ln99_6_reg_4117) & (1'd0 == and_ln95_6_reg_4113))) begin
            lut_address6 = zext_ln84_25_fu_1670_p1;
        end else if ((1'b1 == ap_condition_804)) begin
            lut_address6 = zext_ln84_26_fu_1662_p1;
        end else if ((1'b1 == ap_condition_799)) begin
            lut_address6 = zext_ln84_27_fu_1655_p1;
        end else begin
            lut_address6 = 'bx;
        end
    end else begin
        lut_address6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'd1 == and_ln95_7_reg_4140)) begin
            lut_address7 = zext_ln84_28_fu_1699_p1;
        end else if (((1'd1 == and_ln99_7_reg_4144) & (1'd0 == and_ln95_7_reg_4140))) begin
            lut_address7 = zext_ln84_29_fu_1694_p1;
        end else if ((1'b1 == ap_condition_826)) begin
            lut_address7 = zext_ln84_30_fu_1686_p1;
        end else if ((1'b1 == ap_condition_821)) begin
            lut_address7 = zext_ln84_31_fu_1679_p1;
        end else begin
            lut_address7 = 'bx;
        end
    end else begin
        lut_address7 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln95_reg_3951)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln99_reg_3955) & (1'd0 == and_ln95_reg_3951)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_reg_3959 == 1'd1) & (1'd0 == and_ln99_reg_3955) & (1'd0 == and_ln95_reg_3951)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_reg_3959 == 1'd0) & (1'd0 == and_ln99_reg_3955) & (1'd0 == and_ln95_reg_3951)))) begin
        lut_ce0 = 1'b1;
    end else begin
        lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln95_1_reg_3978)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln99_1_reg_3982) & (1'd0 == and_ln95_1_reg_3978)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_1_reg_3986 == 1'd1) & (1'd0 == and_ln99_1_reg_3982) & (1'd0 == and_ln95_1_reg_3978)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_1_reg_3986 == 1'd0) & (1'd0 == and_ln99_1_reg_3982) & (1'd0 == and_ln95_1_reg_3978)))) begin
        lut_ce1 = 1'b1;
    end else begin
        lut_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln95_2_reg_4005)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln99_2_reg_4009) & (1'd0 == and_ln95_2_reg_4005)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_2_reg_4013 == 1'd1) & (1'd0 == and_ln99_2_reg_4009) & (1'd0 == and_ln95_2_reg_4005)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_2_reg_4013 == 1'd0) & (1'd0 == and_ln99_2_reg_4009) & (1'd0 == and_ln95_2_reg_4005)))) begin
        lut_ce2 = 1'b1;
    end else begin
        lut_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln95_3_reg_4032)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln99_3_reg_4036) & (1'd0 == and_ln95_3_reg_4032)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_3_reg_4040 == 1'd1) & (1'd0 == and_ln99_3_reg_4036) & (1'd0 == and_ln95_3_reg_4032)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_3_reg_4040 == 1'd0) & (1'd0 == and_ln99_3_reg_4036) & (1'd0 == and_ln95_3_reg_4032)))) begin
        lut_ce3 = 1'b1;
    end else begin
        lut_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln95_4_reg_4059)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln99_4_reg_4063) & (1'd0 == and_ln95_4_reg_4059)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_4_reg_4067 == 1'd1) & (1'd0 == and_ln99_4_reg_4063) & (1'd0 == and_ln95_4_reg_4059)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_4_reg_4067 == 1'd0) & (1'd0 == and_ln99_4_reg_4063) & (1'd0 == and_ln95_4_reg_4059)))) begin
        lut_ce4 = 1'b1;
    end else begin
        lut_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln95_5_reg_4086)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln99_5_reg_4090) & (1'd0 == and_ln95_5_reg_4086)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_5_reg_4094 == 1'd1) & (1'd0 == and_ln99_5_reg_4090) & (1'd0 == and_ln95_5_reg_4086)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_5_reg_4094 == 1'd0) & (1'd0 == and_ln99_5_reg_4090) & (1'd0 == and_ln95_5_reg_4086)))) begin
        lut_ce5 = 1'b1;
    end else begin
        lut_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln95_6_reg_4113)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln99_6_reg_4117) & (1'd0 == and_ln95_6_reg_4113)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_6_reg_4121 == 1'd1) & (1'd0 == and_ln99_6_reg_4117) & (1'd0 == and_ln95_6_reg_4113)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_6_reg_4121 == 1'd0) & (1'd0 == and_ln99_6_reg_4117) & (1'd0 == and_ln95_6_reg_4113)))) begin
        lut_ce6 = 1'b1;
    end else begin
        lut_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln95_7_reg_4140)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln99_7_reg_4144) & (1'd0 == and_ln95_7_reg_4140)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_7_reg_4148 == 1'd1) & (1'd0 == and_ln99_7_reg_4144) & (1'd0 == and_ln95_7_reg_4140)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_7_reg_4148 == 1'd0) & (1'd0 == and_ln99_7_reg_4144) & (1'd0 == and_ln95_7_reg_4140)))) begin
        lut_ce7 = 1'b1;
    end else begin
        lut_ce7 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_1_fu_1165_p2 = ($signed(17'd98306) + $signed(tmp_3_reg_3832));

assign add_ln100_2_fu_1221_p2 = ($signed(17'd98306) + $signed(tmp_6_reg_3849));

assign add_ln100_3_fu_1277_p2 = ($signed(17'd98306) + $signed(tmp_9_reg_3866));

assign add_ln100_4_fu_1333_p2 = ($signed(17'd98306) + $signed(tmp_11_reg_3883));

assign add_ln100_5_fu_1389_p2 = ($signed(17'd98306) + $signed(tmp_14_reg_3900));

assign add_ln100_6_fu_1445_p2 = ($signed(17'd98306) + $signed(tmp_17_reg_3917));

assign add_ln100_7_fu_1501_p2 = ($signed(17'd98306) + $signed(tmp_20_reg_3934));

assign add_ln100_fu_1109_p2 = ($signed(17'd98306) + $signed(tmp_reg_3815));

assign and_ln786_10_fu_2979_p2 = (xor_ln786_5_fu_2973_p2 & tmp_51_fu_2953_p3);

assign and_ln786_11_fu_2892_p2 = (xor_ln786_13_fu_2886_p2 & tmp_53_fu_2866_p3);

assign and_ln786_12_fu_3191_p2 = (xor_ln786_6_fu_3185_p2 & tmp_58_fu_3165_p3);

assign and_ln786_13_fu_3104_p2 = (xor_ln786_14_fu_3098_p2 & tmp_60_fu_3078_p3);

assign and_ln786_14_fu_3403_p2 = (xor_ln786_7_fu_3397_p2 & tmp_65_fu_3377_p3);

assign and_ln786_15_fu_3316_p2 = (xor_ln786_15_fu_3310_p2 & tmp_67_fu_3290_p3);

assign and_ln786_1_fu_1832_p2 = (xor_ln786_1_fu_1826_p2 & tmp_5_fu_1806_p3);

assign and_ln786_2_fu_2131_p2 = (xor_ln786_2_fu_2125_p2 & tmp_15_fu_2105_p3);

assign and_ln786_3_fu_2044_p2 = (xor_ln786_3_fu_2038_p2 & tmp_18_fu_2018_p3);

assign and_ln786_4_fu_2343_p2 = (xor_ln786_8_fu_2337_p2 & tmp_25_fu_2317_p3);

assign and_ln786_5_fu_2256_p2 = (xor_ln786_9_fu_2250_p2 & tmp_32_fu_2230_p3);

assign and_ln786_6_fu_2555_p2 = (xor_ln786_10_fu_2549_p2 & tmp_37_fu_2529_p3);

assign and_ln786_7_fu_2468_p2 = (xor_ln786_11_fu_2462_p2 & tmp_39_fu_2442_p3);

assign and_ln786_8_fu_2767_p2 = (xor_ln786_4_fu_2761_p2 & tmp_44_fu_2741_p3);

assign and_ln786_9_fu_2680_p2 = (xor_ln786_12_fu_2674_p2 & tmp_46_fu_2654_p3);

assign and_ln786_fu_1919_p2 = (xor_ln786_fu_1913_p2 & tmp_2_fu_1893_p3);

assign and_ln95_1_fu_1132_p2 = (icmp_ln95_3_fu_1127_p2 & icmp_ln95_2_fu_1122_p2);

assign and_ln95_2_fu_1188_p2 = (icmp_ln95_5_fu_1183_p2 & icmp_ln95_4_fu_1178_p2);

assign and_ln95_3_fu_1244_p2 = (icmp_ln95_7_fu_1239_p2 & icmp_ln95_6_fu_1234_p2);

assign and_ln95_4_fu_1300_p2 = (icmp_ln95_9_fu_1295_p2 & icmp_ln95_8_fu_1290_p2);

assign and_ln95_5_fu_1356_p2 = (icmp_ln95_11_fu_1351_p2 & icmp_ln95_10_fu_1346_p2);

assign and_ln95_6_fu_1412_p2 = (icmp_ln95_13_fu_1407_p2 & icmp_ln95_12_fu_1402_p2);

assign and_ln95_7_fu_1468_p2 = (icmp_ln95_15_fu_1463_p2 & icmp_ln95_14_fu_1458_p2);

assign and_ln95_fu_1076_p2 = (icmp_ln95_fu_1066_p2 & icmp_ln95_1_fu_1071_p2);

assign and_ln99_1_fu_1148_p2 = (icmp_ln99_9_fu_1143_p2 & icmp_ln99_8_fu_1138_p2);

assign and_ln99_2_fu_1204_p2 = (icmp_ln99_2_fu_1194_p2 & icmp_ln99_10_fu_1199_p2);

assign and_ln99_3_fu_1260_p2 = (icmp_ln99_3_fu_1250_p2 & icmp_ln99_11_fu_1255_p2);

assign and_ln99_4_fu_1316_p2 = (icmp_ln99_4_fu_1306_p2 & icmp_ln99_12_fu_1311_p2);

assign and_ln99_5_fu_1372_p2 = (icmp_ln99_5_fu_1362_p2 & icmp_ln99_13_fu_1367_p2);

assign and_ln99_6_fu_1428_p2 = (icmp_ln99_6_fu_1418_p2 & icmp_ln99_14_fu_1423_p2);

assign and_ln99_7_fu_1484_p2 = (icmp_ln99_7_fu_1474_p2 & icmp_ln99_15_fu_1479_p2);

assign and_ln99_fu_1092_p2 = (icmp_ln99_fu_1082_p2 & icmp_ln99_1_fu_1087_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1001 = ((icmp_ln104_5_reg_4094_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln99_5_reg_4090_pp0_iter3_reg) & (1'd0 == and_ln95_5_reg_4086_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_1006 = ((icmp_ln104_5_reg_4094_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln99_5_reg_4090_pp0_iter3_reg) & (1'd0 == and_ln95_5_reg_4086_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_1023 = ((icmp_ln104_6_reg_4121_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln99_6_reg_4117_pp0_iter3_reg) & (1'd0 == and_ln95_6_reg_4113_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_1028 = ((icmp_ln104_6_reg_4121_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln99_6_reg_4117_pp0_iter3_reg) & (1'd0 == and_ln95_6_reg_4113_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_1045 = ((icmp_ln104_7_reg_4148_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln99_7_reg_4144_pp0_iter3_reg) & (1'd0 == and_ln95_7_reg_4140_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_1050 = ((icmp_ln104_7_reg_4148_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln99_7_reg_4144_pp0_iter3_reg) & (1'd0 == and_ln95_7_reg_4140_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_1092 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_condition_667 = ((icmp_ln104_reg_3959 == 1'd0) & (1'd0 == and_ln99_reg_3955) & (1'd0 == and_ln95_reg_3951));
end

always @ (*) begin
    ap_condition_672 = ((icmp_ln104_reg_3959 == 1'd1) & (1'd0 == and_ln99_reg_3955) & (1'd0 == and_ln95_reg_3951));
end

always @ (*) begin
    ap_condition_689 = ((icmp_ln104_1_reg_3986 == 1'd0) & (1'd0 == and_ln99_1_reg_3982) & (1'd0 == and_ln95_1_reg_3978));
end

always @ (*) begin
    ap_condition_694 = ((icmp_ln104_1_reg_3986 == 1'd1) & (1'd0 == and_ln99_1_reg_3982) & (1'd0 == and_ln95_1_reg_3978));
end

always @ (*) begin
    ap_condition_711 = ((icmp_ln104_2_reg_4013 == 1'd0) & (1'd0 == and_ln99_2_reg_4009) & (1'd0 == and_ln95_2_reg_4005));
end

always @ (*) begin
    ap_condition_716 = ((icmp_ln104_2_reg_4013 == 1'd1) & (1'd0 == and_ln99_2_reg_4009) & (1'd0 == and_ln95_2_reg_4005));
end

always @ (*) begin
    ap_condition_733 = ((icmp_ln104_3_reg_4040 == 1'd0) & (1'd0 == and_ln99_3_reg_4036) & (1'd0 == and_ln95_3_reg_4032));
end

always @ (*) begin
    ap_condition_738 = ((icmp_ln104_3_reg_4040 == 1'd1) & (1'd0 == and_ln99_3_reg_4036) & (1'd0 == and_ln95_3_reg_4032));
end

always @ (*) begin
    ap_condition_755 = ((icmp_ln104_4_reg_4067 == 1'd0) & (1'd0 == and_ln99_4_reg_4063) & (1'd0 == and_ln95_4_reg_4059));
end

always @ (*) begin
    ap_condition_760 = ((icmp_ln104_4_reg_4067 == 1'd1) & (1'd0 == and_ln99_4_reg_4063) & (1'd0 == and_ln95_4_reg_4059));
end

always @ (*) begin
    ap_condition_777 = ((icmp_ln104_5_reg_4094 == 1'd0) & (1'd0 == and_ln99_5_reg_4090) & (1'd0 == and_ln95_5_reg_4086));
end

always @ (*) begin
    ap_condition_782 = ((icmp_ln104_5_reg_4094 == 1'd1) & (1'd0 == and_ln99_5_reg_4090) & (1'd0 == and_ln95_5_reg_4086));
end

always @ (*) begin
    ap_condition_799 = ((icmp_ln104_6_reg_4121 == 1'd0) & (1'd0 == and_ln99_6_reg_4117) & (1'd0 == and_ln95_6_reg_4113));
end

always @ (*) begin
    ap_condition_804 = ((icmp_ln104_6_reg_4121 == 1'd1) & (1'd0 == and_ln99_6_reg_4117) & (1'd0 == and_ln95_6_reg_4113));
end

always @ (*) begin
    ap_condition_821 = ((icmp_ln104_7_reg_4148 == 1'd0) & (1'd0 == and_ln99_7_reg_4144) & (1'd0 == and_ln95_7_reg_4140));
end

always @ (*) begin
    ap_condition_826 = ((icmp_ln104_7_reg_4148 == 1'd1) & (1'd0 == and_ln99_7_reg_4144) & (1'd0 == and_ln95_7_reg_4140));
end

always @ (*) begin
    ap_condition_891 = ((icmp_ln104_reg_3959_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln99_reg_3955_pp0_iter3_reg) & (1'd0 == and_ln95_reg_3951_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_896 = ((icmp_ln104_reg_3959_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln99_reg_3955_pp0_iter3_reg) & (1'd0 == and_ln95_reg_3951_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_913 = ((icmp_ln104_1_reg_3986_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln99_1_reg_3982_pp0_iter3_reg) & (1'd0 == and_ln95_1_reg_3978_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_918 = ((icmp_ln104_1_reg_3986_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln99_1_reg_3982_pp0_iter3_reg) & (1'd0 == and_ln95_1_reg_3978_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_935 = ((icmp_ln104_2_reg_4013_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln99_2_reg_4009_pp0_iter3_reg) & (1'd0 == and_ln95_2_reg_4005_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_940 = ((icmp_ln104_2_reg_4013_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln99_2_reg_4009_pp0_iter3_reg) & (1'd0 == and_ln95_2_reg_4005_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_957 = ((icmp_ln104_3_reg_4040_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln99_3_reg_4036_pp0_iter3_reg) & (1'd0 == and_ln95_3_reg_4032_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_962 = ((icmp_ln104_3_reg_4040_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln99_3_reg_4036_pp0_iter3_reg) & (1'd0 == and_ln95_3_reg_4032_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_979 = ((icmp_ln104_4_reg_4067_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln99_4_reg_4063_pp0_iter3_reg) & (1'd0 == and_ln95_4_reg_4059_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_984 = ((icmp_ln104_4_reg_4067_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln99_4_reg_4063_pp0_iter3_reg) & (1'd0 == and_ln95_4_reg_4059_pp0_iter3_reg));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_lutv_0_reg_415 = 'bx;

assign ap_phi_reg_pp0_iter0_lutv_12_reg_467 = 'bx;

assign ap_phi_reg_pp0_iter0_lutv_15_reg_480 = 'bx;

assign ap_phi_reg_pp0_iter0_lutv_18_reg_493 = 'bx;

assign ap_phi_reg_pp0_iter0_lutv_21_reg_506 = 'bx;

assign ap_phi_reg_pp0_iter0_lutv_3_reg_428 = 'bx;

assign ap_phi_reg_pp0_iter0_lutv_6_reg_441 = 'bx;

assign ap_phi_reg_pp0_iter0_lutv_9_reg_454 = 'bx;

assign ap_return_0 = trunc_ln203_fu_3481_p1;

assign ap_return_1 = trunc_ln203_1_fu_3513_p1;

assign ap_return_10 = {{ap_phi_mux_lutv_6_phi_fu_444_p8[31:16]}};

assign ap_return_11 = {{ap_phi_mux_lutv_9_phi_fu_457_p8[31:16]}};

assign ap_return_12 = {{ap_phi_mux_lutv_12_phi_fu_470_p8[31:16]}};

assign ap_return_13 = {{ap_phi_mux_lutv_15_phi_fu_483_p8[31:16]}};

assign ap_return_14 = {{ap_phi_mux_lutv_18_phi_fu_496_p8[31:16]}};

assign ap_return_15 = {{ap_phi_mux_lutv_21_phi_fu_509_p8[31:16]}};

assign ap_return_2 = trunc_ln203_2_fu_3545_p1;

assign ap_return_3 = trunc_ln203_3_fu_3577_p1;

assign ap_return_4 = trunc_ln203_4_fu_3609_p1;

assign ap_return_5 = trunc_ln203_5_fu_3641_p1;

assign ap_return_6 = trunc_ln203_6_fu_3673_p1;

assign ap_return_7 = trunc_ln203_7_fu_3705_p1;

assign ap_return_8 = {{ap_phi_mux_lutv_0_phi_fu_418_p8[31:16]}};

assign ap_return_9 = {{ap_phi_mux_lutv_3_phi_fu_431_p8[31:16]}};

assign icmp_ln104_1_fu_1154_p2 = ((tmp_3_reg_3832 > 17'd49148) ? 1'b1 : 1'b0);

assign icmp_ln104_2_fu_1210_p2 = ((tmp_6_reg_3849 > 17'd49148) ? 1'b1 : 1'b0);

assign icmp_ln104_3_fu_1266_p2 = ((tmp_9_reg_3866 > 17'd49148) ? 1'b1 : 1'b0);

assign icmp_ln104_4_fu_1322_p2 = ((tmp_11_reg_3883 > 17'd49148) ? 1'b1 : 1'b0);

assign icmp_ln104_5_fu_1378_p2 = ((tmp_14_reg_3900 > 17'd49148) ? 1'b1 : 1'b0);

assign icmp_ln104_6_fu_1434_p2 = ((tmp_17_reg_3917 > 17'd49148) ? 1'b1 : 1'b0);

assign icmp_ln104_7_fu_1490_p2 = ((tmp_20_reg_3934 > 17'd49148) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_1098_p2 = ((tmp_reg_3815 > 17'd49148) ? 1'b1 : 1'b0);

assign icmp_ln95_10_fu_1346_p2 = ((tmp_50_reg_3912 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_11_fu_1351_p2 = ((tmp_14_reg_3900 < 17'd32767) ? 1'b1 : 1'b0);

assign icmp_ln95_12_fu_1402_p2 = ((tmp_57_reg_3929 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_13_fu_1407_p2 = ((tmp_17_reg_3917 < 17'd32767) ? 1'b1 : 1'b0);

assign icmp_ln95_14_fu_1458_p2 = ((tmp_64_reg_3946 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_15_fu_1463_p2 = ((tmp_20_reg_3934 < 17'd32767) ? 1'b1 : 1'b0);

assign icmp_ln95_1_fu_1071_p2 = ((tmp_reg_3815 < 17'd32767) ? 1'b1 : 1'b0);

assign icmp_ln95_2_fu_1122_p2 = ((tmp_13_reg_3844 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_3_fu_1127_p2 = ((tmp_3_reg_3832 < 17'd32767) ? 1'b1 : 1'b0);

assign icmp_ln95_4_fu_1178_p2 = ((tmp_24_reg_3861 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_5_fu_1183_p2 = ((tmp_6_reg_3849 < 17'd32767) ? 1'b1 : 1'b0);

assign icmp_ln95_6_fu_1234_p2 = ((tmp_36_reg_3878 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_7_fu_1239_p2 = ((tmp_9_reg_3866 < 17'd32767) ? 1'b1 : 1'b0);

assign icmp_ln95_8_fu_1290_p2 = ((tmp_43_reg_3895 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_9_fu_1295_p2 = ((tmp_11_reg_3883 < 17'd32767) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_1066_p2 = ((tmp_1_reg_3827 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln99_10_fu_1199_p2 = ((tmp_6_reg_3849 < 17'd49149) ? 1'b1 : 1'b0);

assign icmp_ln99_11_fu_1255_p2 = ((tmp_9_reg_3866 < 17'd49149) ? 1'b1 : 1'b0);

assign icmp_ln99_12_fu_1311_p2 = ((tmp_11_reg_3883 < 17'd49149) ? 1'b1 : 1'b0);

assign icmp_ln99_13_fu_1367_p2 = ((tmp_14_reg_3900 < 17'd49149) ? 1'b1 : 1'b0);

assign icmp_ln99_14_fu_1423_p2 = ((tmp_17_reg_3917 < 17'd49149) ? 1'b1 : 1'b0);

assign icmp_ln99_15_fu_1479_p2 = ((tmp_20_reg_3934 < 17'd49149) ? 1'b1 : 1'b0);

assign icmp_ln99_1_fu_1087_p2 = ((tmp_reg_3815 < 17'd49149) ? 1'b1 : 1'b0);

assign icmp_ln99_2_fu_1194_p2 = ((tmp_6_reg_3849 > 17'd32766) ? 1'b1 : 1'b0);

assign icmp_ln99_3_fu_1250_p2 = ((tmp_9_reg_3866 > 17'd32766) ? 1'b1 : 1'b0);

assign icmp_ln99_4_fu_1306_p2 = ((tmp_11_reg_3883 > 17'd32766) ? 1'b1 : 1'b0);

assign icmp_ln99_5_fu_1362_p2 = ((tmp_14_reg_3900 > 17'd32766) ? 1'b1 : 1'b0);

assign icmp_ln99_6_fu_1418_p2 = ((tmp_17_reg_3917 > 17'd32766) ? 1'b1 : 1'b0);

assign icmp_ln99_7_fu_1474_p2 = ((tmp_20_reg_3934 > 17'd32766) ? 1'b1 : 1'b0);

assign icmp_ln99_8_fu_1138_p2 = ((tmp_3_reg_3832 > 17'd32766) ? 1'b1 : 1'b0);

assign icmp_ln99_9_fu_1143_p2 = ((tmp_3_reg_3832 < 17'd49149) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_1082_p2 = ((tmp_reg_3815 > 17'd32766) ? 1'b1 : 1'b0);

assign lutv_11_fu_2179_p5 = {{zext_ln203_3_fu_2092_p1[31:16]}, {select_ln340_10_fu_2171_p3}};

assign lutv_14_fu_3505_p3 = {{sub_ln1253_7_fu_3499_p2}, {select_ln340_11_reg_4437}};

assign lutv_17_fu_1997_p5 = {{sub_ln1253_6_fu_1991_p2}, {zext_ln203_4_fu_1983_p1[15:0]}};

assign lutv_1_fu_1967_p5 = {{zext_ln203_fu_1880_p1[31:16]}, {select_ln340_2_fu_1959_p3}};

assign lutv_22_fu_2391_p5 = {{zext_ln203_6_fu_2304_p1[31:16]}, {select_ln340_14_fu_2383_p3}};

assign lutv_24_fu_3537_p3 = {{sub_ln1253_11_fu_3531_p2}, {select_ln340_15_reg_4457}};

assign lutv_26_fu_2209_p5 = {{sub_ln1253_10_fu_2203_p2}, {zext_ln203_7_fu_2195_p1[15:0]}};

assign lutv_29_fu_2603_p5 = {{zext_ln203_9_fu_2516_p1[31:16]}, {select_ln340_18_fu_2595_p3}};

assign lutv_31_fu_3569_p3 = {{sub_ln1253_15_fu_3563_p2}, {select_ln340_19_reg_4477}};

assign lutv_33_fu_2421_p5 = {{sub_ln1253_14_fu_2415_p2}, {zext_ln203_10_fu_2407_p1[15:0]}};

assign lutv_36_fu_2815_p5 = {{zext_ln203_12_fu_2728_p1[31:16]}, {select_ln340_21_fu_2807_p3}};

assign lutv_38_fu_3601_p3 = {{sub_ln1253_19_fu_3595_p2}, {select_ln340_22_reg_4497}};

assign lutv_40_fu_2633_p5 = {{sub_ln1253_18_fu_2627_p2}, {zext_ln203_13_fu_2619_p1[15:0]}};

assign lutv_43_fu_3027_p5 = {{zext_ln203_15_fu_2940_p1[31:16]}, {select_ln340_24_fu_3019_p3}};

assign lutv_45_fu_3633_p3 = {{sub_ln1253_23_fu_3627_p2}, {select_ln340_25_reg_4517}};

assign lutv_47_fu_2845_p5 = {{sub_ln1253_22_fu_2839_p2}, {zext_ln203_16_fu_2831_p1[15:0]}};

assign lutv_4_fu_3473_p3 = {{sub_ln1253_3_fu_3467_p2}, {select_ln340_3_reg_4417}};

assign lutv_50_fu_3239_p5 = {{zext_ln203_18_fu_3152_p1[31:16]}, {select_ln340_27_fu_3231_p3}};

assign lutv_52_fu_3665_p3 = {{sub_ln1253_27_fu_3659_p2}, {select_ln340_28_reg_4537}};

assign lutv_54_fu_3057_p5 = {{sub_ln1253_26_fu_3051_p2}, {zext_ln203_19_fu_3043_p1[15:0]}};

assign lutv_57_fu_3451_p5 = {{zext_ln203_21_fu_3364_p1[31:16]}, {select_ln340_30_fu_3443_p3}};

assign lutv_59_fu_3697_p3 = {{sub_ln1253_31_fu_3691_p2}, {select_ln340_31_reg_4557}};

assign lutv_61_fu_3269_p5 = {{sub_ln1253_30_fu_3263_p2}, {zext_ln203_22_fu_3255_p1[15:0]}};

assign lutv_7_fu_1785_p5 = {{sub_ln1253_2_fu_1779_p2}, {zext_ln203_1_fu_1771_p1[15:0]}};

assign or_ln340_10_fu_2997_p2 = (xor_ln340_5_fu_2991_p2 | tmp_52_fu_2965_p3);

assign or_ln340_11_fu_2910_p2 = (xor_ln340_23_fu_2904_p2 | tmp_54_fu_2878_p3);

assign or_ln340_12_fu_3209_p2 = (xor_ln340_6_fu_3203_p2 | tmp_59_fu_3177_p3);

assign or_ln340_13_fu_3122_p2 = (xor_ln340_26_fu_3116_p2 | tmp_61_fu_3090_p3);

assign or_ln340_14_fu_3421_p2 = (xor_ln340_7_fu_3415_p2 | tmp_66_fu_3389_p3);

assign or_ln340_15_fu_3334_p2 = (xor_ln340_29_fu_3328_p2 | tmp_68_fu_3302_p3);

assign or_ln340_1_fu_1850_p2 = (xor_ln340_1_fu_1844_p2 | tmp_7_fu_1818_p3);

assign or_ln340_2_fu_2149_p2 = (xor_ln340_8_fu_2143_p2 | tmp_16_fu_2117_p3);

assign or_ln340_3_fu_2062_p2 = (xor_ln340_9_fu_2056_p2 | tmp_19_fu_2030_p3);

assign or_ln340_4_fu_2361_p2 = (xor_ln340_12_fu_2355_p2 | tmp_26_fu_2329_p3);

assign or_ln340_5_fu_2274_p2 = (xor_ln340_13_fu_2268_p2 | tmp_33_fu_2242_p3);

assign or_ln340_6_fu_2573_p2 = (xor_ln340_16_fu_2567_p2 | tmp_38_fu_2541_p3);

assign or_ln340_7_fu_2486_p2 = (xor_ln340_17_fu_2480_p2 | tmp_40_fu_2454_p3);

assign or_ln340_8_fu_2785_p2 = (xor_ln340_4_fu_2779_p2 | tmp_45_fu_2753_p3);

assign or_ln340_9_fu_2698_p2 = (xor_ln340_20_fu_2692_p2 | tmp_47_fu_2666_p3);

assign or_ln340_fu_1937_p2 = (xor_ln340_fu_1931_p2 | tmp_4_fu_1905_p3);

assign select_ln340_10_fu_2171_p3 = ((or_ln340_2_fu_2149_p2[0:0] === 1'b1) ? select_ln340_8_fu_2155_p3 : select_ln388_2_fu_2163_p3);

assign select_ln340_11_fu_2084_p3 = ((or_ln340_3_fu_2062_p2[0:0] === 1'b1) ? select_ln340_9_fu_2068_p3 : select_ln388_3_fu_2076_p3);

assign select_ln340_12_fu_2367_p3 = ((xor_ln340_14_fu_2349_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_4_fu_2325_p1);

assign select_ln340_13_fu_2280_p3 = ((xor_ln340_15_fu_2262_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_5_fu_2238_p1);

assign select_ln340_14_fu_2383_p3 = ((or_ln340_4_fu_2361_p2[0:0] === 1'b1) ? select_ln340_12_fu_2367_p3 : select_ln388_8_fu_2375_p3);

assign select_ln340_15_fu_2296_p3 = ((or_ln340_5_fu_2274_p2[0:0] === 1'b1) ? select_ln340_13_fu_2280_p3 : select_ln388_9_fu_2288_p3);

assign select_ln340_16_fu_2579_p3 = ((xor_ln340_18_fu_2561_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_6_fu_2537_p1);

assign select_ln340_17_fu_2492_p3 = ((xor_ln340_19_fu_2474_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_7_fu_2450_p1);

assign select_ln340_18_fu_2595_p3 = ((or_ln340_6_fu_2573_p2[0:0] === 1'b1) ? select_ln340_16_fu_2579_p3 : select_ln388_10_fu_2587_p3);

assign select_ln340_19_fu_2508_p3 = ((or_ln340_7_fu_2486_p2[0:0] === 1'b1) ? select_ln340_17_fu_2492_p3 : select_ln388_11_fu_2500_p3);

assign select_ln340_1_fu_1856_p3 = ((xor_ln340_3_fu_1838_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_1_fu_1814_p1);

assign select_ln340_20_fu_2704_p3 = ((xor_ln340_22_fu_2686_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_9_fu_2662_p1);

assign select_ln340_21_fu_2807_p3 = ((or_ln340_8_fu_2785_p2[0:0] === 1'b1) ? select_ln340_4_fu_2791_p3 : select_ln388_4_fu_2799_p3);

assign select_ln340_22_fu_2720_p3 = ((or_ln340_9_fu_2698_p2[0:0] === 1'b1) ? select_ln340_20_fu_2704_p3 : select_ln388_12_fu_2712_p3);

assign select_ln340_23_fu_2916_p3 = ((xor_ln340_25_fu_2898_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_11_fu_2874_p1);

assign select_ln340_24_fu_3019_p3 = ((or_ln340_10_fu_2997_p2[0:0] === 1'b1) ? select_ln340_5_fu_3003_p3 : select_ln388_5_fu_3011_p3);

assign select_ln340_25_fu_2932_p3 = ((or_ln340_11_fu_2910_p2[0:0] === 1'b1) ? select_ln340_23_fu_2916_p3 : select_ln388_13_fu_2924_p3);

assign select_ln340_26_fu_3128_p3 = ((xor_ln340_28_fu_3110_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_13_fu_3086_p1);

assign select_ln340_27_fu_3231_p3 = ((or_ln340_12_fu_3209_p2[0:0] === 1'b1) ? select_ln340_6_fu_3215_p3 : select_ln388_6_fu_3223_p3);

assign select_ln340_28_fu_3144_p3 = ((or_ln340_13_fu_3122_p2[0:0] === 1'b1) ? select_ln340_26_fu_3128_p3 : select_ln388_14_fu_3136_p3);

assign select_ln340_29_fu_3340_p3 = ((xor_ln340_31_fu_3322_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_15_fu_3298_p1);

assign select_ln340_2_fu_1959_p3 = ((or_ln340_fu_1937_p2[0:0] === 1'b1) ? select_ln340_fu_1943_p3 : select_ln388_fu_1951_p3);

assign select_ln340_30_fu_3443_p3 = ((or_ln340_14_fu_3421_p2[0:0] === 1'b1) ? select_ln340_7_fu_3427_p3 : select_ln388_7_fu_3435_p3);

assign select_ln340_31_fu_3356_p3 = ((or_ln340_15_fu_3334_p2[0:0] === 1'b1) ? select_ln340_29_fu_3340_p3 : select_ln388_15_fu_3348_p3);

assign select_ln340_3_fu_1872_p3 = ((or_ln340_1_fu_1850_p2[0:0] === 1'b1) ? select_ln340_1_fu_1856_p3 : select_ln388_1_fu_1864_p3);

assign select_ln340_4_fu_2791_p3 = ((xor_ln340_21_fu_2773_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_8_fu_2749_p1);

assign select_ln340_5_fu_3003_p3 = ((xor_ln340_24_fu_2985_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_10_fu_2961_p1);

assign select_ln340_6_fu_3215_p3 = ((xor_ln340_27_fu_3197_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_12_fu_3173_p1);

assign select_ln340_7_fu_3427_p3 = ((xor_ln340_30_fu_3409_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_14_fu_3385_p1);

assign select_ln340_8_fu_2155_p3 = ((xor_ln340_10_fu_2137_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_2_fu_2113_p1);

assign select_ln340_9_fu_2068_p3 = ((xor_ln340_11_fu_2050_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_3_fu_2026_p1);

assign select_ln340_fu_1943_p3 = ((xor_ln340_2_fu_1925_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln703_fu_1901_p1);

assign select_ln388_10_fu_2587_p3 = ((and_ln786_6_fu_2555_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_6_fu_2537_p1);

assign select_ln388_11_fu_2500_p3 = ((and_ln786_7_fu_2468_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_7_fu_2450_p1);

assign select_ln388_12_fu_2712_p3 = ((and_ln786_9_fu_2680_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_9_fu_2662_p1);

assign select_ln388_13_fu_2924_p3 = ((and_ln786_11_fu_2892_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_11_fu_2874_p1);

assign select_ln388_14_fu_3136_p3 = ((and_ln786_13_fu_3104_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_13_fu_3086_p1);

assign select_ln388_15_fu_3348_p3 = ((and_ln786_15_fu_3316_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_15_fu_3298_p1);

assign select_ln388_1_fu_1864_p3 = ((and_ln786_1_fu_1832_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_1_fu_1814_p1);

assign select_ln388_2_fu_2163_p3 = ((and_ln786_2_fu_2131_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_2_fu_2113_p1);

assign select_ln388_3_fu_2076_p3 = ((and_ln786_3_fu_2044_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_3_fu_2026_p1);

assign select_ln388_4_fu_2799_p3 = ((and_ln786_8_fu_2767_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_8_fu_2749_p1);

assign select_ln388_5_fu_3011_p3 = ((and_ln786_10_fu_2979_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_10_fu_2961_p1);

assign select_ln388_6_fu_3223_p3 = ((and_ln786_12_fu_3191_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_12_fu_3173_p1);

assign select_ln388_7_fu_3435_p3 = ((and_ln786_14_fu_3403_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_14_fu_3385_p1);

assign select_ln388_8_fu_2375_p3 = ((and_ln786_4_fu_2343_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_4_fu_2325_p1);

assign select_ln388_9_fu_2288_p3 = ((and_ln786_5_fu_2256_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_5_fu_2238_p1);

assign select_ln388_fu_1951_p3 = ((and_ln786_fu_1919_p2[0:0] === 1'b1) ? 16'd32768 : trunc_ln703_fu_1901_p1);

assign sext_ln100_1_fu_1547_p1 = $signed(add_ln100_1_reg_3995);

assign sext_ln100_2_fu_1571_p1 = $signed(add_ln100_2_reg_4022);

assign sext_ln100_3_fu_1595_p1 = $signed(add_ln100_3_reg_4049);

assign sext_ln100_4_fu_1619_p1 = $signed(add_ln100_4_reg_4076);

assign sext_ln100_5_fu_1643_p1 = $signed(add_ln100_5_reg_4103);

assign sext_ln100_6_fu_1667_p1 = $signed(add_ln100_6_reg_4130);

assign sext_ln100_7_fu_1691_p1 = $signed(add_ln100_7_reg_4157);

assign sext_ln100_fu_1523_p1 = $signed(add_ln100_reg_3968);

assign sext_ln105_1_fu_1539_p1 = $signed(sub_ln105_1_reg_3990);

assign sext_ln105_2_fu_1563_p1 = $signed(sub_ln105_2_reg_4017);

assign sext_ln105_3_fu_1587_p1 = $signed(sub_ln105_3_reg_4044);

assign sext_ln105_4_fu_1611_p1 = $signed(sub_ln105_4_reg_4071);

assign sext_ln105_5_fu_1635_p1 = $signed(sub_ln105_5_reg_4098);

assign sext_ln105_6_fu_1659_p1 = $signed(sub_ln105_6_reg_4125);

assign sext_ln105_7_fu_1683_p1 = $signed(sub_ln105_7_reg_4152);

assign sext_ln105_fu_1515_p1 = $signed(sub_ln105_reg_3963);

assign sext_ln703_10_fu_2944_p1 = $signed(trunc_ln1265_10_reg_4382);

assign sext_ln703_11_fu_2857_p1 = $signed(trunc_ln1265_11_reg_4377);

assign sext_ln703_12_fu_3156_p1 = $signed(trunc_ln1265_12_reg_4392);

assign sext_ln703_13_fu_3069_p1 = $signed(trunc_ln1265_13_reg_4387);

assign sext_ln703_14_fu_3368_p1 = $signed(trunc_ln1265_14_reg_4402);

assign sext_ln703_15_fu_3281_p1 = $signed(trunc_ln1265_15_reg_4397);

assign sext_ln703_1_fu_1797_p1 = $signed(trunc_ln1265_1_reg_4327);

assign sext_ln703_2_fu_2096_p1 = $signed(trunc_ln1265_2_reg_4342);

assign sext_ln703_3_fu_2009_p1 = $signed(trunc_ln1265_3_reg_4337);

assign sext_ln703_4_fu_2308_p1 = $signed(trunc_ln1265_4_reg_4352);

assign sext_ln703_5_fu_2221_p1 = $signed(trunc_ln1265_5_reg_4347);

assign sext_ln703_6_fu_2520_p1 = $signed(trunc_ln1265_6_reg_4362);

assign sext_ln703_7_fu_2433_p1 = $signed(trunc_ln1265_7_reg_4357);

assign sext_ln703_8_fu_2732_p1 = $signed(trunc_ln1265_8_reg_4372);

assign sext_ln703_9_fu_2645_p1 = $signed(trunc_ln1265_9_reg_4367);

assign sext_ln703_fu_1884_p1 = $signed(trunc_ln1265_reg_4332);

assign shl_ln1118_1_fu_713_p3 = {{phases_1_V_read}, {2'd0}};

assign shl_ln1118_2_fu_763_p3 = {{phases_2_V_read}, {2'd0}};

assign shl_ln1118_3_fu_813_p3 = {{phases_3_V_read}, {2'd0}};

assign shl_ln1118_4_fu_863_p3 = {{phases_4_V_read}, {2'd0}};

assign shl_ln1118_5_fu_913_p3 = {{phases_5_V_read}, {2'd0}};

assign shl_ln1118_6_fu_963_p3 = {{phases_6_V_read}, {2'd0}};

assign shl_ln1118_7_fu_1013_p3 = {{phases_7_V_read}, {2'd0}};

assign shl_ln_fu_663_p3 = {{phases_0_V_read}, {2'd0}};

assign sub_ln105_1_fu_1159_p2 = (18'd65532 - zext_ln95_1_fu_1119_p1);

assign sub_ln105_2_fu_1215_p2 = (18'd65532 - zext_ln95_2_fu_1175_p1);

assign sub_ln105_3_fu_1271_p2 = (18'd65532 - zext_ln95_3_fu_1231_p1);

assign sub_ln105_4_fu_1327_p2 = (18'd65532 - zext_ln95_4_fu_1287_p1);

assign sub_ln105_5_fu_1383_p2 = (18'd65532 - zext_ln95_5_fu_1343_p1);

assign sub_ln105_6_fu_1439_p2 = (18'd65532 - zext_ln95_6_fu_1399_p1);

assign sub_ln105_7_fu_1495_p2 = (18'd65532 - zext_ln95_7_fu_1455_p1);

assign sub_ln105_fu_1103_p2 = (18'd65532 - zext_ln95_fu_1063_p1);

assign sub_ln1118_1_fu_737_p2 = (zext_ln1118_3_fu_733_p1 - zext_ln1118_2_fu_721_p1);

assign sub_ln1118_2_fu_787_p2 = (zext_ln1118_5_fu_783_p1 - zext_ln1118_4_fu_771_p1);

assign sub_ln1118_3_fu_837_p2 = (zext_ln1118_7_fu_833_p1 - zext_ln1118_6_fu_821_p1);

assign sub_ln1118_4_fu_887_p2 = (zext_ln1118_9_fu_883_p1 - zext_ln1118_8_fu_871_p1);

assign sub_ln1118_5_fu_937_p2 = (zext_ln1118_11_fu_933_p1 - zext_ln1118_10_fu_921_p1);

assign sub_ln1118_6_fu_987_p2 = (zext_ln1118_13_fu_983_p1 - zext_ln1118_12_fu_971_p1);

assign sub_ln1118_7_fu_1037_p2 = (zext_ln1118_15_fu_1033_p1 - zext_ln1118_14_fu_1021_p1);

assign sub_ln1118_fu_687_p2 = (zext_ln1118_1_fu_683_p1 - zext_ln1118_fu_671_p1);

assign sub_ln1253_10_fu_2203_p2 = (16'd0 - zext_ln1253_5_fu_2199_p1);

assign sub_ln1253_11_fu_3531_p2 = (16'd0 - zext_ln1253_4_fu_3527_p1);

assign sub_ln1253_12_fu_2523_p2 = ($signed(17'd0) - $signed(sext_ln703_6_fu_2520_p1));

assign sub_ln1253_13_fu_2436_p2 = ($signed(17'd0) - $signed(sext_ln703_7_fu_2433_p1));

assign sub_ln1253_14_fu_2415_p2 = (16'd0 - zext_ln1253_7_fu_2411_p1);

assign sub_ln1253_15_fu_3563_p2 = (16'd0 - zext_ln1253_6_fu_3559_p1);

assign sub_ln1253_16_fu_2735_p2 = ($signed(17'd0) - $signed(sext_ln703_8_fu_2732_p1));

assign sub_ln1253_17_fu_2648_p2 = ($signed(17'd0) - $signed(sext_ln703_9_fu_2645_p1));

assign sub_ln1253_18_fu_2627_p2 = (16'd0 - zext_ln1253_9_fu_2623_p1);

assign sub_ln1253_19_fu_3595_p2 = (16'd0 - zext_ln1253_8_fu_3591_p1);

assign sub_ln1253_1_fu_1800_p2 = ($signed(17'd0) - $signed(sext_ln703_1_fu_1797_p1));

assign sub_ln1253_20_fu_2947_p2 = ($signed(17'd0) - $signed(sext_ln703_10_fu_2944_p1));

assign sub_ln1253_21_fu_2860_p2 = ($signed(17'd0) - $signed(sext_ln703_11_fu_2857_p1));

assign sub_ln1253_22_fu_2839_p2 = (16'd0 - zext_ln1253_11_fu_2835_p1);

assign sub_ln1253_23_fu_3627_p2 = (16'd0 - zext_ln1253_10_fu_3623_p1);

assign sub_ln1253_24_fu_3159_p2 = ($signed(17'd0) - $signed(sext_ln703_12_fu_3156_p1));

assign sub_ln1253_25_fu_3072_p2 = ($signed(17'd0) - $signed(sext_ln703_13_fu_3069_p1));

assign sub_ln1253_26_fu_3051_p2 = (16'd0 - zext_ln1253_13_fu_3047_p1);

assign sub_ln1253_27_fu_3659_p2 = (16'd0 - zext_ln1253_12_fu_3655_p1);

assign sub_ln1253_28_fu_3371_p2 = ($signed(17'd0) - $signed(sext_ln703_14_fu_3368_p1));

assign sub_ln1253_29_fu_3284_p2 = ($signed(17'd0) - $signed(sext_ln703_15_fu_3281_p1));

assign sub_ln1253_2_fu_1779_p2 = (16'd0 - zext_ln1253_1_fu_1775_p1);

assign sub_ln1253_30_fu_3263_p2 = (16'd0 - zext_ln1253_15_fu_3259_p1);

assign sub_ln1253_31_fu_3691_p2 = (16'd0 - zext_ln1253_14_fu_3687_p1);

assign sub_ln1253_3_fu_3467_p2 = (16'd0 - zext_ln1253_fu_3463_p1);

assign sub_ln1253_4_fu_2099_p2 = ($signed(17'd0) - $signed(sext_ln703_2_fu_2096_p1));

assign sub_ln1253_5_fu_2012_p2 = ($signed(17'd0) - $signed(sext_ln703_3_fu_2009_p1));

assign sub_ln1253_6_fu_1991_p2 = (16'd0 - zext_ln1253_3_fu_1987_p1);

assign sub_ln1253_7_fu_3499_p2 = (16'd0 - zext_ln1253_2_fu_3495_p1);

assign sub_ln1253_8_fu_2311_p2 = ($signed(17'd0) - $signed(sext_ln703_4_fu_2308_p1));

assign sub_ln1253_9_fu_2224_p2 = ($signed(17'd0) - $signed(sext_ln703_5_fu_2221_p1));

assign sub_ln1253_fu_1887_p2 = ($signed(17'd0) - $signed(sext_ln703_fu_1884_p1));

assign sub_ln96_1_fu_1170_p2 = (17'd32766 - tmp_3_reg_3832);

assign sub_ln96_2_fu_1226_p2 = (17'd32766 - tmp_6_reg_3849);

assign sub_ln96_3_fu_1282_p2 = (17'd32766 - tmp_9_reg_3866);

assign sub_ln96_4_fu_1338_p2 = (17'd32766 - tmp_11_reg_3883);

assign sub_ln96_5_fu_1394_p2 = (17'd32766 - tmp_14_reg_3900);

assign sub_ln96_6_fu_1450_p2 = (17'd32766 - tmp_17_reg_3917);

assign sub_ln96_7_fu_1506_p2 = (17'd32766 - tmp_20_reg_3934);

assign sub_ln96_fu_1114_p2 = (17'd32766 - tmp_reg_3815);

assign tmp_12_fu_725_p3 = {{phases_1_V_read}, {16'd0}};

assign tmp_15_fu_2105_p3 = sub_ln1253_4_fu_2099_p2[32'd16];

assign tmp_16_fu_2117_p3 = sub_ln1253_4_fu_2099_p2[32'd15];

assign tmp_18_fu_2018_p3 = sub_ln1253_5_fu_2012_p2[32'd16];

assign tmp_19_fu_2030_p3 = sub_ln1253_5_fu_2012_p2[32'd15];

assign tmp_23_fu_775_p3 = {{phases_2_V_read}, {16'd0}};

assign tmp_25_fu_2317_p3 = sub_ln1253_8_fu_2311_p2[32'd16];

assign tmp_26_fu_2329_p3 = sub_ln1253_8_fu_2311_p2[32'd15];

assign tmp_27_fu_825_p3 = {{phases_3_V_read}, {16'd0}};

assign tmp_28_fu_875_p3 = {{phases_4_V_read}, {16'd0}};

assign tmp_29_fu_925_p3 = {{phases_5_V_read}, {16'd0}};

assign tmp_2_fu_1893_p3 = sub_ln1253_fu_1887_p2[32'd16];

assign tmp_30_fu_975_p3 = {{phases_6_V_read}, {16'd0}};

assign tmp_31_fu_1025_p3 = {{phases_7_V_read}, {16'd0}};

assign tmp_32_fu_2230_p3 = sub_ln1253_9_fu_2224_p2[32'd16];

assign tmp_33_fu_2242_p3 = sub_ln1253_9_fu_2224_p2[32'd15];

assign tmp_37_fu_2529_p3 = sub_ln1253_12_fu_2523_p2[32'd16];

assign tmp_38_fu_2541_p3 = sub_ln1253_12_fu_2523_p2[32'd15];

assign tmp_39_fu_2442_p3 = sub_ln1253_13_fu_2436_p2[32'd16];

assign tmp_40_fu_2454_p3 = sub_ln1253_13_fu_2436_p2[32'd15];

assign tmp_44_fu_2741_p3 = sub_ln1253_16_fu_2735_p2[32'd16];

assign tmp_45_fu_2753_p3 = sub_ln1253_16_fu_2735_p2[32'd15];

assign tmp_46_fu_2654_p3 = sub_ln1253_17_fu_2648_p2[32'd16];

assign tmp_47_fu_2666_p3 = sub_ln1253_17_fu_2648_p2[32'd15];

assign tmp_4_fu_1905_p3 = sub_ln1253_fu_1887_p2[32'd15];

assign tmp_51_fu_2953_p3 = sub_ln1253_20_fu_2947_p2[32'd16];

assign tmp_52_fu_2965_p3 = sub_ln1253_20_fu_2947_p2[32'd15];

assign tmp_53_fu_2866_p3 = sub_ln1253_21_fu_2860_p2[32'd16];

assign tmp_54_fu_2878_p3 = sub_ln1253_21_fu_2860_p2[32'd15];

assign tmp_58_fu_3165_p3 = sub_ln1253_24_fu_3159_p2[32'd16];

assign tmp_59_fu_3177_p3 = sub_ln1253_24_fu_3159_p2[32'd15];

assign tmp_5_fu_1806_p3 = sub_ln1253_1_fu_1800_p2[32'd16];

assign tmp_60_fu_3078_p3 = sub_ln1253_25_fu_3072_p2[32'd16];

assign tmp_61_fu_3090_p3 = sub_ln1253_25_fu_3072_p2[32'd15];

assign tmp_65_fu_3377_p3 = sub_ln1253_28_fu_3371_p2[32'd16];

assign tmp_66_fu_3389_p3 = sub_ln1253_28_fu_3371_p2[32'd15];

assign tmp_67_fu_3290_p3 = sub_ln1253_29_fu_3284_p2[32'd16];

assign tmp_68_fu_3302_p3 = sub_ln1253_29_fu_3284_p2[32'd15];

assign tmp_7_fu_1818_p3 = sub_ln1253_1_fu_1800_p2[32'd15];

assign tmp_s_fu_675_p3 = {{phases_0_V_read}, {16'd0}};

assign trunc_ln1265_10_fu_1747_p1 = lut_q5[15:0];

assign trunc_ln1265_11_fu_1743_p1 = lut_q5[15:0];

assign trunc_ln1265_12_fu_1755_p1 = lut_q6[15:0];

assign trunc_ln1265_13_fu_1751_p1 = lut_q6[15:0];

assign trunc_ln1265_14_fu_1763_p1 = lut_q7[15:0];

assign trunc_ln1265_15_fu_1759_p1 = lut_q7[15:0];

assign trunc_ln1265_1_fu_1703_p1 = lut_q0[15:0];

assign trunc_ln1265_2_fu_1715_p1 = lut_q1[15:0];

assign trunc_ln1265_3_fu_1711_p1 = lut_q1[15:0];

assign trunc_ln1265_4_fu_1723_p1 = lut_q2[15:0];

assign trunc_ln1265_5_fu_1719_p1 = lut_q2[15:0];

assign trunc_ln1265_6_fu_1731_p1 = lut_q3[15:0];

assign trunc_ln1265_7_fu_1727_p1 = lut_q3[15:0];

assign trunc_ln1265_8_fu_1739_p1 = lut_q4[15:0];

assign trunc_ln1265_9_fu_1735_p1 = lut_q4[15:0];

assign trunc_ln1265_fu_1707_p1 = lut_q0[15:0];

assign trunc_ln203_1_fu_3513_p1 = ap_phi_mux_lutv_3_phi_fu_431_p8[15:0];

assign trunc_ln203_2_fu_3545_p1 = ap_phi_mux_lutv_6_phi_fu_444_p8[15:0];

assign trunc_ln203_3_fu_3577_p1 = ap_phi_mux_lutv_9_phi_fu_457_p8[15:0];

assign trunc_ln203_4_fu_3609_p1 = ap_phi_mux_lutv_12_phi_fu_470_p8[15:0];

assign trunc_ln203_5_fu_3641_p1 = ap_phi_mux_lutv_15_phi_fu_483_p8[15:0];

assign trunc_ln203_6_fu_3673_p1 = ap_phi_mux_lutv_18_phi_fu_496_p8[15:0];

assign trunc_ln203_7_fu_3705_p1 = ap_phi_mux_lutv_21_phi_fu_509_p8[15:0];

assign trunc_ln203_fu_3481_p1 = ap_phi_mux_lutv_0_phi_fu_418_p8[15:0];

assign trunc_ln703_10_fu_2961_p1 = sub_ln1253_20_fu_2947_p2[15:0];

assign trunc_ln703_11_fu_2874_p1 = sub_ln1253_21_fu_2860_p2[15:0];

assign trunc_ln703_12_fu_3173_p1 = sub_ln1253_24_fu_3159_p2[15:0];

assign trunc_ln703_13_fu_3086_p1 = sub_ln1253_25_fu_3072_p2[15:0];

assign trunc_ln703_14_fu_3385_p1 = sub_ln1253_28_fu_3371_p2[15:0];

assign trunc_ln703_15_fu_3298_p1 = sub_ln1253_29_fu_3284_p2[15:0];

assign trunc_ln703_1_fu_1814_p1 = sub_ln1253_1_fu_1800_p2[15:0];

assign trunc_ln703_2_fu_2113_p1 = sub_ln1253_4_fu_2099_p2[15:0];

assign trunc_ln703_3_fu_2026_p1 = sub_ln1253_5_fu_2012_p2[15:0];

assign trunc_ln703_4_fu_2325_p1 = sub_ln1253_8_fu_2311_p2[15:0];

assign trunc_ln703_5_fu_2238_p1 = sub_ln1253_9_fu_2224_p2[15:0];

assign trunc_ln703_6_fu_2537_p1 = sub_ln1253_12_fu_2523_p2[15:0];

assign trunc_ln703_7_fu_2450_p1 = sub_ln1253_13_fu_2436_p2[15:0];

assign trunc_ln703_8_fu_2749_p1 = sub_ln1253_16_fu_2735_p2[15:0];

assign trunc_ln703_9_fu_2662_p1 = sub_ln1253_17_fu_2648_p2[15:0];

assign trunc_ln703_fu_1901_p1 = sub_ln1253_fu_1887_p2[15:0];

assign xor_ln340_10_fu_2137_p2 = (tmp_16_fu_2117_p3 ^ tmp_15_fu_2105_p3);

assign xor_ln340_11_fu_2050_p2 = (tmp_19_fu_2030_p3 ^ tmp_18_fu_2018_p3);

assign xor_ln340_12_fu_2355_p2 = (tmp_25_fu_2317_p3 ^ 1'd1);

assign xor_ln340_13_fu_2268_p2 = (tmp_32_fu_2230_p3 ^ 1'd1);

assign xor_ln340_14_fu_2349_p2 = (tmp_26_fu_2329_p3 ^ tmp_25_fu_2317_p3);

assign xor_ln340_15_fu_2262_p2 = (tmp_33_fu_2242_p3 ^ tmp_32_fu_2230_p3);

assign xor_ln340_16_fu_2567_p2 = (tmp_37_fu_2529_p3 ^ 1'd1);

assign xor_ln340_17_fu_2480_p2 = (tmp_39_fu_2442_p3 ^ 1'd1);

assign xor_ln340_18_fu_2561_p2 = (tmp_38_fu_2541_p3 ^ tmp_37_fu_2529_p3);

assign xor_ln340_19_fu_2474_p2 = (tmp_40_fu_2454_p3 ^ tmp_39_fu_2442_p3);

assign xor_ln340_1_fu_1844_p2 = (tmp_5_fu_1806_p3 ^ 1'd1);

assign xor_ln340_20_fu_2692_p2 = (tmp_46_fu_2654_p3 ^ 1'd1);

assign xor_ln340_21_fu_2773_p2 = (tmp_45_fu_2753_p3 ^ tmp_44_fu_2741_p3);

assign xor_ln340_22_fu_2686_p2 = (tmp_47_fu_2666_p3 ^ tmp_46_fu_2654_p3);

assign xor_ln340_23_fu_2904_p2 = (tmp_53_fu_2866_p3 ^ 1'd1);

assign xor_ln340_24_fu_2985_p2 = (tmp_52_fu_2965_p3 ^ tmp_51_fu_2953_p3);

assign xor_ln340_25_fu_2898_p2 = (tmp_54_fu_2878_p3 ^ tmp_53_fu_2866_p3);

assign xor_ln340_26_fu_3116_p2 = (tmp_60_fu_3078_p3 ^ 1'd1);

assign xor_ln340_27_fu_3197_p2 = (tmp_59_fu_3177_p3 ^ tmp_58_fu_3165_p3);

assign xor_ln340_28_fu_3110_p2 = (tmp_61_fu_3090_p3 ^ tmp_60_fu_3078_p3);

assign xor_ln340_29_fu_3328_p2 = (tmp_67_fu_3290_p3 ^ 1'd1);

assign xor_ln340_2_fu_1925_p2 = (tmp_4_fu_1905_p3 ^ tmp_2_fu_1893_p3);

assign xor_ln340_30_fu_3409_p2 = (tmp_66_fu_3389_p3 ^ tmp_65_fu_3377_p3);

assign xor_ln340_31_fu_3322_p2 = (tmp_68_fu_3302_p3 ^ tmp_67_fu_3290_p3);

assign xor_ln340_3_fu_1838_p2 = (tmp_7_fu_1818_p3 ^ tmp_5_fu_1806_p3);

assign xor_ln340_4_fu_2779_p2 = (tmp_44_fu_2741_p3 ^ 1'd1);

assign xor_ln340_5_fu_2991_p2 = (tmp_51_fu_2953_p3 ^ 1'd1);

assign xor_ln340_6_fu_3203_p2 = (tmp_58_fu_3165_p3 ^ 1'd1);

assign xor_ln340_7_fu_3415_p2 = (tmp_65_fu_3377_p3 ^ 1'd1);

assign xor_ln340_8_fu_2143_p2 = (tmp_15_fu_2105_p3 ^ 1'd1);

assign xor_ln340_9_fu_2056_p2 = (tmp_18_fu_2018_p3 ^ 1'd1);

assign xor_ln340_fu_1931_p2 = (tmp_2_fu_1893_p3 ^ 1'd1);

assign xor_ln786_10_fu_2549_p2 = (tmp_38_fu_2541_p3 ^ 1'd1);

assign xor_ln786_11_fu_2462_p2 = (tmp_40_fu_2454_p3 ^ 1'd1);

assign xor_ln786_12_fu_2674_p2 = (tmp_47_fu_2666_p3 ^ 1'd1);

assign xor_ln786_13_fu_2886_p2 = (tmp_54_fu_2878_p3 ^ 1'd1);

assign xor_ln786_14_fu_3098_p2 = (tmp_61_fu_3090_p3 ^ 1'd1);

assign xor_ln786_15_fu_3310_p2 = (tmp_68_fu_3302_p3 ^ 1'd1);

assign xor_ln786_1_fu_1826_p2 = (tmp_7_fu_1818_p3 ^ 1'd1);

assign xor_ln786_2_fu_2125_p2 = (tmp_16_fu_2117_p3 ^ 1'd1);

assign xor_ln786_3_fu_2038_p2 = (tmp_19_fu_2030_p3 ^ 1'd1);

assign xor_ln786_4_fu_2761_p2 = (tmp_45_fu_2753_p3 ^ 1'd1);

assign xor_ln786_5_fu_2973_p2 = (tmp_52_fu_2965_p3 ^ 1'd1);

assign xor_ln786_6_fu_3185_p2 = (tmp_59_fu_3177_p3 ^ 1'd1);

assign xor_ln786_7_fu_3397_p2 = (tmp_66_fu_3389_p3 ^ 1'd1);

assign xor_ln786_8_fu_2337_p2 = (tmp_26_fu_2329_p3 ^ 1'd1);

assign xor_ln786_9_fu_2250_p2 = (tmp_33_fu_2242_p3 ^ 1'd1);

assign xor_ln786_fu_1913_p2 = (tmp_4_fu_1905_p3 ^ 1'd1);

assign zext_ln1118_10_fu_921_p1 = shl_ln1118_5_fu_913_p3;

assign zext_ln1118_11_fu_933_p1 = tmp_29_fu_925_p3;

assign zext_ln1118_12_fu_971_p1 = shl_ln1118_6_fu_963_p3;

assign zext_ln1118_13_fu_983_p1 = tmp_30_fu_975_p3;

assign zext_ln1118_14_fu_1021_p1 = shl_ln1118_7_fu_1013_p3;

assign zext_ln1118_15_fu_1033_p1 = tmp_31_fu_1025_p3;

assign zext_ln1118_1_fu_683_p1 = tmp_s_fu_675_p3;

assign zext_ln1118_2_fu_721_p1 = shl_ln1118_1_fu_713_p3;

assign zext_ln1118_3_fu_733_p1 = tmp_12_fu_725_p3;

assign zext_ln1118_4_fu_771_p1 = shl_ln1118_2_fu_763_p3;

assign zext_ln1118_5_fu_783_p1 = tmp_23_fu_775_p3;

assign zext_ln1118_6_fu_821_p1 = shl_ln1118_3_fu_813_p3;

assign zext_ln1118_7_fu_833_p1 = tmp_27_fu_825_p3;

assign zext_ln1118_8_fu_871_p1 = shl_ln1118_4_fu_863_p3;

assign zext_ln1118_9_fu_883_p1 = tmp_28_fu_875_p3;

assign zext_ln1118_fu_671_p1 = shl_ln_fu_663_p3;

assign zext_ln1253_10_fu_3623_p1 = reg_643_pp0_iter4_reg;

assign zext_ln1253_11_fu_2835_p1 = reg_643;

assign zext_ln1253_12_fu_3655_p1 = reg_651_pp0_iter4_reg;

assign zext_ln1253_13_fu_3047_p1 = reg_651;

assign zext_ln1253_14_fu_3687_p1 = reg_659_pp0_iter4_reg;

assign zext_ln1253_15_fu_3259_p1 = reg_659;

assign zext_ln1253_1_fu_1775_p1 = reg_603;

assign zext_ln1253_2_fu_3495_p1 = reg_611_pp0_iter4_reg;

assign zext_ln1253_3_fu_1987_p1 = reg_611;

assign zext_ln1253_4_fu_3527_p1 = reg_619_pp0_iter4_reg;

assign zext_ln1253_5_fu_2199_p1 = reg_619;

assign zext_ln1253_6_fu_3559_p1 = reg_627_pp0_iter4_reg;

assign zext_ln1253_7_fu_2411_p1 = reg_627;

assign zext_ln1253_8_fu_3591_p1 = reg_635_pp0_iter4_reg;

assign zext_ln1253_9_fu_2623_p1 = reg_635;

assign zext_ln1253_fu_3463_p1 = reg_603_pp0_iter4_reg;

assign zext_ln203_10_fu_2407_p1 = reg_623;

assign zext_ln203_11_fu_2403_p1 = reg_623;

assign zext_ln203_12_fu_2728_p1 = reg_631;

assign zext_ln203_13_fu_2619_p1 = reg_631;

assign zext_ln203_14_fu_2615_p1 = reg_631;

assign zext_ln203_15_fu_2940_p1 = reg_639;

assign zext_ln203_16_fu_2831_p1 = reg_639;

assign zext_ln203_17_fu_2827_p1 = reg_639;

assign zext_ln203_18_fu_3152_p1 = reg_647;

assign zext_ln203_19_fu_3043_p1 = reg_647;

assign zext_ln203_1_fu_1771_p1 = reg_599;

assign zext_ln203_20_fu_3039_p1 = reg_647;

assign zext_ln203_21_fu_3364_p1 = reg_655;

assign zext_ln203_22_fu_3255_p1 = reg_655;

assign zext_ln203_23_fu_3251_p1 = reg_655;

assign zext_ln203_2_fu_1767_p1 = reg_599;

assign zext_ln203_3_fu_2092_p1 = reg_607;

assign zext_ln203_4_fu_1983_p1 = reg_607;

assign zext_ln203_5_fu_1979_p1 = reg_607;

assign zext_ln203_6_fu_2304_p1 = reg_615;

assign zext_ln203_7_fu_2195_p1 = reg_615;

assign zext_ln203_8_fu_2191_p1 = reg_615;

assign zext_ln203_9_fu_2516_p1 = reg_623;

assign zext_ln203_fu_1880_p1 = reg_599;

assign zext_ln84_10_fu_1566_p1 = $unsigned(sext_ln105_2_fu_1563_p1);

assign zext_ln84_11_fu_1559_p1 = tmp_6_reg_3849_pp0_iter1_reg;

assign zext_ln84_12_fu_1603_p1 = sub_ln96_3_reg_4054;

assign zext_ln84_13_fu_1598_p1 = $unsigned(sext_ln100_3_fu_1595_p1);

assign zext_ln84_14_fu_1590_p1 = $unsigned(sext_ln105_3_fu_1587_p1);

assign zext_ln84_15_fu_1583_p1 = tmp_9_reg_3866_pp0_iter1_reg;

assign zext_ln84_16_fu_1627_p1 = sub_ln96_4_reg_4081;

assign zext_ln84_17_fu_1622_p1 = $unsigned(sext_ln100_4_fu_1619_p1);

assign zext_ln84_18_fu_1614_p1 = $unsigned(sext_ln105_4_fu_1611_p1);

assign zext_ln84_19_fu_1607_p1 = tmp_11_reg_3883_pp0_iter1_reg;

assign zext_ln84_1_fu_1526_p1 = $unsigned(sext_ln100_fu_1523_p1);

assign zext_ln84_20_fu_1651_p1 = sub_ln96_5_reg_4108;

assign zext_ln84_21_fu_1646_p1 = $unsigned(sext_ln100_5_fu_1643_p1);

assign zext_ln84_22_fu_1638_p1 = $unsigned(sext_ln105_5_fu_1635_p1);

assign zext_ln84_23_fu_1631_p1 = tmp_14_reg_3900_pp0_iter1_reg;

assign zext_ln84_24_fu_1675_p1 = sub_ln96_6_reg_4135;

assign zext_ln84_25_fu_1670_p1 = $unsigned(sext_ln100_6_fu_1667_p1);

assign zext_ln84_26_fu_1662_p1 = $unsigned(sext_ln105_6_fu_1659_p1);

assign zext_ln84_27_fu_1655_p1 = tmp_17_reg_3917_pp0_iter1_reg;

assign zext_ln84_28_fu_1699_p1 = sub_ln96_7_reg_4162;

assign zext_ln84_29_fu_1694_p1 = $unsigned(sext_ln100_7_fu_1691_p1);

assign zext_ln84_2_fu_1518_p1 = $unsigned(sext_ln105_fu_1515_p1);

assign zext_ln84_30_fu_1686_p1 = $unsigned(sext_ln105_7_fu_1683_p1);

assign zext_ln84_31_fu_1679_p1 = tmp_20_reg_3934_pp0_iter1_reg;

assign zext_ln84_3_fu_1511_p1 = tmp_reg_3815_pp0_iter1_reg;

assign zext_ln84_4_fu_1555_p1 = sub_ln96_1_reg_4000;

assign zext_ln84_5_fu_1550_p1 = $unsigned(sext_ln100_1_fu_1547_p1);

assign zext_ln84_6_fu_1542_p1 = $unsigned(sext_ln105_1_fu_1539_p1);

assign zext_ln84_7_fu_1535_p1 = tmp_3_reg_3832_pp0_iter1_reg;

assign zext_ln84_8_fu_1579_p1 = sub_ln96_2_reg_4027;

assign zext_ln84_9_fu_1574_p1 = $unsigned(sext_ln100_2_fu_1571_p1);

assign zext_ln84_fu_1531_p1 = sub_ln96_reg_3973;

assign zext_ln95_1_fu_1119_p1 = tmp_3_reg_3832;

assign zext_ln95_2_fu_1175_p1 = tmp_6_reg_3849;

assign zext_ln95_3_fu_1231_p1 = tmp_9_reg_3866;

assign zext_ln95_4_fu_1287_p1 = tmp_11_reg_3883;

assign zext_ln95_5_fu_1343_p1 = tmp_14_reg_3900;

assign zext_ln95_6_fu_1399_p1 = tmp_17_reg_3917;

assign zext_ln95_7_fu_1455_p1 = tmp_20_reg_3934;

assign zext_ln95_fu_1063_p1 = tmp_reg_3815;

endmodule //phase_to_sincos
