# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Part6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leesam/Desktop/Part6 {C:/Users/leesam/Desktop/Part6/Part6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:30 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leesam/Desktop/Part6" C:/Users/leesam/Desktop/Part6/Part6.v 
# -- Compiling module Part6
# 
# Top level modules:
# 	Part6
# End time: 16:59:30 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leesam/Desktop/Part6 {C:/Users/leesam/Desktop/Part6/Part6TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:30 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leesam/Desktop/Part6" C:/Users/leesam/Desktop/Part6/Part6TB.v 
# -- Compiling module Part6TB
# 
# Top level modules:
# 	Part6TB
# End time: 16:59:31 on May 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Part6TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Part6TB 
# Start time: 16:59:31 on May 10,2018
# Loading work.Part6TB
# Loading work.Part6
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/leesam/Desktop/Part6/Part6TB.v(24)
#    Time: 500 ps  Iteration: 0  Instance: /Part6TB
# Break in Module Part6TB at C:/Users/leesam/Desktop/Part6/Part6TB.v line 24
# End time: 17:00:47 on May 10,2018, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
