/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [18:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_3z ? _01_ : _00_);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_1_17z = !(celloutsig_1_6z[2] ? celloutsig_1_2z : celloutsig_1_7z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z | in_data[28]);
  assign celloutsig_1_10z = ~(celloutsig_1_3z[2] | celloutsig_1_6z[1]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_2z | celloutsig_1_9z[3]);
  reg [18:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 19'h00000;
    else _11_ <= { in_data[74:57], celloutsig_0_1z };
  assign { _02_[18:17], _01_, _02_[15:11], _00_, _02_[9:0] } = _11_;
  reg [17:0] _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 18'h00000;
    else _12_ <= { _02_[17], _01_, _02_[15:11], _00_, _02_[9:5], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z };
  assign out_data[49:32] = _12_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 7'h00;
    else _03_ <= { in_data[139:134], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_1z, _03_, celloutsig_1_14z, celloutsig_1_16z } & { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_11z, _03_, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_1z = { in_data[121:116], celloutsig_1_0z } == in_data[124:118];
  assign celloutsig_1_16z = { in_data[112:108], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_15z } == in_data[157:148];
  assign celloutsig_0_0z = in_data[28:16] >= in_data[95:83];
  assign celloutsig_1_19z = { in_data[186:185], celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_17z } >= in_data[159:155];
  assign celloutsig_1_2z = { in_data[108:106], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= { in_data[124:121], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_6z[1], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z } && { in_data[117:98], celloutsig_1_1z };
  assign celloutsig_1_15z = { in_data[183:180], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_13z } && { celloutsig_1_3z[10:3], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_4z = ! { celloutsig_1_3z[6:4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } < { in_data[92:91], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[164:151] % { 1'h1, in_data[146:134] };
  assign celloutsig_1_9z = { _03_[1:0], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, _03_[0], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_2z ? { in_data[40:38], celloutsig_0_0z } : { 1'h0, celloutsig_0_0z, 2'h0 };
  assign celloutsig_0_11z = { celloutsig_0_5z[2:1], celloutsig_0_6z } | { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_3z[9:8], celloutsig_1_2z } | celloutsig_1_3z[4:2];
  assign celloutsig_1_7z = | { _03_[2:0], celloutsig_1_0z };
  assign celloutsig_1_13z = | { celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_13z } ~^ { celloutsig_1_6z[1:0], celloutsig_1_10z };
  assign celloutsig_1_0z = ~((in_data[112] & in_data[111]) | (in_data[182] & in_data[142]));
  assign { _02_[16], _02_[10] } = { _01_, _00_ };
  assign { out_data[142:128], out_data[96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
