E:/ld/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 15679776 work.testbench -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 1-4cedfbc5dde6-681ad196-22d-3ddc +__design_bin_path+E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sim_sum_completo +__betafsm