$date
	Thu Feb  3 21:51:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_vector_concat $end
$scope module U0 $end
$var wire 5 ! a [4:0] $end
$var wire 5 " b [4:0] $end
$var wire 5 # c [4:0] $end
$var wire 5 $ d [4:0] $end
$var wire 5 % e [4:0] $end
$var wire 5 & f [4:0] $end
$var wire 8 ' z [7:0] $end
$var wire 8 ( y [7:0] $end
$var wire 8 ) x [7:0] $end
$var wire 8 * w [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b111 '
b1 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
b10010111 *
b11001010 )
b10000110 (
b10001011 '
b10010 !
b11111 "
b101 #
b1000 $
b1101 %
b10 &
#40
b1100011 *
b10000100 )
b1110010 (
b10011 '
b1100 !
b1110 "
b10 #
b111 $
b100 %
b100 &
#60
b11101010 *
b10010111 )
b11111000 (
b100011 '
b11101 !
b1010 "
b1011 #
b11111 $
b10000 %
b1000 &
#80
b1 *
b1101 )
b11101000 (
b10110011 '
b0 !
b100 "
b110 #
b11110 $
b10001 %
b1100 &
#85
