INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/decoder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_sim
