// Seed: 3491543360
module module_0 (
    output tri0 id_0,
    input supply1 id_1
);
  wire  id_3;
  logic id_4;
  ;
  wire id_5;
endmodule
module module_1 #(
    parameter id_15 = 32'd72,
    parameter id_17 = 32'd36
) (
    output wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    output tri1 id_4,
    input wire id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    input wor id_9,
    output wire id_10
    , id_27,
    input wire id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri id_14,
    input supply0 _id_15,
    input tri id_16,
    input tri _id_17,
    input supply0 id_18,
    output uwire id_19,
    input uwire id_20,
    input uwire id_21,
    input wor id_22,
    input wor id_23,
    input uwire id_24,
    output uwire id_25
);
  module_0 modCall_1 (
      id_0,
      id_9
  );
  assign modCall_1.id_0 = 0;
  parameter id_28 = 1;
  logic [id_17 : id_15  &&  -1] id_29;
  ;
endmodule
