cd /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet
vsim work.testbench
# vsim work.testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench_a)
# Loading work.maet(maet_a)
quit -sim
do simu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MAET
# -- Compiling architecture MAET_A of MAET
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TESTBENCH
# -- Compiling architecture TESTBENCH_A of TESTBENCH
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity MAET
# ** Error: TestBench.vhd(39): near "touch": expecting ';'
# ** Error: TestBench.vhd(56): VHDL Compiler exiting
# ** Error: /opt/altera/13.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./simu.do line 5
# /opt/altera/13.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 TestBench.vhd"

q
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet/bascule.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity memoire_Nbit
# -- Compiling architecture behav of memoire_Nbit
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet/machine_a_etats.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MAET
# -- Compiling architecture MAET_A of MAET
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet/TestBench.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TESTBENCH
# -- Compiling architecture TESTBENCH_A of TESTBENCH
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity MAET
# ** Error: /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet/TestBench.vhd(39): near "touch": expecting ';'
# ** Error: /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet/TestBench.vhd(56): VHDL Compiler exiting
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet/bascule.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity memoire_Nbit
# -- Compiling architecture behav of memoire_Nbit
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet/machine_a_etats.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MAET
# -- Compiling architecture MAET_A of MAET
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet/TestBench.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TESTBENCH
# -- Compiling architecture TESTBENCH_A of TESTBENCH
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity MAET
# A bookmark named "bookmark0" has been added for window "Source1"
project open /nfs/home/sasl/eleves/ei-se/3520311/Elec_NUM/projet/decodeur
# Loading project decodeur
do simu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MAET
# -- Compiling architecture MAET_A of MAET
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TESTBENCH
# -- Compiling architecture TESTBENCH_A of TESTBENCH
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity MAET
# vsim TestBench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench_a)
# Loading work.maet(maet_a)
do simu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MAET
# -- Compiling architecture MAET_A of MAET
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TESTBENCH
# -- Compiling architecture TESTBENCH_A of TESTBENCH
# ** Error: TestBench.vhd(29): (vcom-1136) Unknown identifier "en_period".
# ** Error: TestBench.vhd(29): Type error resolving infix expression "-" as type std.STANDARD.TIME.
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity MAET
# ** Error: TestBench.vhd(55): VHDL Compiler exiting
# ** Error: /opt/altera/13.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./simu.do line 5
# /opt/altera/13.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 TestBench.vhd"
do simu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MAET
# -- Compiling architecture MAET_A of MAET
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TESTBENCH
# -- Compiling architecture TESTBENCH_A of TESTBENCH
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity MAET
# vsim TestBench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench_a)
# Loading work.maet(maet_a)
