<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/include/llvm/CodeGen/LivePhysRegs.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L177'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- llvm/CodeGen/LivePhysRegs.h - Live Physical Register Set -*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This file implements the LivePhysRegs utility for tracking liveness of</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// physical registers. This can be used for ad-hoc liveness tracking after</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register allocation. You can start with the live-ins/live-outs at the</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// beginning/end of a block and update the information while walking the</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instructions inside the block. This implementation tracks the liveness on a</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// sub-register granularity.</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// We assume that the high bits of a physical super-register are not preserved</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// unless the instruction has an implicit-use operand reading the super-</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register.</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// X86 Example:</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %ymm0 = ...</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %xmm0 = ... (Kills %xmm0, all %xmm0s sub-registers, and %ymm0)</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %ymm0 = ...</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %xmm0 = ..., implicit %ymm0 (%ymm0 and all its sub-registers are alive)</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_CODEGEN_LIVEPHYSREGS_H</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_CODEGEN_LIVEPHYSREGS_H</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SparseSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegister.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;utility&gt;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename T&gt; class ArrayRef;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineInstr;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineFunction;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineOperand;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineRegisterInfo;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class raw_ostream;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// A set of physical registers with utility functions to track liveness</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// when walking backward/forward through a basic block.</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class LivePhysRegs {</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterInfo *TRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  using RegisterSet = SparseSet&lt;MCPhysReg, identity&lt;MCPhysReg&gt;&gt;;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegisterSet LiveRegs;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Constructs an unitialized set. init() needs to be called to initialize it.</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>812k</pre></td><td class='code'><pre>  LivePhysRegs() = default;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Constructs and initializes an empty set.</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  LivePhysRegs(const TargetRegisterInfo &amp;TRI) : TRI(&amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>    LiveRegs.setUniverse(TRI.getNumRegs());</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LivePhysRegs(const LivePhysRegs&amp;) = delete;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LivePhysRegs &amp;operator=(const LivePhysRegs&amp;) = delete;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (re-)initializes and clears the set.</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>  void init(const TargetRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    this-&gt;TRI = &amp;TRI;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    LiveRegs.clear();</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>    LiveRegs.setUniverse(TRI.getNumRegs());</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>52.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Clears the set.</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>5.17k</pre></td><td class='code'><pre>  void clear() { LiveRegs.clear(); }</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the set is empty.</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>94.4k</pre></td><td class='code'><pre>  bool empty() const { return LiveRegs.empty(); }</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds a physical register and all its sub-registers to the set.</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>3.35M</pre></td><td class='code'><pre>  void addReg(MCPhysReg Reg) {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>3.35M</pre></td><td class='code'><pre>    assert(TRI &amp;&amp; &quot;LivePhysRegs is not initialized.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>3.35M</pre></td><td class='code'><pre>    assert(Reg &lt;= TRI-&gt;getNumRegs() &amp;&amp; &quot;Expected a physical register.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>3.35M</pre></td><td class='code'><pre>    for (MCPhysReg SubReg : TRI-&gt;subregs_inclusive(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.46M</span>, <span class='None'>False</span>: <span class='covered-line'>3.35M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>9.46M</pre></td><td class='code'><pre>      LiveRegs.insert(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>3.35M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Removes a physical register, all its sub-registers, and all its</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// super-registers from the set.</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>  void removeReg(MCPhysReg Reg) {</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    assert(TRI &amp;&amp; &quot;LivePhysRegs is not initialized.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    assert(Reg &lt;= TRI-&gt;getNumRegs() &amp;&amp; &quot;Expected a physical register.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>14.2M</pre></td><td class='code'><pre>    <div class='tooltip'>for (MCRegAliasIterator R(Reg, TRI, true); <span class='tooltip-content'>1.03M</span></div>R.isValid(); <div class='tooltip'>++R<span class='tooltip-content'>13.2M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.2M</span>, <span class='None'>False</span>: <span class='covered-line'>1.03M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>13.2M</pre></td><td class='code'><pre>      LiveRegs.erase(*R);</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Removes physical registers clobbered by the regmask operand \p MO.</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void removeRegsInMask(const MachineOperand &amp;MO,</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        SmallVectorImpl&lt;std::pair&lt;MCPhysReg, const MachineOperand*&gt;&gt; *Clobbers =</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        nullptr);</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if register \p Reg is contained in the set. This also</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// works if only the super register of \p Reg has been defined, because</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// addReg() always adds all sub-registers to the set as well.</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Note: Returns false if just some sub registers are live, use available()</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// when searching a free register.</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>847k</pre></td><td class='code'><pre>  bool contains(MCPhysReg Reg) const { return LiveRegs.count(Reg); }</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if register \p Reg and no aliasing register is in the set.</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool available(const MachineRegisterInfo &amp;MRI, MCPhysReg Reg) const;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Remove defined registers and regmask kills from the set.</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void removeDefs(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Add uses to the set.</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addUses(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Simulates liveness when stepping backwards over an instruction(bundle).</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Remove Defs, add uses. This is the recommended way of calculating</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// liveness.</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void stepBackward(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Simulates liveness when stepping forward over an instruction(bundle).</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Remove killed-uses, add defs. This is the not recommended way, because it</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// depends on accurate kill flags. If possible use stepBackward() instead of</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this function. The clobbers set will be the list of registers either</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// defined or clobbered by a regmask.  The operand will identify whether this</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is a regmask or register operand.</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void stepForward(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        SmallVectorImpl&lt;std::pair&lt;MCPhysReg, const MachineOperand*&gt;&gt; &amp;Clobbers);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds all live-in registers of basic block \p MBB.</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Live in registers are the registers in the blocks live-in list and the</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// pristine registers.</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addLiveIns(const MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds all live-in registers of basic block \p MBB but skips pristine</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// registers.</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addLiveInsNoPristines(const MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds all live-out registers of basic block \p MBB.</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Live out registers are the union of the live-in registers of the successor</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// blocks and pristine registers. Live out registers of the end block are the</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// callee saved registers.</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If a register is not added by this method, it is guaranteed to not be</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// live out from MBB, although a sub-register may be. This is true</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// both before and after regalloc.</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addLiveOuts(const MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds all live-out registers of basic block \p MBB but skips pristine</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// registers.</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addLiveOutsNoPristines(const MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  using const_iterator = RegisterSet::const_iterator;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>  const_iterator begin() const { return LiveRegs.begin(); }</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>  const_iterator end() const { return LiveRegs.end(); }</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Prints the currently live registers to \p OS.</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void print(raw_ostream &amp;OS) const;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Dumps the currently live registers to the debug output.</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void dump() const;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds live-in registers from basic block \p MBB, taking associated</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// lane masks into consideration.</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addBlockLiveIns(const MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds pristine registers. Pristine registers are callee saved registers</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that are unused in the function.</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addPristines(const MachineFunction &amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>inline raw_ostream &amp;operator&lt;&lt;(raw_ostream &amp;OS, const LivePhysRegs&amp; LR) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  LR.print(OS);</span></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return OS;</span></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Computes registers live-in to \p MBB assuming all of its successors</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// live-in lists are up-to-date. Puts the result into the given LivePhysReg</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instance \p LiveRegs.</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void computeLiveIns(LivePhysRegs &amp;LiveRegs, const MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Recomputes dead and kill flags in \p MBB.</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void recomputeLivenessFlags(MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Adds registers contained in \p LiveRegs to the block live-in list of \p MBB.</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Does not add reserved registers.</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void addLiveIns(MachineBasicBlock &amp;MBB, const LivePhysRegs &amp;LiveRegs);</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Convenience function combining computeLiveIns() and addLiveIns().</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void computeAndAddLiveIns(LivePhysRegs &amp;LiveRegs,</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Convenience function for recomputing live-in&apos;s for a MBB. Returns true if</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// any changes were made.</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>static inline bool recomputeLiveIns(MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  LivePhysRegs LPR;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  std::vector&lt;MachineBasicBlock::RegisterMaskPair&gt; OldLiveIns;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  MBB.clearLiveIns(OldLiveIns);</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  computeAndAddLiveIns(LPR, MBB);</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  MBB.sortUniqueLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  const std::vector&lt;MachineBasicBlock::RegisterMaskPair&gt; &amp;NewLiveIns =</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>      MBB.getLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  return OldLiveIns != NewLiveIns;</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64InstrInfo.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>static inline bool recomputeLiveIns(MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  LivePhysRegs LPR;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  std::vector&lt;MachineBasicBlock::RegisterMaskPair&gt; OldLiveIns;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  MBB.clearLiveIns(OldLiveIns);</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  computeAndAddLiveIns(LPR, MBB);</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  MBB.sortUniqueLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  const std::vector&lt;MachineBasicBlock::RegisterMaskPair&gt; &amp;NewLiveIns =</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>      MBB.getLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  return OldLiveIns != NewLiveIns;</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: AArch64FrameLowering.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: AArch64ExpandPseudoInsts.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: HexagonInstrInfo.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: HexagonFrameLowering.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: LoongArchExpandPseudoInsts.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: LoongArchExpandAtomicPseudoInsts.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MipsExpandPseudo.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCFrameLowering.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstrInfo.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandAtomicPseudoInsts.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandISEL.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCPreEmitPeephole.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SystemZPostRewrite.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SystemZFrameLowering.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrInfo.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: BranchRelaxation.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: BreakFalseDeps.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: IfConversion.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: BranchFolding.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: LivePhysRegs.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MachineBasicBlock.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MachineBlockPlacement.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ScheduleDAGInstrs.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: StackMapLivenessAnalysis.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MachineOutliner.cpp:llvm::recomputeLiveIns(llvm::MachineBasicBlock&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Convenience function for recomputing live-in&apos;s for a set of MBBs until the</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// computation converges.</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>inline void fullyRecomputeLiveIns(ArrayRef&lt;MachineBasicBlock *&gt; MBBs) {</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>  MachineBasicBlock *const *Data = MBBs.data();</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>  const size_t Len = MBBs.size();</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:10</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>    bool AnyChange = false;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>8.52k</pre></td><td class='code'><pre>    for (size_t I = 0; I &lt; Len; <div class='tooltip'>++I<span class='tooltip-content'>6.60k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L220' href='#L220'><span>220:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.60k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>      if (recomputeLiveIns(*Data[I]))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L221' href='#L221'><span>221:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.63k</span>, <span class='None'>False</span>: <span class='covered-line'>4.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>        AnyChange = true;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>    if (!AnyChange)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>920</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_CODEGEN_LIVEPHYSREGS_H</pre></td></tr></table></div></body></html>