Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 01:31:23 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_57/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                 1123        0.019        0.000                      0                 1123        2.169        0.000                       0                  1103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.444}        4.888           204.583         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.068        0.000                      0                 1123        0.019        0.000                      0                 1123        2.169        0.000                       0                  1103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 genblk1[12].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.444ns period=4.888ns})
  Destination:            reg_out/reg_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.444ns period=4.888ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.888ns  (vclock rise@4.888ns - vclock rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.096ns (44.577%)  route 2.606ns (55.423%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns = ( 7.040 - 4.888 ) 
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.582ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.531ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, routed)        1.601     2.547    genblk1[12].reg_in/clk_IBUF_BUFG
    SLICE_X120Y521       FDRE                                         r  genblk1[12].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y521       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.626 r  genblk1[12].reg_in/reg_out_reg[1]/Q
                         net (fo=2, routed)           0.129     2.755    conv/add000065/O13[1]
    SLICE_X120Y521       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     2.849 r  conv/add000065/reg_out_reg[1]_i_201/O[1]
                         net (fo=2, routed)           0.244     3.093    conv/add000065/reg_out_reg[1]_i_201_n_14
    SLICE_X121Y521       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.182 r  conv/add000065/reg_out[1]_i_208/O
                         net (fo=1, routed)           0.016     3.198    conv/add000065/reg_out[1]_i_208_n_0
    SLICE_X121Y521       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.435 r  conv/add000065/reg_out_reg[1]_i_99/O[5]
                         net (fo=2, routed)           0.420     3.855    conv/add000065/reg_out_reg[1]_i_99_n_10
    SLICE_X123Y521       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.906 r  conv/add000065/reg_out[1]_i_102/O
                         net (fo=1, routed)           0.022     3.928    conv/add000065/reg_out[1]_i_102_n_0
    SLICE_X123Y521       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.087 r  conv/add000065/reg_out_reg[1]_i_42/CO[7]
                         net (fo=1, routed)           0.026     4.113    conv/add000065/reg_out_reg[1]_i_42_n_0
    SLICE_X123Y522       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.169 r  conv/add000065/reg_out_reg[1]_i_142/O[0]
                         net (fo=1, routed)           0.408     4.577    conv/add000065/reg_out_reg[1]_i_142_n_15
    SLICE_X118Y522       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     4.628 r  conv/add000065/reg_out[1]_i_66/O
                         net (fo=1, routed)           0.009     4.637    conv/add000065/reg_out[1]_i_66_n_0
    SLICE_X118Y522       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.870 r  conv/add000065/reg_out_reg[1]_i_23/O[5]
                         net (fo=2, routed)           0.193     5.063    conv/add000065/reg_out_reg[1]_i_23_n_10
    SLICE_X118Y526       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.186 r  conv/add000065/reg_out[21]_i_28/O
                         net (fo=1, routed)           0.007     5.193    conv/add000065/reg_out[21]_i_28_n_0
    SLICE_X118Y526       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.346 r  conv/add000065/reg_out_reg[21]_i_16/CO[7]
                         net (fo=1, routed)           0.026     5.372    conv/add000065/reg_out_reg[21]_i_16_n_0
    SLICE_X118Y527       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.428 r  conv/add000065/reg_out_reg[21]_i_15/O[0]
                         net (fo=2, routed)           0.209     5.637    conv/add000065/reg_out_reg[21]_i_15_n_15
    SLICE_X115Y527       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.761 r  conv/add000065/reg_out[21]_i_19/O
                         net (fo=1, routed)           0.009     5.770    conv/add000065/reg_out[21]_i_19_n_0
    SLICE_X115Y527       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     5.884 r  conv/add000065/reg_out_reg[21]_i_9/O[2]
                         net (fo=2, routed)           0.298     6.182    conv/add000065/reg_out_reg[21]_i_9_n_13
    SLICE_X116Y522       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     6.219 r  conv/add000065/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.021     6.240    conv/add000065/reg_out[21]_i_12_n_0
    SLICE_X116Y522       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[5])
                                                      0.162     6.402 r  conv/add000065/reg_out_reg[21]_i_3/CO[5]
                         net (fo=1, routed)           0.203     6.605    conv/add000065/reg_out_reg[21]_i_3_n_2
    SLICE_X115Y522       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.704 r  conv/add000065/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.009     6.713    conv/add000065/reg_out[21]_i_5_n_0
    SLICE_X115Y522       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     6.857 r  conv/add000065/reg_out_reg[21]_i_2/O[4]
                         net (fo=2, routed)           0.121     6.978    reg_out/a[21]
    SLICE_X115Y523       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.013 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.236     7.249    reg_out/reg_out[21]_i_1_n_0
    SLICE_X115Y522       FDRE                                         r  reg_out/reg_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.888     4.888 r  
    AP13                                              0.000     4.888 r  clk (IN)
                         net (fo=0)                   0.000     4.888    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.233 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.233    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.233 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.520    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.544 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, routed)        1.496     7.040    reg_out/clk_IBUF_BUFG
    SLICE_X115Y522       FDRE                                         r  reg_out/reg_out_reg[13]/C
                         clock pessimism              0.387     7.427    
                         clock uncertainty           -0.035     7.391    
    SLICE_X115Y522       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     7.317    reg_out/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 demux/genblk1[81].z_reg[81][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.444ns period=4.888ns})
  Destination:            genblk1[81].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.444ns period=4.888ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.805ns (routing 0.319ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.351ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, routed)        0.805     1.196    demux/clk_IBUF_BUFG
    SLICE_X111Y519       FDRE                                         r  demux/genblk1[81].z_reg[81][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y519       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.235 r  demux/genblk1[81].z_reg[81][0]/Q
                         net (fo=1, routed)           0.033     1.268    genblk1[81].reg_in/D[0]
    SLICE_X111Y519       FDRE                                         r  genblk1[81].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, routed)        0.910     1.525    genblk1[81].reg_in/clk_IBUF_BUFG
    SLICE_X111Y519       FDRE                                         r  genblk1[81].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.324     1.202    
    SLICE_X111Y519       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.249    genblk1[81].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.444 }
Period(ns):         4.888
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.888       3.598      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.444       2.169      SLICE_X111Y511  demux/genblk1[58].z_reg[58][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.444       2.169      SLICE_X112Y529  demux/genblk1[44].z_reg[44][4]/C



