#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon May  7 19:17:39 2018
# Process ID: 14483
# Current directory: /home/adadek/SoC_Design/vivado/soc_project.runs/impl_1
# Command line: vivado -log soc_project_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_project_wrapper.tcl -notrace
# Log file: /home/adadek/SoC_Design/vivado/soc_project.runs/impl_1/soc_project_wrapper.vdi
# Journal file: /home/adadek/SoC_Design/vivado/soc_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/SoC_Design/IPs/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/SoC_Design/IPs/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
Command: link_design -top soc_project_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_FILTER_IIR_0_0/soc_project_FILTER_IIR_0_0.dcp' for cell 'soc_project_i/FILTER_IIR_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_processing_system7_0_0/soc_project_processing_system7_0_0.dcp' for cell 'soc_project_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_rst_ps7_0_100M_0/soc_project_rst_ps7_0_100M_0.dcp' for cell 'soc_project_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_xlconstant_0_1/soc_project_xlconstant_0_1.dcp' for cell 'soc_project_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_zed_audio_0_0/soc_project_zed_audio_0_0.dcp' for cell 'soc_project_i/zed_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_auto_pc_0/soc_project_auto_pc_0.dcp' for cell 'soc_project_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_processing_system7_0_0/soc_project_processing_system7_0_0.xdc] for cell 'soc_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_processing_system7_0_0/soc_project_processing_system7_0_0.xdc] for cell 'soc_project_i/processing_system7_0/inst'
Parsing XDC File [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_rst_ps7_0_100M_0/soc_project_rst_ps7_0_100M_0_board.xdc] for cell 'soc_project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_rst_ps7_0_100M_0/soc_project_rst_ps7_0_100M_0_board.xdc] for cell 'soc_project_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_rst_ps7_0_100M_0/soc_project_rst_ps7_0_100M_0.xdc] for cell 'soc_project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_rst_ps7_0_100M_0/soc_project_rst_ps7_0_100M_0.xdc] for cell 'soc_project_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/adadek/SoC_Design/IPs/zedboard_audio/constraints/zed_audio.xdc]
Finished Parsing XDC File [/home/adadek/SoC_Design/IPs/zedboard_audio/constraints/zed_audio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1572.801 ; gain = 359.117 ; free physical = 863 ; free virtual = 12745
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1610.816 ; gain = 38.016 ; free physical = 873 ; free virtual = 12754
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21f3fd69a

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2077.301 ; gain = 0.000 ; free physical = 487 ; free virtual = 12369
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 33 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21d6e1914

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2077.301 ; gain = 0.000 ; free physical = 492 ; free virtual = 12374
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17b185c22

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2077.301 ; gain = 0.000 ; free physical = 492 ; free virtual = 12374
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 322 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17b185c22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2077.301 ; gain = 0.000 ; free physical = 492 ; free virtual = 12373
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17b185c22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2077.301 ; gain = 0.000 ; free physical = 491 ; free virtual = 12373
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2077.301 ; gain = 0.000 ; free physical = 491 ; free virtual = 12373
Ending Logic Optimization Task | Checksum: 202efb150

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2077.301 ; gain = 0.000 ; free physical = 491 ; free virtual = 12373

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.436 | TNS=-119.335 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1c61b9d6f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 468 ; free virtual = 12350
Ending Power Optimization Task | Checksum: 1c61b9d6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2346.418 ; gain = 269.117 ; free physical = 477 ; free virtual = 12359
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 2346.418 ; gain = 773.617 ; free physical = 477 ; free virtual = 12359
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 474 ; free virtual = 12358
INFO: [Common 17-1381] The checkpoint '/home/adadek/SoC_Design/vivado/soc_project.runs/impl_1/soc_project_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_project_wrapper_drc_opted.rpt -pb soc_project_wrapper_drc_opted.pb -rpx soc_project_wrapper_drc_opted.rpx
Command: report_drc -file soc_project_wrapper_drc_opted.rpt -pb soc_project_wrapper_drc_opted.pb -rpx soc_project_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adadek/SoC_Design/vivado/soc_project.runs/impl_1/soc_project_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 457 ; free virtual = 12341
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 135471a61

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 457 ; free virtual = 12341
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 448 ; free virtual = 12330

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 115ef0681

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 465 ; free virtual = 12347

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14e3ef771

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 456 ; free virtual = 12338

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14e3ef771

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 456 ; free virtual = 12338
Phase 1 Placer Initialization | Checksum: 14e3ef771

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 456 ; free virtual = 12338

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11c3d5519

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 441 ; free virtual = 12323

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c3d5519

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 441 ; free virtual = 12323

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d7ea6c9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 441 ; free virtual = 12324

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18985524f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 442 ; free virtual = 12324

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d9828ca8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 442 ; free virtual = 12324

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d9828ca8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 442 ; free virtual = 12324

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d9828ca8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 441 ; free virtual = 12324

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 24a0f7d13

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 428 ; free virtual = 12310

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1db1d90f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 428 ; free virtual = 12310

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1db1d90f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 428 ; free virtual = 12310

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11a22f65b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 429 ; free virtual = 12312
Phase 3 Detail Placement | Checksum: 11a22f65b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 429 ; free virtual = 12312

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1912159

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b1912159

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 431 ; free virtual = 12313
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.725. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fb069f98

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 430 ; free virtual = 12312
Phase 4.1 Post Commit Optimization | Checksum: fb069f98

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 430 ; free virtual = 12312

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fb069f98

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 430 ; free virtual = 12312

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fb069f98

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 430 ; free virtual = 12312

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 72fa393d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 430 ; free virtual = 12313
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 72fa393d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 430 ; free virtual = 12313
Ending Placer Task | Checksum: 5527b205

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 443 ; free virtual = 12326
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 443 ; free virtual = 12326
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 431 ; free virtual = 12326
INFO: [Common 17-1381] The checkpoint '/home/adadek/SoC_Design/vivado/soc_project.runs/impl_1/soc_project_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_project_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 428 ; free virtual = 12313
INFO: [runtcl-4] Executing : report_utilization -file soc_project_wrapper_utilization_placed.rpt -pb soc_project_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 438 ; free virtual = 12323
INFO: [runtcl-4] Executing : report_control_sets -file soc_project_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 438 ; free virtual = 12323
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 385d6253 ConstDB: 0 ShapeSum: 1cca4fb2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2c4a606f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 299 ; free virtual = 12184
Post Restoration Checksum: NetGraph: 2b755395 NumContArr: d50cda Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2c4a606f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 298 ; free virtual = 12183

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2c4a606f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 282 ; free virtual = 12168

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2c4a606f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 283 ; free virtual = 12168
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ed005e0d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 274 ; free virtual = 12159
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.733 | TNS=-225.150| WHS=-2.160 | THS=-202.028|

Phase 2 Router Initialization | Checksum: bb156a26

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2346.418 ; gain = 0.000 ; free physical = 270 ; free virtual = 12156

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23174e3a2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 2354.387 ; gain = 7.969 ; free physical = 258 ; free virtual = 12141

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 583
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.859 | TNS=-587.250| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ac5d7217

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2354.387 ; gain = 7.969 ; free physical = 264 ; free virtual = 12144

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.859 | TNS=-587.254| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d34ea41d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2354.387 ; gain = 7.969 ; free physical = 264 ; free virtual = 12143
Phase 4 Rip-up And Reroute | Checksum: 1d34ea41d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2354.387 ; gain = 7.969 ; free physical = 264 ; free virtual = 12143

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 205e00519

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2354.387 ; gain = 7.969 ; free physical = 264 ; free virtual = 12144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.859 | TNS=-582.367| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13ebb3099

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2354.387 ; gain = 7.969 ; free physical = 263 ; free virtual = 12143

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ebb3099

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2354.387 ; gain = 7.969 ; free physical = 263 ; free virtual = 12143
Phase 5 Delay and Skew Optimization | Checksum: 13ebb3099

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2354.387 ; gain = 7.969 ; free physical = 263 ; free virtual = 12143

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15fadae30

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2354.387 ; gain = 7.969 ; free physical = 263 ; free virtual = 12143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.859 | TNS=-582.818| WHS=-0.506 | THS=-5.077 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 12b3be308

Time (s): cpu = 00:01:56 ; elapsed = 00:00:56 . Memory (MB): peak = 3399.387 ; gain = 1052.969 ; free physical = 1068 ; free virtual = 12082
Phase 6.1 Hold Fix Iter | Checksum: 12b3be308

Time (s): cpu = 00:01:56 ; elapsed = 00:00:56 . Memory (MB): peak = 3399.387 ; gain = 1052.969 ; free physical = 1068 ; free virtual = 12082

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.859 | TNS=-619.730| WHS=-0.506 | THS=-1.198 |

Phase 6.2 Additional Hold Fix | Checksum: 198e41210

Time (s): cpu = 00:02:32 ; elapsed = 00:01:11 . Memory (MB): peak = 3655.387 ; gain = 1308.969 ; free physical = 1171 ; free virtual = 12070
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 48 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[45]_i_1/I0
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[46]_i_1/I0
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[47]_i_1/I0
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[48]_i_1/I0
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[51]_i_1/I0
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[52]_i_1/I0
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[58]_i_1/I0
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[40]_i_1/I0
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[41]_i_1/I0
	soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[42]_i_1/I0
	.. and 38 more pins.

Phase 6 Post Hold Fix | Checksum: 128da0507

Time (s): cpu = 00:02:38 ; elapsed = 00:01:15 . Memory (MB): peak = 3655.387 ; gain = 1308.969 ; free physical = 1189 ; free virtual = 12089

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.69468 %
  Global Horizontal Routing Utilization  = 1.91413 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1be60de51

Time (s): cpu = 00:02:39 ; elapsed = 00:01:15 . Memory (MB): peak = 3655.387 ; gain = 1308.969 ; free physical = 1189 ; free virtual = 12089

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1be60de51

Time (s): cpu = 00:02:39 ; elapsed = 00:01:15 . Memory (MB): peak = 3655.387 ; gain = 1308.969 ; free physical = 1188 ; free virtual = 12087

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2060eefdd

Time (s): cpu = 00:02:39 ; elapsed = 00:01:15 . Memory (MB): peak = 3655.387 ; gain = 1308.969 ; free physical = 1191 ; free virtual = 12090

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d6f6dbc7

Time (s): cpu = 00:02:40 ; elapsed = 00:01:16 . Memory (MB): peak = 3655.387 ; gain = 1308.969 ; free physical = 1194 ; free virtual = 12093
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.859 | TNS=-625.926| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d6f6dbc7

Time (s): cpu = 00:02:40 ; elapsed = 00:01:16 . Memory (MB): peak = 3655.387 ; gain = 1308.969 ; free physical = 1194 ; free virtual = 12093
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:40 ; elapsed = 00:01:16 . Memory (MB): peak = 3655.387 ; gain = 1308.969 ; free physical = 1237 ; free virtual = 12136

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:43 ; elapsed = 00:01:17 . Memory (MB): peak = 3655.391 ; gain = 1308.973 ; free physical = 1237 ; free virtual = 12136
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3663.395 ; gain = 0.004 ; free physical = 1220 ; free virtual = 12135
INFO: [Common 17-1381] The checkpoint '/home/adadek/SoC_Design/vivado/soc_project.runs/impl_1/soc_project_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_project_wrapper_drc_routed.rpt -pb soc_project_wrapper_drc_routed.pb -rpx soc_project_wrapper_drc_routed.rpx
Command: report_drc -file soc_project_wrapper_drc_routed.rpt -pb soc_project_wrapper_drc_routed.pb -rpx soc_project_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adadek/SoC_Design/vivado/soc_project.runs/impl_1/soc_project_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_project_wrapper_methodology_drc_routed.rpt -pb soc_project_wrapper_methodology_drc_routed.pb -rpx soc_project_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_project_wrapper_methodology_drc_routed.rpt -pb soc_project_wrapper_methodology_drc_routed.pb -rpx soc_project_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/adadek/SoC_Design/vivado/soc_project.runs/impl_1/soc_project_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_project_wrapper_power_routed.rpt -pb soc_project_wrapper_power_summary_routed.pb -rpx soc_project_wrapper_power_routed.rpx
Command: report_power -file soc_project_wrapper_power_routed.rpt -pb soc_project_wrapper_power_summary_routed.pb -rpx soc_project_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
90 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_project_wrapper_route_status.rpt -pb soc_project_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file soc_project_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx soc_project_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_project_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_project_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force soc_project_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc_project_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3727.426 ; gain = 0.000 ; free physical = 1131 ; free virtual = 12044
INFO: [Common 17-206] Exiting Vivado at Mon May  7 19:21:06 2018...
