Partition Merge report for SCOMP
Wed Jul 16 16:04:40 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed Jul 16 16:04:40 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; SCOMP                                           ;
; Top-level Entity Name           ; SCOMP_System                                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1259                                            ;
; Total pins                      ; 65                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 39,680                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                   ;
+---------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; Name                            ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                  ;
+---------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; DBG_ADDR[0]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[0]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[10]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[10]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[1]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[1]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[2]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[2]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[3]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[3]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[4]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[4]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[5]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[5]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[6]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[6]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[7]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[7]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[8]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[8]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[9]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_ADDR[9]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[0]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[0]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[10]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[10]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[11]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[11]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[12]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[12]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[13]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[13]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[14]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[14]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[15]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[15]~input              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[1]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[1]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[2]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[2]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[3]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[3]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[4]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[4]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[5]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[5]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[6]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[6]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[7]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[7]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[8]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[8]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[9]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_DATA[9]~input               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_WRITE                       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_WRITE                       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_WRITE~input                 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DBG_WRITE~input                 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; HEX_DISP_6:inst9|seg_val[28]~6  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[28]~6      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[28]~6  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[28]~6      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[29]~5  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[29]~5      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[29]~5  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[29]~5      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[30]~4  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[30]~4      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[30]~4  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[30]~4      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[31]~3  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[31]~3      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[31]~3  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[31]~3      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[32]~2  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[32]~2      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[32]~2  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[32]~2      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[33]~1  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[33]~1      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[33]~1  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[33]~1      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[34]~0  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[34]~0      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[34]~0  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[34]~0      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[35]~13 ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[35]~13     ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[35]~13 ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[35]~13     ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[36]~12 ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[36]~12     ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[36]~12 ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[36]~12     ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[37]~11 ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[37]~11     ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[37]~11 ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[37]~11     ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[38]~10 ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[38]~10     ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[38]~10 ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[38]~10     ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[39]~9  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[39]~9      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[39]~9  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[39]~9      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[40]~8  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[40]~8      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[40]~8  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[40]~8      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[41]~7  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[41]~7      ; N/A                                                                                      ;
; HEX_DISP_6:inst9|seg_val[41]~7  ; post-fitting ; connected ; Top                            ; post-synthesis    ; HEX_DISP_6:inst9|seg_val[41]~7      ; N/A                                                                                      ;
; IO_DATA[0]~9                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[0]~9                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[1]~8                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[1]~8                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[2]~7                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[2]~7                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[3]~6                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[3]~6                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[4]~5                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[4]~5                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[5]~4                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[5]~4                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[6]~3                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[6]~3                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[7]~2                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[7]~2                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[8]~1                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[8]~1                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[9]~0                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IO_DATA[9]~0                    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; KEY0                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY0                                ; N/A                                                                                      ;
; KEY0                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY0                                ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_stp_external_clock_0       ; dynamic pin  ; connected ; Top                            ; post-synthesis    ; auto_stp_external_clock_0           ; N/A                                                                                      ;
+---------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 451   ; 58               ; 428                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 928   ; 90               ; 274                            ; 0                              ;
;     -- 7 input functions                    ; 9     ; 1                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 101   ; 13               ; 67                             ; 0                              ;
;     -- 5 input functions                    ; 139   ; 24               ; 81                             ; 0                              ;
;     -- 4 input functions                    ; 203   ; 15               ; 22                             ; 0                              ;
;     -- <=3 input functions                  ; 476   ; 37               ; 104                            ; 0                              ;
; Memory ALUT usage                           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0     ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 248   ; 90               ; 921                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
;                                             ;       ;                  ;                                ;                                ;
; I/O pins                                    ; 63    ; 0                ; 0                              ; 2                              ;
; I/O registers                               ; 0     ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 32768 ; 0                ; 6912                           ; 0                              ;
; Total block memory implementation bits      ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0     ; 0                ; 0                              ; 1                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 292   ; 133              ; 1443                           ; 1                              ;
;     -- Registered Input Connections         ; 271   ; 109              ; 1048                           ; 0                              ;
;     -- Output Connections                   ; 692   ; 279              ; 34                             ; 864                            ;
;     -- Registered Output Connections        ; 0     ; 279              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 5451  ; 921              ; 5083                           ; 878                            ;
;     -- Registered Connections               ; 1557  ; 745              ; 3638                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 0     ; 0                ; 692                            ; 292                            ;
;     -- sld_hub:auto_hub                     ; 0     ; 20               ; 270                            ; 122                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 692   ; 270              ; 64                             ; 451                            ;
;     -- hard_block:auto_generated_inst       ; 292   ; 122              ; 451                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 16    ; 45               ; 231                            ; 6                              ;
;     -- Output Ports                         ; 53    ; 62               ; 123                            ; 12                             ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 13               ; 113                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 29               ; 109                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 0                ; 93                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 17                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 25               ; 58                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 30               ; 72                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 29               ; 111                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                ;
+-----------------------------------------------+--------------------------------+---------------+----------+-------------+
; Name                                          ; Partition                      ; Type          ; Location ; Status      ;
+-----------------------------------------------+--------------------------------+---------------+----------+-------------+
; HEX0[0]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX0[0]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[0]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX0[1]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX0[1]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[1]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX0[2]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX0[2]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[2]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX0[3]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX0[3]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[3]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX0[4]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX0[4]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[4]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX0[5]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX0[5]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[5]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX0[6]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX0[6]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[6]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX1[0]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX1[0]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[0]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX1[1]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX1[1]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[1]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX1[2]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX1[2]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[2]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX1[3]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX1[3]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[3]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX1[4]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX1[4]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[4]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX1[5]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX1[5]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[5]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX1[6]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX1[6]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[6]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX2[0]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX2[0]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[0]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX2[1]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX2[1]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[1]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX2[2]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX2[2]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[2]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX2[3]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX2[3]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[3]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX2[4]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX2[4]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[4]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX2[5]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX2[5]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[5]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX2[6]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX2[6]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[6]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX3[0]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX3[0]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[0]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX3[1]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX3[1]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[1]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX3[2]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX3[2]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[2]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX3[3]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX3[3]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[3]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX3[4]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX3[4]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[4]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX3[5]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX3[5]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[5]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX3[6]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX3[6]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[6]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX4[0]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX4[0]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[0]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX4[1]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX4[1]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[1]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX4[2]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX4[2]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[2]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX4[3]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX4[3]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[3]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX4[4]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX4[4]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[4]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX4[5]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX4[5]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[5]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX4[6]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX4[6]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[6]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX5[0]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX5[0]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[0]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX5[1]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX5[1]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[1]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX5[2]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX5[2]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[2]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX5[3]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX5[3]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[3]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX5[4]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX5[4]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[4]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX5[5]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX5[5]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[5]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; HEX5[6]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- HEX5[6]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[6]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; KEY0                                          ; Top                            ; Input Port    ; n/a      ;             ;
;     -- KEY0                                   ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY0~input                             ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[0]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[0]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[0]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[1]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[1]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[1]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[2]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[2]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[2]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[3]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[3]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[3]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[4]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[4]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[4]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[5]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[5]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[5]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[6]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[6]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[6]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[7]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[7]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[7]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[8]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[8]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[8]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; LEDR[9]                                       ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDR[9]                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[9]~output                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[0]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[0]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[0]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[1]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[1]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[1]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[2]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[2]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[2]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[3]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[3]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[3]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[4]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[4]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[4]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[5]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[5]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[5]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[6]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[6]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[6]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[7]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[7]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[7]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[8]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[8]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[8]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; SW[9]                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- SW[9]                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[9]~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tck                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tdi                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tdo                           ; Top                            ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                    ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output             ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tms                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; auto_stp_external_clock_0                     ; Top                            ; Input Port    ; n/a      ;             ;
;     -- auto_stp_external_clock_0              ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- auto_stp_external_clock_0~input        ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;     -- sld_signaltap:auto_signaltap_0|acq_clk ; sld_signaltap:auto_signaltap_0 ; Input Port    ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; clock_50                                      ; Top                            ; Input Port    ; n/a      ;             ;
;     -- clock_50                               ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clock_50~input                         ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
+-----------------------------------------------+--------------------------------+---------------+----------+-------------+


+-------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                        ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 940                             ;
;                                             ;                                 ;
; Combinational ALUT usage for logic          ; 1292                            ;
;     -- 7 input functions                    ; 10                              ;
;     -- 6 input functions                    ; 181                             ;
;     -- 5 input functions                    ; 244                             ;
;     -- 4 input functions                    ; 240                             ;
;     -- <=3 input functions                  ; 617                             ;
;                                             ;                                 ;
; Dedicated logic registers                   ; 1259                            ;
;                                             ;                                 ;
; I/O pins                                    ; 65                              ;
; Total MLAB memory bits                      ; 0                               ;
; Total block memory bits                     ; 39680                           ;
;                                             ;                                 ;
; Total DSP Blocks                            ; 0                               ;
;                                             ;                                 ;
; Total PLLs                                  ; 1                               ;
;     -- PLLs                                 ; 1                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; auto_stp_external_clock_0~input ;
; Maximum fan-out                             ; 586                             ;
; Total fan-out                               ; 10379                           ;
; Average fan-out                             ; 3.76                            ;
+---------------------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; SCOMP:inst|altsyncram:altsyncram_component|altsyncram_kp24:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; 2048         ; 16           ; --           ; --           ; 32768 ; HexProject.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 54           ; 128          ; 54           ; 6912  ; None           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Jul 16 16:04:38 2025
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 63 of its 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 78 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (21057): Implemented 2391 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 2250 logic cells
    Info (21064): Implemented 70 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Wed Jul 16 16:04:40 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


