RING_OWNER_ETH1	,	V_46
RING_OWNER_ETH0	,	V_45
QCOHERENT	,	V_13
PREFETCH_BUF_EN	,	V_50
ring	,	V_2
X2_RECOMTIMEOUT	,	V_30
xgene_enet_write_ring_state	,	F_11
INTR_CLEAR	,	V_61
ring_state	,	V_64
RECOMBBUF	,	V_29
X2_DEQINTEN	,	V_11
xgene_enet_clr_ring_state	,	F_12
state	,	V_4
id	,	V_7
GENMASK	,	F_15
xgene_enet_is_bufpool	,	F_6
GET_VAL	,	F_24
xgene_enet_ring_wr32	,	F_8
xgene_enet_setup_ring	,	F_17
val	,	V_23
X2_SELTHRSH	,	V_19
size	,	V_56
BUFPOOL_MODE	,	V_28
cmd	,	V_62
X2_QBASE_AM	,	V_20
RINGMODE	,	V_27
X2_CFGCRID	,	V_12
pdata	,	V_34
num_msgs	,	V_65
xgene_enet_mark_desc_slot_empty	,	F_19
xgene_enet_pdata	,	V_33
CSR_THRESHOLD0_SET1	,	V_70
ACCEPTLERR	,	V_17
CSR_PBM_CTICK2	,	V_69
CSR_PBM_CTICK1	,	V_68
xgene_enet_get_numslots	,	F_18
SET_BIT	,	F_4
ring_ops	,	V_40
X2_RINGTYPE	,	V_26
RINGADDRH	,	V_18
RINGADDRL	,	V_14
i	,	V_37
CSR_RING_WR_BASE	,	V_42
X2_INTLINE	,	V_9
ioread32	,	F_23
CSR_PBM_COAL	,	V_67
ring_id	,	V_54
ring_id_buf	,	V_48
data	,	V_32
IS_BUFFER_POOL	,	V_51
num	,	V_39
__iomem	,	T_3
xgene_enet_ring_set_recombbuf	,	F_7
RING_BUFPOOL	,	V_24
ring_cfg	,	V_3
u32	,	T_1
cfgsize	,	V_16
cmd_base	,	V_63
offset	,	V_31
iowrite32	,	F_10
count	,	V_60
SET_VAL	,	F_3
xgene_enet_clear_ring	,	F_20
ring_id_val	,	V_47
CSR_RING_CONFIG	,	V_38
xgene_enet_set_ring_state	,	F_13
slots	,	V_55
raw_desc	,	V_59
xgene_enet_setup_coalescing	,	F_25
CSR_THRESHOLD1_SET1	,	V_71
X2_NUMMSGSINQ	,	V_66
xgene_enet_desc_ring	,	V_1
xgene_enet_wr_cmd	,	F_21
RINGSIZE	,	V_15
xgene_enet_set_ring_id	,	F_14
OVERWRITE	,	V_49
X2_MSG_AM	,	V_21
xgene_enet_clr_desc_ring_id	,	F_16
CSR_RING_ID	,	V_52
ndev	,	V_35
xgene_enet_ring_len	,	F_22
xgene_ring_owner	,	V_43
irq_mbox_dma	,	V_58
xgene_enet_ring_owner	,	F_2
addr	,	V_5
netdev_priv	,	F_9
owner	,	V_44
RING_OWNER_CPU	,	V_8
ring_csr_addr	,	V_36
CSR_VMID0_INTR_MBOX	,	V_57
CSR_RING_ID_BUF	,	V_53
RING_BUFNUM_MASK	,	V_10
xgene_enet_ring_set_type	,	F_5
xgene_enet_ring_init	,	F_1
u64	,	T_2
is_bufpool	,	V_22
dma	,	V_6
num_ring_config	,	V_41
RING_REGULAR	,	V_25
