{
    "id": "1644782203",
    "title": "Reveal: A Formal Verification Tool for Verilog Designs",
    "venue": "international conference on logic programming",
    "year": 2008,
    "authors": [
        {
            "name": "Zaher S. Andraus",
            "id": "176819776",
            "org": "Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor MI 48109-2122#TAB#"
        },
        {
            "name": "Mark H. Liffiton",
            "id": "785000932",
            "org": "Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor MI 48109-2122#TAB#"
        },
        {
            "name": "Karem A. Sakallah",
            "id": "39739974",
            "org": "Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor MI 48109-2122#TAB#"
        }
    ],
    "fields_of_study": [
        "Verilog",
        "Theoretical computer science",
        "Algorithm",
        "High-level verification",
        "Functional verification",
        "Formal verification",
        "Computer science",
        "Intelligent verification",
        "Refinement",
        "Correctness",
        "Boolean satisfiability problem",
        "Programming language"
    ],
    "references": [
        "1555915743",
        "1592502301",
        "1741528175",
        "1822320350",
        "2004936005",
        "2020169768",
        "2043100293",
        "2080593426",
        "2108065216",
        "2125967324",
        "2134147303",
        "2137249130",
        "2141393830",
        "2158395308",
        "2164829820"
    ]
}