Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 04:13:24 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_223_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.936ns (27.130%)  route 2.514ns (72.870%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 6.553 - 4.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 0.955ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.868ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=21524, routed)       2.191     3.128    Delay1No9_instance/clk_IBUF_BUFG
    SLICE_X132Y335       FDCE                                         r  Delay1No9_instance/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y335       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.207 r  Delay1No9_instance/Y_reg[11]/Q
                         net (fo=4, routed)           0.837     4.044    Delay1No8_instance/Y_reg[33]_0[11]
    SLICE_X126Y386       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.095 r  Delay1No8_instance/geqOp_carry_i_11/O
                         net (fo=1, routed)           0.022     4.117    Sum11_1_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X126Y386       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.276 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.302    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X126Y387       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.317 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.343    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y388       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.395 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.437     4.832    Delay1No9_instance/CO[0]
    SLICE_X127Y390       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.929 f  Delay1No9_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.050     4.979    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X127Y390       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     5.103 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.182     5.285    Delay1No8_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X127Y388       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     5.320 r  Delay1No8_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.401     5.721    Delay1No9_instance/Y_reg[23]_0
    SLICE_X126Y385       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     5.869 r  Delay1No9_instance/shiftedFracY_d1[38]_i_2/O
                         net (fo=4, routed)           0.152     6.021    Delay1No9_instance/level2[15]
    SLICE_X124Y386       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     6.073 r  Delay1No9_instance/shiftedFracY_d1[38]_i_1/O
                         net (fo=2, routed)           0.333     6.406    Delay1No9_instance/level4[16]
    SLICE_X127Y387       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     6.530 r  Delay1No9_instance/shiftedFracY_d1[22]_i_1/O
                         net (fo=1, routed)           0.048     6.578    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY[11]
    SLICE_X127Y387       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=21524, routed)       1.906     6.553    Sum11_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y387       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.382     6.934    
                         clock uncertainty           -0.035     6.899    
    SLICE_X127Y387       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.924    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  0.346    




