// Seed: 1323510740
module module_0;
  id_1(
      id_1[-1'b0] == 1'd0
  );
  assign id_2 = id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  wire  id_2,
    input  logic id_3
);
  if (-1) logic id_5, id_6;
  assign id_5 = id_3;
  id_7(
      -1, -1, -1
  );
  supply1 id_8 = -1;
  assign id_1 = -1;
  assign id_5 = id_5;
  module_0 modCall_1 ();
  genvar id_9;
  always id_5 <= id_6 - id_8;
endmodule
