{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1699918817132 ""}
{ "Warning" "WQIS_NO_SUCH_FILE" "output_files/contadorSel.vhd " "Can't analyze file output_files/contadorSel.vhd - no such file exists" {  } {  } 0 16124 "Can't analyze file %1!s! - no such file exists" 0 0 "Design Software" 0 -1 1699918817192 ""}
{ "Warning" "WQIS_NO_SUCH_FILE" "1hzclk.vhd " "Can't analyze file 1hzclk.vhd - no such file exists" {  } {  } 0 16124 "Can't analyze file %1!s! - no such file exists" 0 0 "Design Software" 0 -1 1699918817203 ""}
{ "Error" "EQIS_UNSUPPORTED_LANGUAGE_FOR_DNI_FLOW" "D:/ssc/ProyectoNegado/switches/Vhdl1.bdf BDF " "Intel Quartus Prime software does not support entity \"D:/ssc/ProyectoNegado/switches/Vhdl1.bdf\" of type \"BDF\". Convert BDF files to Verilog or VHDL for continued support." {  } { { "D:/ssc/ProyectoNegado/switches/Vhdl1.bdf" "" { Text "D:/ssc/ProyectoNegado/switches/Vhdl1.bdf" 0 0 0 0 } }  } 0 22595 "Intel Quartus Prime software does not support entity \"%1!s!\" of type \"%2!s!\". Convert %2!s! files to Verilog or VHDL for continued support." 0 0 "Design Software" 0 -1 1699918817209 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1699918819284 ""}
