// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


extern const VlWide<16>/*511:0*/ VysyxSoCFull__ConstPool__CONST_h93e1b771_0;
extern const VlWide<32>/*1023:0*/ VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0;

void VysyxSoCFull___024root__trace_chg_sub_3(VysyxSoCFull___024root* vlSelf, VerilatedVcd::Buffer* bufp) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull___024root__trace_chg_sub_3\n"); );
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode + 18141);
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__0;
    VlWide<4>/*127:0*/ __Vtemp_h7a6c49e5__0;
    VlWide<4>/*127:0*/ __Vtemp_hd5fbc09e__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__1;
    VlWide<4>/*127:0*/ __Vtemp_h2f3ecfba__0;
    VlWide<4>/*127:0*/ __Vtemp_hcc8d6527__0;
    VlWide<16>/*511:0*/ __Vtemp_h789dccd3__0;
    VlWide<16>/*511:0*/ __Vtemp_hf134b085__0;
    VlWide<16>/*511:0*/ __Vtemp_hfeac613c__0;
    VlWide<16>/*511:0*/ __Vtemp_hd87ed32e__0;
    VlWide<16>/*511:0*/ __Vtemp_h7d86510b__0;
    VlWide<16>/*511:0*/ __Vtemp_h65bed997__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__2;
    VlWide<4>/*127:0*/ __Vtemp_h9c9709b8__0;
    VlWide<4>/*127:0*/ __Vtemp_h060e603f__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__3;
    VlWide<4>/*127:0*/ __Vtemp_h9d20285d__0;
    VlWide<4>/*127:0*/ __Vtemp_h84528ecd__0;
    VlWide<16>/*511:0*/ __Vtemp_h4edacd04__0;
    VlWide<16>/*511:0*/ __Vtemp_h81dceaab__0;
    VlWide<16>/*511:0*/ __Vtemp_h5a25a58e__0;
    VlWide<16>/*511:0*/ __Vtemp_h7d3cb61d__0;
    VlWide<16>/*511:0*/ __Vtemp_h2ed47277__0;
    VlWide<16>/*511:0*/ __Vtemp_h86751c2c__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__4;
    VlWide<4>/*127:0*/ __Vtemp_h31aab5b1__0;
    VlWide<4>/*127:0*/ __Vtemp_h94994ae8__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__5;
    VlWide<4>/*127:0*/ __Vtemp_h938e862c__0;
    VlWide<4>/*127:0*/ __Vtemp_h47d45064__0;
    VlWide<16>/*511:0*/ __Vtemp_h265746a5__0;
    VlWide<16>/*511:0*/ __Vtemp_h34638ec9__0;
    VlWide<16>/*511:0*/ __Vtemp_he0274ee7__0;
    VlWide<16>/*511:0*/ __Vtemp_he1107459__0;
    VlWide<16>/*511:0*/ __Vtemp_h768a833b__0;
    VlWide<16>/*511:0*/ __Vtemp_h94a332b1__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__6;
    VlWide<4>/*127:0*/ __Vtemp_h3af232d0__0;
    VlWide<4>/*127:0*/ __Vtemp_h828fb058__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__7;
    VlWide<4>/*127:0*/ __Vtemp_h7a3697fa__0;
    VlWide<4>/*127:0*/ __Vtemp_h70d7a206__0;
    VlWide<16>/*511:0*/ __Vtemp_h66544ec9__0;
    VlWide<16>/*511:0*/ __Vtemp_h94e99b7c__0;
    VlWide<16>/*511:0*/ __Vtemp_hcbfa30b6__0;
    VlWide<16>/*511:0*/ __Vtemp_he85bfbfa__0;
    VlWide<16>/*511:0*/ __Vtemp_hb72257a9__0;
    VlWide<16>/*511:0*/ __Vtemp_h22c17046__0;
    VlWide<4>/*127:0*/ __Vtemp_h65aa16c4__0;
    VlWide<4>/*127:0*/ __Vtemp_hf7f5a653__0;
    VlWide<4>/*127:0*/ __Vtemp_h3bd8b16c__0;
    VlWide<4>/*127:0*/ __Vtemp_h65aa16c4__1;
    VlWide<4>/*127:0*/ __Vtemp_h7d63d895__0;
    VlWide<4>/*127:0*/ __Vtemp_h3ca83600__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__8;
    VlWide<4>/*127:0*/ __Vtemp_h4f5918c0__0;
    VlWide<4>/*127:0*/ __Vtemp_h0ae130b4__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__9;
    VlWide<4>/*127:0*/ __Vtemp_h0bd0b9a9__0;
    VlWide<4>/*127:0*/ __Vtemp_hf902615e__0;
    VlWide<16>/*511:0*/ __Vtemp_hf1a7b175__0;
    VlWide<16>/*511:0*/ __Vtemp_h2f78f090__0;
    VlWide<16>/*511:0*/ __Vtemp_h8acc9182__0;
    VlWide<16>/*511:0*/ __Vtemp_h084bd784__0;
    VlWide<16>/*511:0*/ __Vtemp_h815644c4__0;
    VlWide<16>/*511:0*/ __Vtemp_h7e031e37__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__10;
    VlWide<4>/*127:0*/ __Vtemp_hcd320b8d__0;
    VlWide<4>/*127:0*/ __Vtemp_hd1422926__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__11;
    VlWide<4>/*127:0*/ __Vtemp_h02c8b8c3__0;
    VlWide<4>/*127:0*/ __Vtemp_h451ae7db__0;
    VlWide<16>/*511:0*/ __Vtemp_h4c76dbc8__0;
    VlWide<16>/*511:0*/ __Vtemp_h3548502d__0;
    VlWide<16>/*511:0*/ __Vtemp_h4c7a26ba__0;
    VlWide<16>/*511:0*/ __Vtemp_h03ae0c0c__0;
    VlWide<16>/*511:0*/ __Vtemp_h377099fb__0;
    VlWide<16>/*511:0*/ __Vtemp_h797d2c34__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__12;
    VlWide<4>/*127:0*/ __Vtemp_h95a90dde__0;
    VlWide<4>/*127:0*/ __Vtemp_h05c75fa9__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__13;
    VlWide<4>/*127:0*/ __Vtemp_h52b462c7__0;
    VlWide<4>/*127:0*/ __Vtemp_h25d47f42__0;
    VlWide<16>/*511:0*/ __Vtemp_h7876b600__0;
    VlWide<16>/*511:0*/ __Vtemp_hc9bbf1f6__0;
    VlWide<16>/*511:0*/ __Vtemp_hb7595ba9__0;
    VlWide<32>/*1023:0*/ __Vtemp_he8cbdc25__0;
    VlWide<32>/*1023:0*/ __Vtemp_h29153b18__0;
    VlWide<32>/*1023:0*/ __Vtemp_hf3e3b131__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__14;
    VlWide<4>/*127:0*/ __Vtemp_ha4ad5176__0;
    VlWide<4>/*127:0*/ __Vtemp_hf22fd9de__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__15;
    VlWide<4>/*127:0*/ __Vtemp_h33e584cb__0;
    VlWide<4>/*127:0*/ __Vtemp_h5df19a02__0;
    VlWide<16>/*511:0*/ __Vtemp_h75de8270__0;
    VlWide<16>/*511:0*/ __Vtemp_h7d041bb8__0;
    VlWide<16>/*511:0*/ __Vtemp_he3c8b4ac__0;
    VlWide<16>/*511:0*/ __Vtemp_hfedea4e2__0;
    VlWide<16>/*511:0*/ __Vtemp_h9d81170c__0;
    VlWide<16>/*511:0*/ __Vtemp_hf3150151__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__16;
    VlWide<4>/*127:0*/ __Vtemp_h7a722066__0;
    VlWide<4>/*127:0*/ __Vtemp_hbfda75df__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__17;
    VlWide<4>/*127:0*/ __Vtemp_h81232a97__0;
    VlWide<4>/*127:0*/ __Vtemp_h02864eff__0;
    VlWide<16>/*511:0*/ __Vtemp_hd5a0b6fc__0;
    VlWide<16>/*511:0*/ __Vtemp_hb46b7d21__0;
    VlWide<16>/*511:0*/ __Vtemp_h86dd80b4__0;
    VlWide<32>/*1023:0*/ __Vtemp_ha8b8a96e__0;
    VlWide<32>/*1023:0*/ __Vtemp_hfd517d4b__0;
    VlWide<32>/*1023:0*/ __Vtemp_hbe7f2790__0;
    // Body
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[7U])) {
        bufp->chgBit(oldp+0,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray))));
        bufp->chgBit(oldp+1,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                    >> 1U))));
        bufp->chgBit(oldp+2,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                    >> 2U))));
        bufp->chgBit(oldp+3,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                    >> 3U))));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[9U])) {
        bufp->chgBit(oldp+4,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_c_valid));
        bufp->chgBit(oldp+5,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2554));
        bufp->chgBit(oldp+6,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__out_c_valid));
        bufp->chgBit(oldp+7,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_c_valid));
        bufp->chgCData(oldp+8,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_sizes_set_interm),4);
        bufp->chgBit(oldp+9,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__e_clr));
        bufp->chgBit(oldp+10,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_valid));
        bufp->chgBit(oldp+11,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_valid));
        bufp->chgBit(oldp+12,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_valid));
        bufp->chgBit(oldp+13,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__inc_lo_hi));
        bufp->chgBit(oldp+14,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__dec_lo_hi));
        bufp->chgCData(oldp+15,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_sizes_set_interm),4);
        bufp->chgBit(oldp+16,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_valid));
        bufp->chgBit(oldp+17,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en));
        bufp->chgBit(oldp+18,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___c_first_T));
        bufp->chgCData(oldp+19,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_sizes_set_interm),4);
        bufp->chgCData(oldp+20,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_sizes_set_interm),4);
        bufp->chgCData(oldp+21,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_sizes_set_interm),4);
        bufp->chgCData(oldp+22,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_sizes_set_interm),4);
        bufp->chgCData(oldp+23,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_sizes_set_interm),4);
        bufp->chgCData(oldp+24,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_sizes_set_interm),4);
        bufp->chgCData(oldp+25,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_data_out),8);
        bufp->chgBit(oldp+26,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_valid));
        bufp->chgBit(oldp+27,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2690));
        bufp->chgBit(oldp+28,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_valid));
        bufp->chgBit(oldp+29,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_c_valid));
        bufp->chgCData(oldp+30,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_sizes_set_interm),5);
        bufp->chgBit(oldp+31,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__e_clr));
        bufp->chgBit(oldp+32,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_valid));
        bufp->chgBit(oldp+33,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_valid));
        bufp->chgBit(oldp+34,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_valid));
        bufp->chgBit(oldp+35,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__inc_lo_hi));
        bufp->chgBit(oldp+36,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__dec_lo_hi));
        bufp->chgCData(oldp+37,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_sizes_set_interm),5);
        bufp->chgBit(oldp+38,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_valid));
        bufp->chgBit(oldp+39,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en));
        bufp->chgBit(oldp+40,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode_MPORT_en));
        bufp->chgCData(oldp+41,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_sizes_set_interm),4);
        bufp->chgCData(oldp+42,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_sizes_set_interm),5);
        bufp->chgCData(oldp+43,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_sizes_set_interm),5);
        bufp->chgCData(oldp+44,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_sizes_set_interm),5);
        bufp->chgCData(oldp+45,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_sizes_set_interm),4);
        bufp->chgCData(oldp+46,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_sizes_set_interm),5);
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0xaU])) {
        bufp->chgBit(oldp+47,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+48,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+49,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+50,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+51,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+52,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+53,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+54,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+55,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+56,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+57,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+58,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+59,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+60,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+61,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+62,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+63,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+64,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+65,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+66,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+67,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+68,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+69,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+70,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+71,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+72,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+73,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+74,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+75,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+76,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+77,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+78,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+79,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+80,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+81,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+82,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+83,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+84,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+85,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+86,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+87,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+88,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+89,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+90,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+91,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+92,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+93,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+94,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+95,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+96,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+97,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+98,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+99,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+100,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+101,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+102,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+103,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+104,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+105,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+106,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+107,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+108,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+109,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+110,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+111,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+112,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+113,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+114,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+115,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+116,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+117,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+118,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+119,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+120,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+121,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+122,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+123,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+124,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+125,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+126,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+127,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+128,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+129,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+130,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+131,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+132,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+133,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+134,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+135,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+136,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+137,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+138,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+139,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+140,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+141,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+142,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+143,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+144,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+145,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+146,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+147,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+148,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+149,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+150,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+151,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+152,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+153,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+154,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0xbU])) {
        bufp->chgBit(oldp+155,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+156,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+157,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+158,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+159,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+160,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+161,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+162,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+163,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+164,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+165,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+166,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+167,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+168,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+169,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+170,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+171,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+172,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+173,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+174,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+175,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+176,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+177,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+178,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+179,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+180,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+181,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+182,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+183,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+184,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+185,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+186,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+187,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+188,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+189,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+190,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+191,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+192,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+193,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+194,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+195,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+196,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+197,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+198,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+199,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+200,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+201,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+202,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+203,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+204,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+205,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+206,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+207,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+208,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+209,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+210,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+211,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+212,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+213,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+214,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+215,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+216,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+217,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+218,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+219,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+220,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+221,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+222,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+223,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+224,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+225,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+226,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+227,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+228,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+229,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+230,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+231,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+232,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+233,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+234,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+235,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+236,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+237,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+238,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+239,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+240,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+241,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+242,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+243,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+244,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+245,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+246,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+247,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+248,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+249,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+250,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+251,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+252,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+253,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+254,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+255,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+256,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+257,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+258,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+259,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+260,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+261,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+262,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0xcU])) {
        bufp->chgBit(oldp+263,(vlSelf->ysyxSoCFull__DOT__asic__DOT__axi4xbar_auto_out_1_rvalid));
        bufp->chgIData(oldp+264,(vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr),30);
        bufp->chgBit(oldp+265,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT___bundleIn_0_pready_T_4)))));
        bufp->chgBit(oldp+266,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart_in_psel));
        bufp->chgIData(oldp+267,((0x1fffffffU & vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr)),29);
        bufp->chgBit(oldp+268,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart_in_pready));
        bufp->chgBit(oldp+269,(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi_in_psel));
        bufp->chgBit(oldp+270,(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi_in_penable));
        bufp->chgBit(oldp+271,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi_in_penable) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__ren))));
        bufp->chgBit(oldp+272,(vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_0));
        bufp->chgBit(oldp+273,((0U == (0x20001000U 
                                       & vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr))));
        bufp->chgIData(oldp+274,(vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr),32);
        bufp->chgBit(oldp+275,(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__ren));
        bufp->chgQData(oldp+276,((QData)((IData)((0xffffffcU 
                                                  & vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr)))),64);
        bufp->chgIData(oldp+278,((0x1fffffffU & vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr)),32);
        bufp->chgCData(oldp+279,((7U & vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr)),3);
        bufp->chgCData(oldp+280,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_w),8);
        bufp->chgCData(oldp+281,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_data_in),8);
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0xdU])) {
        bufp->chgIData(oldp+282,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_a_T),20);
        bufp->chgIData(oldp+283,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z),21);
        bufp->chgIData(oldp+284,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_bT),20);
        bufp->chgIData(oldp+285,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_1),21);
        bufp->chgIData(oldp+286,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_c_T),20);
        bufp->chgIData(oldp+287,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_2),21);
        bufp->chgIData(oldp+288,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_d_T),20);
        bufp->chgIData(oldp+289,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_3),21);
        bufp->chgIData(oldp+290,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT___rxInc_e_T),20);
        bufp->chgIData(oldp+291,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_4),21);
        bufp->chgIData(oldp+292,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z))),20);
        bufp->chgIData(oldp+293,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_1)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_1))),20);
        bufp->chgIData(oldp+294,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_2)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_2))),20);
        bufp->chgIData(oldp+295,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_3)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_3))),20);
        bufp->chgIData(oldp+296,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_4)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__rx_z_4))),20);
        bufp->chgBit(oldp+297,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+298,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+299,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+300,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+301,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+302,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+303,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__do_deq));
        bufp->chgBit(oldp+304,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+305,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+306,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+307,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+308,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+309,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+310,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__do_deq));
        bufp->chgBit(oldp+311,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+312,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+313,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+314,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+315,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+316,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+317,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__do_deq));
        bufp->chgBit(oldp+318,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+319,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+320,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+321,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+322,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+323,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+324,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__do_deq));
        bufp->chgBit(oldp+325,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+326,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+327,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+328,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+329,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+330,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+331,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__do_deq));
        bufp->chgCData(oldp+332,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_incremented),4);
        bufp->chgCData(oldp+333,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_incremented) 
                                             >> 1U)))),4);
        bufp->chgCData(oldp+334,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_incremented),4);
        bufp->chgCData(oldp+335,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_incremented) 
                                             >> 1U)))),4);
        bufp->chgCData(oldp+336,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_incremented),4);
        bufp->chgCData(oldp+337,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_incremented) 
                                             >> 1U)))),4);
        bufp->chgCData(oldp+338,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_incremented),4);
        bufp->chgCData(oldp+339,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_incremented) 
                                             >> 1U)))),4);
        bufp->chgCData(oldp+340,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_incremented),4);
        bufp->chgCData(oldp+341,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_incremented) 
                                             >> 1U)))),4);
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0xeU])) {
        bufp->chgCData(oldp+342,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray),4);
        bufp->chgCData(oldp+343,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray),4);
        bufp->chgCData(oldp+344,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray),4);
        bufp->chgCData(oldp+345,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray),4);
        bufp->chgCData(oldp+346,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray),4);
        bufp->chgBit(oldp+347,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_gray));
        bufp->chgBit(oldp+348,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_gray));
        bufp->chgBit(oldp+349,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+350,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+351,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+352,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+353,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+354,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+355,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+356,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+357,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+358,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+359,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+360,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+361,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+362,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+363,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+364,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+365,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+366,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+367,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+368,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+369,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink_io_deq_valid));
        bufp->chgBit(oldp+370,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink_io_deq_valid));
        bufp->chgBit(oldp+371,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+372,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_ridx_bin));
        bufp->chgBit(oldp+373,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_incremented));
        bufp->chgBit(oldp+374,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+375,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+376,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+377,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_ridx_bin));
        bufp->chgBit(oldp+378,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_incremented));
        bufp->chgBit(oldp+379,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+380,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgCData(oldp+381,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray),4);
        bufp->chgCData(oldp+382,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray),4);
        bufp->chgCData(oldp+383,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray),4);
        bufp->chgCData(oldp+384,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray),4);
        bufp->chgCData(oldp+385,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray),4);
        bufp->chgBit(oldp+386,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_gray));
        bufp->chgBit(oldp+387,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_gray));
        bufp->chgBit(oldp+388,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+389,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+390,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+391,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+392,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+393,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+394,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+395,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+396,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+397,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+398,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+399,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+400,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+401,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+402,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+403,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+404,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray))));
        bufp->chgBit(oldp+405,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray) 
                                      >> 1U))));
        bufp->chgBit(oldp+406,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray) 
                                      >> 2U))));
        bufp->chgBit(oldp+407,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_gray) 
                                      >> 3U))));
        bufp->chgBit(oldp+408,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink_io_deq_valid));
        bufp->chgBit(oldp+409,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink_io_deq_valid));
        bufp->chgBit(oldp+410,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+411,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_ridx_bin));
        bufp->chgBit(oldp+412,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_incremented));
        bufp->chgBit(oldp+413,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+414,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+415,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+416,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_ridx_bin));
        bufp->chgBit(oldp+417,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_incremented));
        bufp->chgBit(oldp+418,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+419,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0xfU])) {
        bufp->chgBit(oldp+420,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_));
        bufp->chgBit(oldp+421,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_)))));
        bufp->chgBit(oldp+422,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_));
        bufp->chgBit(oldp+423,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx_reset_reg__DOT__reg_)))));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0x10U])) {
        bufp->chgIData(oldp+424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_a_T),20);
        bufp->chgIData(oldp+425,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z),21);
        bufp->chgIData(oldp+426,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_bT),20);
        bufp->chgIData(oldp+427,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_1),21);
        bufp->chgIData(oldp+428,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_c_T),20);
        bufp->chgIData(oldp+429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_2),21);
        bufp->chgIData(oldp+430,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_d_T),20);
        bufp->chgIData(oldp+431,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_3),21);
        bufp->chgIData(oldp+432,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___rxInc_e_T),20);
        bufp->chgIData(oldp+433,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_4),21);
        bufp->chgIData(oldp+434,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z))),20);
        bufp->chgIData(oldp+435,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_1)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_1))),20);
        bufp->chgIData(oldp+436,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_2)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_2))),20);
        bufp->chgIData(oldp+437,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_3)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_3))),20);
        bufp->chgIData(oldp+438,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_4)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_z_4))),20);
        bufp->chgBit(oldp+439,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+440,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+441,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+442,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+443,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+444,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+445,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__do_deq));
        bufp->chgBit(oldp+446,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+447,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+449,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+450,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+451,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+452,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__do_deq));
        bufp->chgBit(oldp+453,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+454,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+455,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+456,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+457,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+458,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+459,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__do_deq));
        bufp->chgBit(oldp+460,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+461,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+462,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+463,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+464,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+465,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+466,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__do_deq));
        bufp->chgBit(oldp+467,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_ready));
        bufp->chgBit(oldp+468,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_R0_en));
        bufp->chgBit(oldp+469,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_W0_en));
        bufp->chgBit(oldp+470,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_flow));
        bufp->chgBit(oldp+471,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq));
        bufp->chgBit(oldp+472,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT___do_deq_T));
        bufp->chgBit(oldp+473,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__do_deq));
        bufp->chgCData(oldp+474,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_incremented),4);
        bufp->chgCData(oldp+475,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_incremented) 
                                             >> 1U)))),4);
        bufp->chgCData(oldp+476,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_incremented),4);
        bufp->chgCData(oldp+477,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_incremented) 
                                             >> 1U)))),4);
        bufp->chgCData(oldp+478,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_incremented),4);
        bufp->chgCData(oldp+479,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_incremented) 
                                             >> 1U)))),4);
        bufp->chgCData(oldp+480,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_incremented),4);
        bufp->chgCData(oldp+481,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_incremented) 
                                             >> 1U)))),4);
        bufp->chgCData(oldp+482,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_incremented),4);
        bufp->chgCData(oldp+483,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_incremented) 
                                          ^ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_incremented) 
                                             >> 1U)))),4);
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0x11U])) {
        bufp->chgCData(oldp+484,(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__state),3);
        bufp->chgCData(oldp+485,(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__counter),8);
        bufp->chgIData(oldp+486,(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__addr),22);
        bufp->chgBit(oldp+487,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__state)) 
                                & (0x16U == (IData)(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__counter)))));
        bufp->chgQData(oldp+488,((QData)((IData)((vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__addr 
                                                  << 2U)))),64);
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0x12U])) {
        bufp->chgCData(oldp+490,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_incremented),4);
        bufp->chgCData(oldp+491,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx),4);
        bufp->chgCData(oldp+492,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index),3);
        bufp->chgCData(oldp+493,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_incremented),4);
        bufp->chgCData(oldp+494,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx),4);
        bufp->chgCData(oldp+495,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index),3);
        bufp->chgCData(oldp+496,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_incremented),4);
        bufp->chgCData(oldp+497,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx),4);
        bufp->chgCData(oldp+498,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index),3);
        bufp->chgIData(oldp+499,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z),21);
        bufp->chgIData(oldp+500,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_1),21);
        bufp->chgIData(oldp+501,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_2),21);
        bufp->chgIData(oldp+502,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_3),21);
        bufp->chgIData(oldp+503,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_4),21);
        bufp->chgIData(oldp+504,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z))),20);
        bufp->chgIData(oldp+505,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_1)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_1))),20);
        bufp->chgIData(oldp+506,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_2)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_2))),20);
        bufp->chgIData(oldp+507,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_3)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_3))),20);
        bufp->chgIData(oldp+508,(((0x100000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_4)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rx_z_4))),20);
        bufp->chgCData(oldp+509,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r),8);
        bufp->chgCData(oldp+510,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_incremented),4);
        bufp->chgCData(oldp+511,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx),4);
        bufp->chgCData(oldp+512,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index),3);
        bufp->chgCData(oldp+513,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_incremented),4);
        bufp->chgCData(oldp+514,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx),4);
        bufp->chgCData(oldp+515,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index),3);
        bufp->chgCData(oldp+516,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_incremented),4);
        bufp->chgCData(oldp+517,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx),4);
        bufp->chgCData(oldp+518,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index),3);
        bufp->chgIData(oldp+519,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z),21);
        bufp->chgIData(oldp+520,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_1),21);
        bufp->chgIData(oldp+521,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_2),21);
        bufp->chgIData(oldp+522,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_3),21);
        bufp->chgIData(oldp+523,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_4),21);
        bufp->chgIData(oldp+524,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z))),20);
        bufp->chgIData(oldp+525,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_1)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_1))),20);
        bufp->chgIData(oldp+526,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_2)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_2))),20);
        bufp->chgIData(oldp+527,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_3)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_3))),20);
        bufp->chgIData(oldp+528,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_4)
                                   ? 0xfffffU : (0xfffffU 
                                                 & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_z_4))),20);
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0x13U])) {
        bufp->chgBit(oldp+529,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+530,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_valid));
        bufp->chgCData(oldp+531,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_opcode),3);
        bufp->chgCData(oldp+532,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_param),3);
        bufp->chgCData(oldp+533,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size),3);
        bufp->chgCData(oldp+534,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source),7);
        bufp->chgIData(oldp+535,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address),32);
        bufp->chgCData(oldp+536,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_mask),8);
        bufp->chgQData(oldp+537,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_data_MPORT_data),64);
        bufp->chgBit(oldp+539,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_corrupt));
        bufp->chgBit(oldp+540,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor_io_in_a_valid));
        bufp->chgSData(oldp+541,((0x1fffU & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address)),13);
        bufp->chgBit(oldp+542,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+543,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor_io_in_a_valid));
        bufp->chgCData(oldp+544,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_param),2);
        bufp->chgCData(oldp+545,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_sink),5);
        bufp->chgBit(oldp+546,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_ready));
        bufp->chgBit(oldp+547,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__out_a_valid));
        bufp->chgCData(oldp+548,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))),4);
        bufp->chgBit(oldp+549,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id) 
                                      >> 4U))));
        bufp->chgCData(oldp+550,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id),5);
        bufp->chgBit(oldp+551,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_valid));
        bufp->chgCData(oldp+552,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_opcode_MPORT_data),3);
        bufp->chgCData(oldp+553,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_param),3);
        bufp->chgCData(oldp+554,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size_MPORT_data),3);
        bufp->chgCData(oldp+555,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data),7);
        bufp->chgSData(oldp+556,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address),13);
        bufp->chgCData(oldp+557,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_mask),4);
        bufp->chgBit(oldp+558,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+559,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_valid));
        bufp->chgBit(oldp+560,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+561,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor_io_in_a_valid));
        bufp->chgBit(oldp+562,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+563,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor_io_in_a_valid));
        bufp->chgBit(oldp+564,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__source_i_valid));
        bufp->chgBit(oldp+565,((1U & (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T_3))))));
        bufp->chgBit(oldp+566,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__out_1_ready));
        bufp->chgBit(oldp+567,((1U & (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T_3) 
                                               << 1U))))));
        bufp->chgBit(oldp+568,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__earlyWinner_0));
        bufp->chgBit(oldp+569,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__earlyWinner_1));
        bufp->chgBit(oldp+570,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__muxStateEarly_0));
        bufp->chgBit(oldp+571,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__muxStateEarly_1));
        bufp->chgCData(oldp+572,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+573,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgBit(oldp+574,((1U & ((IData)(1U) << 
                                      (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))))));
        bufp->chgBit(oldp+575,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 1U))));
        bufp->chgBit(oldp+576,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 2U))));
        bufp->chgBit(oldp+577,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 3U))));
        bufp->chgBit(oldp+578,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 4U))));
        bufp->chgBit(oldp+579,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 5U))));
        bufp->chgBit(oldp+580,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 6U))));
        bufp->chgBit(oldp+581,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 7U))));
        bufp->chgBit(oldp+582,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 8U))));
        bufp->chgBit(oldp+583,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 9U))));
        bufp->chgBit(oldp+584,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 0xaU))));
        bufp->chgBit(oldp+585,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 0xbU))));
        bufp->chgBit(oldp+586,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 0xcU))));
        bufp->chgBit(oldp+587,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 0xdU))));
        bufp->chgBit(oldp+588,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 0xeU))));
        bufp->chgBit(oldp+589,((1U & (((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                      >> 0xfU))));
        bufp->chgBit(oldp+590,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_ready));
        bufp->chgIData(oldp+591,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__qd_q_io_enq_bits_data),32);
        bufp->chgBit(oldp+592,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__stall));
        bufp->chgBit(oldp+593,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__inc_hi_hi_hi));
        bufp->chgCData(oldp+594,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__next_flight),8);
        bufp->chgCData(oldp+595,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+596,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_sizes_set_interm),4);
        bufp->chgBit(oldp+597,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass));
        bufp->chgBit(oldp+598,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall));
        bufp->chgBit(oldp+599,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_ready));
        bufp->chgBit(oldp+600,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en));
        bufp->chgBit(oldp+601,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en));
        bufp->chgBit(oldp+602,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en));
        bufp->chgBit(oldp+603,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en));
        bufp->chgBit(oldp+604,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en));
        bufp->chgBit(oldp+605,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en));
        bufp->chgBit(oldp+606,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en));
        bufp->chgBit(oldp+607,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en));
        bufp->chgCData(oldp+608,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_incremented),4);
        bufp->chgCData(oldp+609,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx),4);
        bufp->chgCData(oldp+610,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index),3);
        bufp->chgBit(oldp+611,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___a_first_T));
        bufp->chgBit(oldp+612,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                              >> 4U))) 
                                | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                 >> 4U))) 
                                   | ((2U == (7U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                               >> 4U))) 
                                      | ((3U == (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                    >> 4U))) 
                                         | ((4U == 
                                             (7U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                               >> 4U))) 
                                            | ((5U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                    >> 4U))) 
                                               | ((6U 
                                                   == 
                                                   (7U 
                                                    & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                       >> 4U))) 
                                                  | (7U 
                                                     == 
                                                     (7U 
                                                      & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                         >> 4U))))))))))));
        bufp->chgCData(oldp+613,((0x3fU & (~ ((IData)(0x3fU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size_MPORT_data))))),6);
        bufp->chgBit(oldp+614,((0U == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                                & (~ 
                                                   ((IData)(0x3fU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size_MPORT_data))))))));
        bufp->chgBit(oldp+615,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size_MPORT_data))));
        bufp->chgCData(oldp+616,((3U & (1U | ((IData)(1U) 
                                              << (1U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size_MPORT_data)))))),2);
        bufp->chgBit(oldp+617,((1U & (((IData)(1U) 
                                       << (1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size_MPORT_data))) 
                                      >> 1U))));
        bufp->chgBit(oldp+618,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                      >> 1U))));
        bufp->chgBit(oldp+619,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                         >> 1U)))));
        bufp->chgBit(oldp+620,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+621,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+622,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+623,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address)))));
        bufp->chgBit(oldp+624,((IData)((0U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+625,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask_acc) 
                                | (0U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+626,((IData)((1U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+627,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask_acc) 
                                | (1U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+628,((IData)((2U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+629,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask_acc_1) 
                                | (2U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+630,((IData)((3U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+631,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask_acc_1) 
                                      | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                          >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgCData(oldp+632,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__mask),4);
        bufp->chgCData(oldp+633,((0xfU & (~ (0xfU & 
                                             (((IData)(0x3fU) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size_MPORT_data)) 
                                              >> 2U))))),4);
        bufp->chgBit(oldp+634,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_opcode_MPORT_data) 
                                         >> 2U)))));
        __Vtemp_hd2b6c582__0[0U] = 1U;
        __Vtemp_hd2b6c582__0[1U] = 0U;
        __Vtemp_hd2b6c582__0[2U] = 0U;
        __Vtemp_hd2b6c582__0[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h7a6c49e5__0, __Vtemp_hd2b6c582__0, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2249) {
            __Vtemp_hd5fbc09e__0[0U] = __Vtemp_h7a6c49e5__0[0U];
            __Vtemp_hd5fbc09e__0[1U] = __Vtemp_h7a6c49e5__0[1U];
            __Vtemp_hd5fbc09e__0[2U] = __Vtemp_h7a6c49e5__0[2U];
            __Vtemp_hd5fbc09e__0[3U] = __Vtemp_h7a6c49e5__0[3U];
        } else {
            __Vtemp_hd5fbc09e__0[0U] = 0U;
            __Vtemp_hd5fbc09e__0[1U] = 0U;
            __Vtemp_hd5fbc09e__0[2U] = 0U;
            __Vtemp_hd5fbc09e__0[3U] = 0U;
        }
        bufp->chgWData(oldp+635,(__Vtemp_hd5fbc09e__0),128);
        bufp->chgCData(oldp+639,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+640,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_sizes_set_interm),4);
        __Vtemp_hd2b6c582__1[0U] = 1U;
        __Vtemp_hd2b6c582__1[1U] = 0U;
        __Vtemp_hd2b6c582__1[2U] = 0U;
        __Vtemp_hd2b6c582__1[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h2f3ecfba__0, __Vtemp_hd2b6c582__1, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2252) {
            __Vtemp_hcc8d6527__0[0U] = __Vtemp_h2f3ecfba__0[0U];
            __Vtemp_hcc8d6527__0[1U] = __Vtemp_h2f3ecfba__0[1U];
            __Vtemp_hcc8d6527__0[2U] = __Vtemp_h2f3ecfba__0[2U];
            __Vtemp_hcc8d6527__0[3U] = __Vtemp_h2f3ecfba__0[3U];
        } else {
            __Vtemp_hcc8d6527__0[0U] = 0U;
            __Vtemp_hcc8d6527__0[1U] = 0U;
            __Vtemp_hcc8d6527__0[2U] = 0U;
            __Vtemp_hcc8d6527__0[3U] = 0U;
        }
        bufp->chgWData(oldp+641,(__Vtemp_hcc8d6527__0),128);
        __Vtemp_h789dccd3__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h789dccd3__0[1U] = 0U;
        __Vtemp_h789dccd3__0[2U] = 0U;
        __Vtemp_h789dccd3__0[3U] = 0U;
        __Vtemp_h789dccd3__0[4U] = 0U;
        __Vtemp_h789dccd3__0[5U] = 0U;
        __Vtemp_h789dccd3__0[6U] = 0U;
        __Vtemp_h789dccd3__0[7U] = 0U;
        __Vtemp_h789dccd3__0[8U] = 0U;
        __Vtemp_h789dccd3__0[9U] = 0U;
        __Vtemp_h789dccd3__0[0xaU] = 0U;
        __Vtemp_h789dccd3__0[0xbU] = 0U;
        __Vtemp_h789dccd3__0[0xcU] = 0U;
        __Vtemp_h789dccd3__0[0xdU] = 0U;
        __Vtemp_h789dccd3__0[0xeU] = 0U;
        __Vtemp_h789dccd3__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hf134b085__0, __Vtemp_h789dccd3__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2252) {
            __Vtemp_hfeac613c__0[0U] = __Vtemp_hf134b085__0[0U];
            __Vtemp_hfeac613c__0[1U] = __Vtemp_hf134b085__0[1U];
            __Vtemp_hfeac613c__0[2U] = __Vtemp_hf134b085__0[2U];
            __Vtemp_hfeac613c__0[3U] = __Vtemp_hf134b085__0[3U];
            __Vtemp_hfeac613c__0[4U] = __Vtemp_hf134b085__0[4U];
            __Vtemp_hfeac613c__0[5U] = __Vtemp_hf134b085__0[5U];
            __Vtemp_hfeac613c__0[6U] = __Vtemp_hf134b085__0[6U];
            __Vtemp_hfeac613c__0[7U] = __Vtemp_hf134b085__0[7U];
            __Vtemp_hfeac613c__0[8U] = __Vtemp_hf134b085__0[8U];
            __Vtemp_hfeac613c__0[9U] = __Vtemp_hf134b085__0[9U];
            __Vtemp_hfeac613c__0[0xaU] = __Vtemp_hf134b085__0[0xaU];
            __Vtemp_hfeac613c__0[0xbU] = __Vtemp_hf134b085__0[0xbU];
            __Vtemp_hfeac613c__0[0xcU] = __Vtemp_hf134b085__0[0xcU];
            __Vtemp_hfeac613c__0[0xdU] = __Vtemp_hf134b085__0[0xdU];
            __Vtemp_hfeac613c__0[0xeU] = __Vtemp_hf134b085__0[0xeU];
            __Vtemp_hfeac613c__0[0xfU] = __Vtemp_hf134b085__0[0xfU];
        } else {
            __Vtemp_hfeac613c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_hfeac613c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_hfeac613c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_hfeac613c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_hfeac613c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_hfeac613c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_hfeac613c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_hfeac613c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_hfeac613c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_hfeac613c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_hfeac613c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_hfeac613c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_hfeac613c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_hfeac613c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_hfeac613c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_hfeac613c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+645,(__Vtemp_hfeac613c__0),512);
        __Vtemp_hd87ed32e__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_hd87ed32e__0[1U] = 0U;
        __Vtemp_hd87ed32e__0[2U] = 0U;
        __Vtemp_hd87ed32e__0[3U] = 0U;
        __Vtemp_hd87ed32e__0[4U] = 0U;
        __Vtemp_hd87ed32e__0[5U] = 0U;
        __Vtemp_hd87ed32e__0[6U] = 0U;
        __Vtemp_hd87ed32e__0[7U] = 0U;
        __Vtemp_hd87ed32e__0[8U] = 0U;
        __Vtemp_hd87ed32e__0[9U] = 0U;
        __Vtemp_hd87ed32e__0[0xaU] = 0U;
        __Vtemp_hd87ed32e__0[0xbU] = 0U;
        __Vtemp_hd87ed32e__0[0xcU] = 0U;
        __Vtemp_hd87ed32e__0[0xdU] = 0U;
        __Vtemp_hd87ed32e__0[0xeU] = 0U;
        __Vtemp_hd87ed32e__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h7d86510b__0, __Vtemp_hd87ed32e__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2252) {
            __Vtemp_h65bed997__0[0U] = __Vtemp_h7d86510b__0[0U];
            __Vtemp_h65bed997__0[1U] = __Vtemp_h7d86510b__0[1U];
            __Vtemp_h65bed997__0[2U] = __Vtemp_h7d86510b__0[2U];
            __Vtemp_h65bed997__0[3U] = __Vtemp_h7d86510b__0[3U];
            __Vtemp_h65bed997__0[4U] = __Vtemp_h7d86510b__0[4U];
            __Vtemp_h65bed997__0[5U] = __Vtemp_h7d86510b__0[5U];
            __Vtemp_h65bed997__0[6U] = __Vtemp_h7d86510b__0[6U];
            __Vtemp_h65bed997__0[7U] = __Vtemp_h7d86510b__0[7U];
            __Vtemp_h65bed997__0[8U] = __Vtemp_h7d86510b__0[8U];
            __Vtemp_h65bed997__0[9U] = __Vtemp_h7d86510b__0[9U];
            __Vtemp_h65bed997__0[0xaU] = __Vtemp_h7d86510b__0[0xaU];
            __Vtemp_h65bed997__0[0xbU] = __Vtemp_h7d86510b__0[0xbU];
            __Vtemp_h65bed997__0[0xcU] = __Vtemp_h7d86510b__0[0xcU];
            __Vtemp_h65bed997__0[0xdU] = __Vtemp_h7d86510b__0[0xdU];
            __Vtemp_h65bed997__0[0xeU] = __Vtemp_h7d86510b__0[0xeU];
            __Vtemp_h65bed997__0[0xfU] = __Vtemp_h7d86510b__0[0xfU];
        } else {
            __Vtemp_h65bed997__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h65bed997__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h65bed997__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h65bed997__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h65bed997__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h65bed997__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h65bed997__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h65bed997__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h65bed997__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h65bed997__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h65bed997__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h65bed997__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h65bed997__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h65bed997__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h65bed997__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h65bed997__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+661,(__Vtemp_h65bed997__0),512);
        bufp->chgCData(oldp+677,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+678,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgCData(oldp+679,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+680,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgBit(oldp+681,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_last_MPORT_data));
        bufp->chgBit(oldp+682,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid));
        bufp->chgCData(oldp+683,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data),5);
        bufp->chgCData(oldp+684,((0xffU & (~ (0xffU 
                                              & (((IData)(0x7ffU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size)) 
                                                 >> 3U))))),8);
        bufp->chgCData(oldp+685,(((3U <= (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))
                                   ? 3U : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))),3);
        bufp->chgCData(oldp+686,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size),4);
        bufp->chgBit(oldp+687,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)))));
        bufp->chgBit(oldp+688,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_6));
        bufp->chgBit(oldp+689,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_5));
        bufp->chgBit(oldp+690,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_4));
        bufp->chgBit(oldp+691,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_3));
        bufp->chgBit(oldp+692,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_2));
        bufp->chgBit(oldp+693,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_1));
        bufp->chgBit(oldp+694,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__idStall_0));
        bufp->chgBit(oldp+695,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__stall));
        bufp->chgCData(oldp+696,((7U & (~ (7U & (((IData)(0x3fU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size)) 
                                                 >> 3U))))),3);
        bufp->chgCData(oldp+697,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)
                                   ? 0U : (7U & (~ 
                                                 (7U 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size)) 
                                                     >> 3U)))))),3);
        bufp->chgBit(oldp+698,((1U & ((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)))));
        bufp->chgBit(oldp+699,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 1U))));
        bufp->chgBit(oldp+700,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 2U))));
        bufp->chgBit(oldp+701,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 3U))));
        bufp->chgBit(oldp+702,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 4U))));
        bufp->chgBit(oldp+703,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 5U))));
        bufp->chgBit(oldp+704,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 6U))));
        bufp->chgBit(oldp+705,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 7U))));
        bufp->chgBit(oldp+706,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 8U))));
        bufp->chgBit(oldp+707,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 9U))));
        bufp->chgBit(oldp+708,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0xaU))));
        bufp->chgBit(oldp+709,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0xbU))));
        bufp->chgBit(oldp+710,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0xcU))));
        bufp->chgBit(oldp+711,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0xdU))));
        bufp->chgBit(oldp+712,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0xeU))));
        bufp->chgBit(oldp+713,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0xfU))));
        bufp->chgBit(oldp+714,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0x10U))));
        bufp->chgBit(oldp+715,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0x11U))));
        bufp->chgBit(oldp+716,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0x12U))));
        bufp->chgBit(oldp+717,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0x13U))));
        bufp->chgBit(oldp+718,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0x14U))));
        bufp->chgBit(oldp+719,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0x15U))));
        bufp->chgBit(oldp+720,((1U & (((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                      >> 0x16U))));
        bufp->chgBit(oldp+721,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc));
        bufp->chgBit(oldp+722,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_1));
        bufp->chgBit(oldp+723,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_2));
        bufp->chgBit(oldp+724,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_3));
        bufp->chgBit(oldp+725,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_4));
        bufp->chgBit(oldp+726,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_5));
        bufp->chgBit(oldp+727,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__inc_6));
        bufp->chgBit(oldp+728,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 7U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+729,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 8U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+730,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 9U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+731,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0xaU) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+732,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0xbU) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+733,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0xcU) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+734,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0xdU) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+735,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0xeU) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+736,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0xfU) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+737,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0x10U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+738,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0x11U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+739,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0x12U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+740,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0x13U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+741,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0x14U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+742,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0x15U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+743,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                 >> 0x16U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+744,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT___do_enq_T));
        bufp->chgBit(oldp+745,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__source_ok));
        bufp->chgCData(oldp+746,((0x3fU & (~ ((IData)(0x3fU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))))),6);
        bufp->chgBit(oldp+747,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address 
                                                & (~ 
                                                   ((IData)(0x3fU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))))))));
        bufp->chgCData(oldp+748,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))),2);
        bufp->chgCData(oldp+749,((7U & (1U | ((IData)(1U) 
                                              << (3U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size)))))),3);
        bufp->chgBit(oldp+750,((1U & (((IData)(1U) 
                                       << (3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))) 
                                      >> 2U))));
        bufp->chgBit(oldp+751,((1U & (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address 
                                      >> 2U))));
        bufp->chgBit(oldp+752,((1U & (~ (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address 
                                         >> 2U)))));
        bufp->chgBit(oldp+753,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+754,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+755,((1U & (((IData)(1U) 
                                       << (3U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))) 
                                      >> 1U))));
        bufp->chgBit(oldp+756,((1U & (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address 
                                      >> 1U))));
        bufp->chgBit(oldp+757,((1U & (~ (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address 
                                         >> 1U)))));
        bufp->chgBit(oldp+758,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_2));
        bufp->chgBit(oldp+759,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_2));
        bufp->chgBit(oldp+760,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_3));
        bufp->chgBit(oldp+761,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_3));
        bufp->chgBit(oldp+762,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_4));
        bufp->chgBit(oldp+763,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_4));
        bufp->chgBit(oldp+764,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_5));
        bufp->chgBit(oldp+765,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_5));
        bufp->chgBit(oldp+766,((1U & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+767,((1U & (~ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+768,(((~ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_2))));
        bufp->chgBit(oldp+769,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_2) 
                                | ((~ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_2)))));
        bufp->chgBit(oldp+770,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_2) 
                                & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+771,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_2) 
                                | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_2) 
                                   & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+772,(((~ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_3))));
        bufp->chgBit(oldp+773,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_3) 
                                | ((~ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_3)))));
        bufp->chgBit(oldp+774,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_3) 
                                & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+775,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_3) 
                                | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_3) 
                                   & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+776,(((~ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_4))));
        bufp->chgBit(oldp+777,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_4) 
                                | ((~ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_4)))));
        bufp->chgBit(oldp+778,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_4) 
                                & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+779,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_4) 
                                | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_4) 
                                   & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+780,(((~ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_5))));
        bufp->chgBit(oldp+781,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_5) 
                                | ((~ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_5)))));
        bufp->chgBit(oldp+782,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_5) 
                                & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address)));
        bufp->chgBit(oldp+783,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_acc_5) 
                                | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask_eq_5) 
                                   & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address))));
        bufp->chgCData(oldp+784,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__mask),8);
        __Vtemp_hd2b6c582__2[0U] = 1U;
        __Vtemp_hd2b6c582__2[1U] = 0U;
        __Vtemp_hd2b6c582__2[2U] = 0U;
        __Vtemp_hd2b6c582__2[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h9c9709b8__0, __Vtemp_hd2b6c582__2, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___T_1216) {
            __Vtemp_h060e603f__0[0U] = __Vtemp_h9c9709b8__0[0U];
            __Vtemp_h060e603f__0[1U] = __Vtemp_h9c9709b8__0[1U];
            __Vtemp_h060e603f__0[2U] = __Vtemp_h9c9709b8__0[2U];
            __Vtemp_h060e603f__0[3U] = __Vtemp_h9c9709b8__0[3U];
        } else {
            __Vtemp_h060e603f__0[0U] = 0U;
            __Vtemp_h060e603f__0[1U] = 0U;
            __Vtemp_h060e603f__0[2U] = 0U;
            __Vtemp_h060e603f__0[3U] = 0U;
        }
        bufp->chgWData(oldp+785,(__Vtemp_h060e603f__0),128);
        bufp->chgCData(oldp+789,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+790,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_sizes_set_interm),4);
        __Vtemp_hd2b6c582__3[0U] = 1U;
        __Vtemp_hd2b6c582__3[1U] = 0U;
        __Vtemp_hd2b6c582__3[2U] = 0U;
        __Vtemp_hd2b6c582__3[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h9d20285d__0, __Vtemp_hd2b6c582__3, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___T_1219) {
            __Vtemp_h84528ecd__0[0U] = __Vtemp_h9d20285d__0[0U];
            __Vtemp_h84528ecd__0[1U] = __Vtemp_h9d20285d__0[1U];
            __Vtemp_h84528ecd__0[2U] = __Vtemp_h9d20285d__0[2U];
            __Vtemp_h84528ecd__0[3U] = __Vtemp_h9d20285d__0[3U];
        } else {
            __Vtemp_h84528ecd__0[0U] = 0U;
            __Vtemp_h84528ecd__0[1U] = 0U;
            __Vtemp_h84528ecd__0[2U] = 0U;
            __Vtemp_h84528ecd__0[3U] = 0U;
        }
        bufp->chgWData(oldp+791,(__Vtemp_h84528ecd__0),128);
        __Vtemp_h4edacd04__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h4edacd04__0[1U] = 0U;
        __Vtemp_h4edacd04__0[2U] = 0U;
        __Vtemp_h4edacd04__0[3U] = 0U;
        __Vtemp_h4edacd04__0[4U] = 0U;
        __Vtemp_h4edacd04__0[5U] = 0U;
        __Vtemp_h4edacd04__0[6U] = 0U;
        __Vtemp_h4edacd04__0[7U] = 0U;
        __Vtemp_h4edacd04__0[8U] = 0U;
        __Vtemp_h4edacd04__0[9U] = 0U;
        __Vtemp_h4edacd04__0[0xaU] = 0U;
        __Vtemp_h4edacd04__0[0xbU] = 0U;
        __Vtemp_h4edacd04__0[0xcU] = 0U;
        __Vtemp_h4edacd04__0[0xdU] = 0U;
        __Vtemp_h4edacd04__0[0xeU] = 0U;
        __Vtemp_h4edacd04__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h81dceaab__0, __Vtemp_h4edacd04__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___T_1219) {
            __Vtemp_h5a25a58e__0[0U] = __Vtemp_h81dceaab__0[0U];
            __Vtemp_h5a25a58e__0[1U] = __Vtemp_h81dceaab__0[1U];
            __Vtemp_h5a25a58e__0[2U] = __Vtemp_h81dceaab__0[2U];
            __Vtemp_h5a25a58e__0[3U] = __Vtemp_h81dceaab__0[3U];
            __Vtemp_h5a25a58e__0[4U] = __Vtemp_h81dceaab__0[4U];
            __Vtemp_h5a25a58e__0[5U] = __Vtemp_h81dceaab__0[5U];
            __Vtemp_h5a25a58e__0[6U] = __Vtemp_h81dceaab__0[6U];
            __Vtemp_h5a25a58e__0[7U] = __Vtemp_h81dceaab__0[7U];
            __Vtemp_h5a25a58e__0[8U] = __Vtemp_h81dceaab__0[8U];
            __Vtemp_h5a25a58e__0[9U] = __Vtemp_h81dceaab__0[9U];
            __Vtemp_h5a25a58e__0[0xaU] = __Vtemp_h81dceaab__0[0xaU];
            __Vtemp_h5a25a58e__0[0xbU] = __Vtemp_h81dceaab__0[0xbU];
            __Vtemp_h5a25a58e__0[0xcU] = __Vtemp_h81dceaab__0[0xcU];
            __Vtemp_h5a25a58e__0[0xdU] = __Vtemp_h81dceaab__0[0xdU];
            __Vtemp_h5a25a58e__0[0xeU] = __Vtemp_h81dceaab__0[0xeU];
            __Vtemp_h5a25a58e__0[0xfU] = __Vtemp_h81dceaab__0[0xfU];
        } else {
            __Vtemp_h5a25a58e__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h5a25a58e__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h5a25a58e__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h5a25a58e__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h5a25a58e__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h5a25a58e__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h5a25a58e__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h5a25a58e__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h5a25a58e__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h5a25a58e__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h5a25a58e__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h5a25a58e__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h5a25a58e__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h5a25a58e__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h5a25a58e__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h5a25a58e__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+795,(__Vtemp_h5a25a58e__0),512);
        __Vtemp_h7d3cb61d__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_h7d3cb61d__0[1U] = 0U;
        __Vtemp_h7d3cb61d__0[2U] = 0U;
        __Vtemp_h7d3cb61d__0[3U] = 0U;
        __Vtemp_h7d3cb61d__0[4U] = 0U;
        __Vtemp_h7d3cb61d__0[5U] = 0U;
        __Vtemp_h7d3cb61d__0[6U] = 0U;
        __Vtemp_h7d3cb61d__0[7U] = 0U;
        __Vtemp_h7d3cb61d__0[8U] = 0U;
        __Vtemp_h7d3cb61d__0[9U] = 0U;
        __Vtemp_h7d3cb61d__0[0xaU] = 0U;
        __Vtemp_h7d3cb61d__0[0xbU] = 0U;
        __Vtemp_h7d3cb61d__0[0xcU] = 0U;
        __Vtemp_h7d3cb61d__0[0xdU] = 0U;
        __Vtemp_h7d3cb61d__0[0xeU] = 0U;
        __Vtemp_h7d3cb61d__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h2ed47277__0, __Vtemp_h7d3cb61d__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___T_1219) {
            __Vtemp_h86751c2c__0[0U] = __Vtemp_h2ed47277__0[0U];
            __Vtemp_h86751c2c__0[1U] = __Vtemp_h2ed47277__0[1U];
            __Vtemp_h86751c2c__0[2U] = __Vtemp_h2ed47277__0[2U];
            __Vtemp_h86751c2c__0[3U] = __Vtemp_h2ed47277__0[3U];
            __Vtemp_h86751c2c__0[4U] = __Vtemp_h2ed47277__0[4U];
            __Vtemp_h86751c2c__0[5U] = __Vtemp_h2ed47277__0[5U];
            __Vtemp_h86751c2c__0[6U] = __Vtemp_h2ed47277__0[6U];
            __Vtemp_h86751c2c__0[7U] = __Vtemp_h2ed47277__0[7U];
            __Vtemp_h86751c2c__0[8U] = __Vtemp_h2ed47277__0[8U];
            __Vtemp_h86751c2c__0[9U] = __Vtemp_h2ed47277__0[9U];
            __Vtemp_h86751c2c__0[0xaU] = __Vtemp_h2ed47277__0[0xaU];
            __Vtemp_h86751c2c__0[0xbU] = __Vtemp_h2ed47277__0[0xbU];
            __Vtemp_h86751c2c__0[0xcU] = __Vtemp_h2ed47277__0[0xcU];
            __Vtemp_h86751c2c__0[0xdU] = __Vtemp_h2ed47277__0[0xdU];
            __Vtemp_h86751c2c__0[0xeU] = __Vtemp_h2ed47277__0[0xeU];
            __Vtemp_h86751c2c__0[0xfU] = __Vtemp_h2ed47277__0[0xfU];
        } else {
            __Vtemp_h86751c2c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h86751c2c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h86751c2c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h86751c2c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h86751c2c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h86751c2c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h86751c2c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h86751c2c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h86751c2c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h86751c2c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h86751c2c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h86751c2c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h86751c2c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h86751c2c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h86751c2c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h86751c2c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+811,(__Vtemp_h86751c2c__0),512);
        bufp->chgBit(oldp+827,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T));
        bufp->chgCData(oldp+828,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+829,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgBit(oldp+830,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_last)))));
        bufp->chgCData(oldp+831,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_mask),8);
        bufp->chgBit(oldp+832,((1U & (~ (1U & (((IData)(7U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_size_MPORT_data)) 
                                               >> 2U))))));
        bufp->chgBit(oldp+833,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_last));
        bufp->chgBit(oldp+834,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                      >> 2U))));
        bufp->chgCData(oldp+835,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_mask))),4);
        bufp->chgCData(oldp+836,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_mask) 
                                          >> 4U))),4);
        bufp->chgBit(oldp+837,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address 
                                                & (~ 
                                                   ((IData)(0x3fU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))))))));
        __Vtemp_hd2b6c582__4[0U] = 1U;
        __Vtemp_hd2b6c582__4[1U] = 0U;
        __Vtemp_hd2b6c582__4[2U] = 0U;
        __Vtemp_hd2b6c582__4[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h31aab5b1__0, __Vtemp_hd2b6c582__4, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2249) {
            __Vtemp_h94994ae8__0[0U] = __Vtemp_h31aab5b1__0[0U];
            __Vtemp_h94994ae8__0[1U] = __Vtemp_h31aab5b1__0[1U];
            __Vtemp_h94994ae8__0[2U] = __Vtemp_h31aab5b1__0[2U];
            __Vtemp_h94994ae8__0[3U] = __Vtemp_h31aab5b1__0[3U];
        } else {
            __Vtemp_h94994ae8__0[0U] = 0U;
            __Vtemp_h94994ae8__0[1U] = 0U;
            __Vtemp_h94994ae8__0[2U] = 0U;
            __Vtemp_h94994ae8__0[3U] = 0U;
        }
        bufp->chgWData(oldp+838,(__Vtemp_h94994ae8__0),128);
        bufp->chgCData(oldp+842,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+843,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_sizes_set_interm),4);
        __Vtemp_hd2b6c582__5[0U] = 1U;
        __Vtemp_hd2b6c582__5[1U] = 0U;
        __Vtemp_hd2b6c582__5[2U] = 0U;
        __Vtemp_hd2b6c582__5[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h938e862c__0, __Vtemp_hd2b6c582__5, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2252) {
            __Vtemp_h47d45064__0[0U] = __Vtemp_h938e862c__0[0U];
            __Vtemp_h47d45064__0[1U] = __Vtemp_h938e862c__0[1U];
            __Vtemp_h47d45064__0[2U] = __Vtemp_h938e862c__0[2U];
            __Vtemp_h47d45064__0[3U] = __Vtemp_h938e862c__0[3U];
        } else {
            __Vtemp_h47d45064__0[0U] = 0U;
            __Vtemp_h47d45064__0[1U] = 0U;
            __Vtemp_h47d45064__0[2U] = 0U;
            __Vtemp_h47d45064__0[3U] = 0U;
        }
        bufp->chgWData(oldp+844,(__Vtemp_h47d45064__0),128);
        __Vtemp_h265746a5__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h265746a5__0[1U] = 0U;
        __Vtemp_h265746a5__0[2U] = 0U;
        __Vtemp_h265746a5__0[3U] = 0U;
        __Vtemp_h265746a5__0[4U] = 0U;
        __Vtemp_h265746a5__0[5U] = 0U;
        __Vtemp_h265746a5__0[6U] = 0U;
        __Vtemp_h265746a5__0[7U] = 0U;
        __Vtemp_h265746a5__0[8U] = 0U;
        __Vtemp_h265746a5__0[9U] = 0U;
        __Vtemp_h265746a5__0[0xaU] = 0U;
        __Vtemp_h265746a5__0[0xbU] = 0U;
        __Vtemp_h265746a5__0[0xcU] = 0U;
        __Vtemp_h265746a5__0[0xdU] = 0U;
        __Vtemp_h265746a5__0[0xeU] = 0U;
        __Vtemp_h265746a5__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h34638ec9__0, __Vtemp_h265746a5__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2252) {
            __Vtemp_he0274ee7__0[0U] = __Vtemp_h34638ec9__0[0U];
            __Vtemp_he0274ee7__0[1U] = __Vtemp_h34638ec9__0[1U];
            __Vtemp_he0274ee7__0[2U] = __Vtemp_h34638ec9__0[2U];
            __Vtemp_he0274ee7__0[3U] = __Vtemp_h34638ec9__0[3U];
            __Vtemp_he0274ee7__0[4U] = __Vtemp_h34638ec9__0[4U];
            __Vtemp_he0274ee7__0[5U] = __Vtemp_h34638ec9__0[5U];
            __Vtemp_he0274ee7__0[6U] = __Vtemp_h34638ec9__0[6U];
            __Vtemp_he0274ee7__0[7U] = __Vtemp_h34638ec9__0[7U];
            __Vtemp_he0274ee7__0[8U] = __Vtemp_h34638ec9__0[8U];
            __Vtemp_he0274ee7__0[9U] = __Vtemp_h34638ec9__0[9U];
            __Vtemp_he0274ee7__0[0xaU] = __Vtemp_h34638ec9__0[0xaU];
            __Vtemp_he0274ee7__0[0xbU] = __Vtemp_h34638ec9__0[0xbU];
            __Vtemp_he0274ee7__0[0xcU] = __Vtemp_h34638ec9__0[0xcU];
            __Vtemp_he0274ee7__0[0xdU] = __Vtemp_h34638ec9__0[0xdU];
            __Vtemp_he0274ee7__0[0xeU] = __Vtemp_h34638ec9__0[0xeU];
            __Vtemp_he0274ee7__0[0xfU] = __Vtemp_h34638ec9__0[0xfU];
        } else {
            __Vtemp_he0274ee7__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_he0274ee7__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_he0274ee7__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_he0274ee7__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_he0274ee7__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_he0274ee7__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_he0274ee7__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_he0274ee7__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_he0274ee7__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_he0274ee7__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_he0274ee7__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_he0274ee7__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_he0274ee7__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_he0274ee7__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_he0274ee7__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_he0274ee7__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+848,(__Vtemp_he0274ee7__0),512);
        __Vtemp_he1107459__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_he1107459__0[1U] = 0U;
        __Vtemp_he1107459__0[2U] = 0U;
        __Vtemp_he1107459__0[3U] = 0U;
        __Vtemp_he1107459__0[4U] = 0U;
        __Vtemp_he1107459__0[5U] = 0U;
        __Vtemp_he1107459__0[6U] = 0U;
        __Vtemp_he1107459__0[7U] = 0U;
        __Vtemp_he1107459__0[8U] = 0U;
        __Vtemp_he1107459__0[9U] = 0U;
        __Vtemp_he1107459__0[0xaU] = 0U;
        __Vtemp_he1107459__0[0xbU] = 0U;
        __Vtemp_he1107459__0[0xcU] = 0U;
        __Vtemp_he1107459__0[0xdU] = 0U;
        __Vtemp_he1107459__0[0xeU] = 0U;
        __Vtemp_he1107459__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h768a833b__0, __Vtemp_he1107459__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2252) {
            __Vtemp_h94a332b1__0[0U] = __Vtemp_h768a833b__0[0U];
            __Vtemp_h94a332b1__0[1U] = __Vtemp_h768a833b__0[1U];
            __Vtemp_h94a332b1__0[2U] = __Vtemp_h768a833b__0[2U];
            __Vtemp_h94a332b1__0[3U] = __Vtemp_h768a833b__0[3U];
            __Vtemp_h94a332b1__0[4U] = __Vtemp_h768a833b__0[4U];
            __Vtemp_h94a332b1__0[5U] = __Vtemp_h768a833b__0[5U];
            __Vtemp_h94a332b1__0[6U] = __Vtemp_h768a833b__0[6U];
            __Vtemp_h94a332b1__0[7U] = __Vtemp_h768a833b__0[7U];
            __Vtemp_h94a332b1__0[8U] = __Vtemp_h768a833b__0[8U];
            __Vtemp_h94a332b1__0[9U] = __Vtemp_h768a833b__0[9U];
            __Vtemp_h94a332b1__0[0xaU] = __Vtemp_h768a833b__0[0xaU];
            __Vtemp_h94a332b1__0[0xbU] = __Vtemp_h768a833b__0[0xbU];
            __Vtemp_h94a332b1__0[0xcU] = __Vtemp_h768a833b__0[0xcU];
            __Vtemp_h94a332b1__0[0xdU] = __Vtemp_h768a833b__0[0xdU];
            __Vtemp_h94a332b1__0[0xeU] = __Vtemp_h768a833b__0[0xeU];
            __Vtemp_h94a332b1__0[0xfU] = __Vtemp_h768a833b__0[0xfU];
        } else {
            __Vtemp_h94a332b1__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h94a332b1__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h94a332b1__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h94a332b1__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h94a332b1__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h94a332b1__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h94a332b1__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h94a332b1__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h94a332b1__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h94a332b1__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h94a332b1__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h94a332b1__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h94a332b1__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h94a332b1__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h94a332b1__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h94a332b1__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+864,(__Vtemp_h94a332b1__0),512);
        bufp->chgBit(oldp+880,((0U == (0x80000000U 
                                       & (0x80000000U 
                                          ^ vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address)))));
        bufp->chgBit(oldp+881,((0U == (0x80000000U 
                                       & vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address))));
        __Vtemp_hd2b6c582__6[0U] = 1U;
        __Vtemp_hd2b6c582__6[1U] = 0U;
        __Vtemp_hd2b6c582__6[2U] = 0U;
        __Vtemp_hd2b6c582__6[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h3af232d0__0, __Vtemp_hd2b6c582__6, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2389) {
            __Vtemp_h828fb058__0[0U] = __Vtemp_h3af232d0__0[0U];
            __Vtemp_h828fb058__0[1U] = __Vtemp_h3af232d0__0[1U];
            __Vtemp_h828fb058__0[2U] = __Vtemp_h3af232d0__0[2U];
            __Vtemp_h828fb058__0[3U] = __Vtemp_h3af232d0__0[3U];
        } else {
            __Vtemp_h828fb058__0[0U] = 0U;
            __Vtemp_h828fb058__0[1U] = 0U;
            __Vtemp_h828fb058__0[2U] = 0U;
            __Vtemp_h828fb058__0[3U] = 0U;
        }
        bufp->chgWData(oldp+882,(__Vtemp_h828fb058__0),128);
        bufp->chgCData(oldp+886,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+887,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_sizes_set_interm),4);
        __Vtemp_hd2b6c582__7[0U] = 1U;
        __Vtemp_hd2b6c582__7[1U] = 0U;
        __Vtemp_hd2b6c582__7[2U] = 0U;
        __Vtemp_hd2b6c582__7[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h7a3697fa__0, __Vtemp_hd2b6c582__7, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2392) {
            __Vtemp_h70d7a206__0[0U] = __Vtemp_h7a3697fa__0[0U];
            __Vtemp_h70d7a206__0[1U] = __Vtemp_h7a3697fa__0[1U];
            __Vtemp_h70d7a206__0[2U] = __Vtemp_h7a3697fa__0[2U];
            __Vtemp_h70d7a206__0[3U] = __Vtemp_h7a3697fa__0[3U];
        } else {
            __Vtemp_h70d7a206__0[0U] = 0U;
            __Vtemp_h70d7a206__0[1U] = 0U;
            __Vtemp_h70d7a206__0[2U] = 0U;
            __Vtemp_h70d7a206__0[3U] = 0U;
        }
        bufp->chgWData(oldp+888,(__Vtemp_h70d7a206__0),128);
        __Vtemp_h66544ec9__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h66544ec9__0[1U] = 0U;
        __Vtemp_h66544ec9__0[2U] = 0U;
        __Vtemp_h66544ec9__0[3U] = 0U;
        __Vtemp_h66544ec9__0[4U] = 0U;
        __Vtemp_h66544ec9__0[5U] = 0U;
        __Vtemp_h66544ec9__0[6U] = 0U;
        __Vtemp_h66544ec9__0[7U] = 0U;
        __Vtemp_h66544ec9__0[8U] = 0U;
        __Vtemp_h66544ec9__0[9U] = 0U;
        __Vtemp_h66544ec9__0[0xaU] = 0U;
        __Vtemp_h66544ec9__0[0xbU] = 0U;
        __Vtemp_h66544ec9__0[0xcU] = 0U;
        __Vtemp_h66544ec9__0[0xdU] = 0U;
        __Vtemp_h66544ec9__0[0xeU] = 0U;
        __Vtemp_h66544ec9__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h94e99b7c__0, __Vtemp_h66544ec9__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2392) {
            __Vtemp_hcbfa30b6__0[0U] = __Vtemp_h94e99b7c__0[0U];
            __Vtemp_hcbfa30b6__0[1U] = __Vtemp_h94e99b7c__0[1U];
            __Vtemp_hcbfa30b6__0[2U] = __Vtemp_h94e99b7c__0[2U];
            __Vtemp_hcbfa30b6__0[3U] = __Vtemp_h94e99b7c__0[3U];
            __Vtemp_hcbfa30b6__0[4U] = __Vtemp_h94e99b7c__0[4U];
            __Vtemp_hcbfa30b6__0[5U] = __Vtemp_h94e99b7c__0[5U];
            __Vtemp_hcbfa30b6__0[6U] = __Vtemp_h94e99b7c__0[6U];
            __Vtemp_hcbfa30b6__0[7U] = __Vtemp_h94e99b7c__0[7U];
            __Vtemp_hcbfa30b6__0[8U] = __Vtemp_h94e99b7c__0[8U];
            __Vtemp_hcbfa30b6__0[9U] = __Vtemp_h94e99b7c__0[9U];
            __Vtemp_hcbfa30b6__0[0xaU] = __Vtemp_h94e99b7c__0[0xaU];
            __Vtemp_hcbfa30b6__0[0xbU] = __Vtemp_h94e99b7c__0[0xbU];
            __Vtemp_hcbfa30b6__0[0xcU] = __Vtemp_h94e99b7c__0[0xcU];
            __Vtemp_hcbfa30b6__0[0xdU] = __Vtemp_h94e99b7c__0[0xdU];
            __Vtemp_hcbfa30b6__0[0xeU] = __Vtemp_h94e99b7c__0[0xeU];
            __Vtemp_hcbfa30b6__0[0xfU] = __Vtemp_h94e99b7c__0[0xfU];
        } else {
            __Vtemp_hcbfa30b6__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_hcbfa30b6__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_hcbfa30b6__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_hcbfa30b6__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_hcbfa30b6__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_hcbfa30b6__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_hcbfa30b6__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_hcbfa30b6__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_hcbfa30b6__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_hcbfa30b6__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_hcbfa30b6__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_hcbfa30b6__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_hcbfa30b6__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_hcbfa30b6__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_hcbfa30b6__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_hcbfa30b6__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+892,(__Vtemp_hcbfa30b6__0),512);
        __Vtemp_he85bfbfa__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_he85bfbfa__0[1U] = 0U;
        __Vtemp_he85bfbfa__0[2U] = 0U;
        __Vtemp_he85bfbfa__0[3U] = 0U;
        __Vtemp_he85bfbfa__0[4U] = 0U;
        __Vtemp_he85bfbfa__0[5U] = 0U;
        __Vtemp_he85bfbfa__0[6U] = 0U;
        __Vtemp_he85bfbfa__0[7U] = 0U;
        __Vtemp_he85bfbfa__0[8U] = 0U;
        __Vtemp_he85bfbfa__0[9U] = 0U;
        __Vtemp_he85bfbfa__0[0xaU] = 0U;
        __Vtemp_he85bfbfa__0[0xbU] = 0U;
        __Vtemp_he85bfbfa__0[0xcU] = 0U;
        __Vtemp_he85bfbfa__0[0xdU] = 0U;
        __Vtemp_he85bfbfa__0[0xeU] = 0U;
        __Vtemp_he85bfbfa__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hb72257a9__0, __Vtemp_he85bfbfa__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2392) {
            __Vtemp_h22c17046__0[0U] = __Vtemp_hb72257a9__0[0U];
            __Vtemp_h22c17046__0[1U] = __Vtemp_hb72257a9__0[1U];
            __Vtemp_h22c17046__0[2U] = __Vtemp_hb72257a9__0[2U];
            __Vtemp_h22c17046__0[3U] = __Vtemp_hb72257a9__0[3U];
            __Vtemp_h22c17046__0[4U] = __Vtemp_hb72257a9__0[4U];
            __Vtemp_h22c17046__0[5U] = __Vtemp_hb72257a9__0[5U];
            __Vtemp_h22c17046__0[6U] = __Vtemp_hb72257a9__0[6U];
            __Vtemp_h22c17046__0[7U] = __Vtemp_hb72257a9__0[7U];
            __Vtemp_h22c17046__0[8U] = __Vtemp_hb72257a9__0[8U];
            __Vtemp_h22c17046__0[9U] = __Vtemp_hb72257a9__0[9U];
            __Vtemp_h22c17046__0[0xaU] = __Vtemp_hb72257a9__0[0xaU];
            __Vtemp_h22c17046__0[0xbU] = __Vtemp_hb72257a9__0[0xbU];
            __Vtemp_h22c17046__0[0xcU] = __Vtemp_hb72257a9__0[0xcU];
            __Vtemp_h22c17046__0[0xdU] = __Vtemp_hb72257a9__0[0xdU];
            __Vtemp_h22c17046__0[0xeU] = __Vtemp_hb72257a9__0[0xeU];
            __Vtemp_h22c17046__0[0xfU] = __Vtemp_hb72257a9__0[0xfU];
        } else {
            __Vtemp_h22c17046__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h22c17046__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h22c17046__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h22c17046__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h22c17046__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h22c17046__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h22c17046__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h22c17046__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h22c17046__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h22c17046__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h22c17046__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h22c17046__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h22c17046__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h22c17046__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h22c17046__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h22c17046__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+908,(__Vtemp_h22c17046__0),512);
        bufp->chgCData(oldp+924,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_sink),6);
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0x14U])) {
        bufp->chgBit(oldp+925,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+926,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+927,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+928,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+929,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+930,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+931,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+932,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+933,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+934,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+935,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+936,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+937,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+938,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+939,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+940,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+941,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+942,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0x15U])) {
        bufp->chgBit(oldp+943,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+944,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+945,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+946,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+947,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+948,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+949,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+950,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+951,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+952,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+953,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+954,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+955,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+956,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+957,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
        bufp->chgBit(oldp+958,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
        bufp->chgBit(oldp+959,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
        bufp->chgBit(oldp+960,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    }
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0x16U])) {
        bufp->chgBit(oldp+961,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_out_awvalid));
        bufp->chgCData(oldp+962,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))),4);
        bufp->chgIData(oldp+963,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_addr),32);
        bufp->chgCData(oldp+964,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_len),8);
        bufp->chgCData(oldp+965,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_size),3);
        bufp->chgBit(oldp+966,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq_io_deq_valid));
        bufp->chgQData(oldp+967,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data_MPORT_data),64);
        bufp->chgCData(oldp+969,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb_MPORT_data),8);
        bufp->chgBit(oldp+970,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last_MPORT_data));
        bufp->chgBit(oldp+971,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_out_arvalid));
        bufp->chgBit(oldp+972,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+973,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_valid));
        bufp->chgCData(oldp+974,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_a_bits_opcode),3);
        bufp->chgCData(oldp+975,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_a_bits_param),3);
        bufp->chgCData(oldp+976,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size),4);
        bufp->chgCData(oldp+977,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data),7);
        bufp->chgIData(oldp+978,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data),32);
        bufp->chgCData(oldp+979,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb_MPORT_data),8);
        bufp->chgQData(oldp+980,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data_MPORT_data),64);
        bufp->chgBit(oldp+982,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_a_bits_corrupt));
        bufp->chgBit(oldp+983,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_a_valid));
        bufp->chgCData(oldp+984,((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))),3);
        bufp->chgSData(oldp+985,((0x1fffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data)),13);
        bufp->chgBit(oldp+986,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+987,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_a_valid));
        bufp->chgIData(oldp+988,((0x7fffffffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data)),31);
        bufp->chgBit(oldp+989,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+990,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_a_valid));
        bufp->chgBit(oldp+991,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+992,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_ready));
        bufp->chgBit(oldp+993,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_valid));
        bufp->chgCData(oldp+994,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_opcode),3);
        bufp->chgCData(oldp+995,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_param),2);
        bufp->chgCData(oldp+996,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_size),3);
        bufp->chgCData(oldp+997,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source),4);
        bufp->chgCData(oldp+998,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_sink),6);
        bufp->chgBit(oldp+999,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_denied));
        bufp->chgIData(oldp+1000,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1_auto_in_d_bits_data),32);
        bufp->chgBit(oldp+1001,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_corrupt));
        bufp->chgBit(oldp+1002,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_ready));
        bufp->chgBit(oldp+1003,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+1004,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_ready));
        bufp->chgBit(oldp+1005,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_valid));
        bufp->chgCData(oldp+1006,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_opcode),3);
        bufp->chgCData(oldp+1007,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_param),2);
        bufp->chgCData(oldp+1008,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_size),3);
        bufp->chgCData(oldp+1009,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source),4);
        bufp->chgCData(oldp+1010,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_sink),5);
        bufp->chgBit(oldp+1011,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_denied));
        bufp->chgBit(oldp+1012,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_corrupt));
        bufp->chgBit(oldp+1013,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_ready));
        bufp->chgBit(oldp+1014,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_valid));
        bufp->chgBit(oldp+1015,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_awvalid));
        bufp->chgCData(oldp+1016,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size_MPORT_data),4);
        bufp->chgCData(oldp+1017,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_source_MPORT_data),7);
        bufp->chgBit(oldp+1018,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id) 
                                       >> 4U))));
        bufp->chgBit(oldp+1019,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_arvalid));
        bufp->chgCData(oldp+1020,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id),5);
        bufp->chgBit(oldp+1021,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1_auto_in_awvalid) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT___GEN_95))));
        bufp->chgBit(oldp+1022,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1_auto_in_arvalid) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT___GEN_15))));
        bufp->chgBit(oldp+1023,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1_auto_in_awvalid));
        bufp->chgCData(oldp+1024,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))),4);
        bufp->chgCData(oldp+1025,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_size_MPORT_data),4);
        bufp->chgCData(oldp+1026,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_source_MPORT_data),7);
        bufp->chgBit(oldp+1027,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id) 
                                       >> 4U))));
        bufp->chgBit(oldp+1028,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1_auto_in_arvalid));
        bufp->chgCData(oldp+1029,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id),5);
        bufp->chgBit(oldp+1030,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+1031,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+1032,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_d_ready));
        bufp->chgBit(oldp+1033,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_d_valid));
        bufp->chgQData(oldp+1034,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_data_MPORT_data),64);
        bufp->chgBit(oldp+1036,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_d_bits_corrupt));
        bufp->chgBit(oldp+1037,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__bundleIn_0_awready));
        bufp->chgBit(oldp+1038,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl_auto_in_wready));
        bufp->chgBit(oldp+1039,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2_auto_in_becho_real_last)))));
        bufp->chgBit(oldp+1040,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__bundleIn_0_bvalid));
        bufp->chgBit(oldp+1041,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id));
        bufp->chgCData(oldp+1042,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_resp),2);
        bufp->chgBit(oldp+1043,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__out_ready));
        bufp->chgBit(oldp+1044,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id));
        bufp->chgBit(oldp+1045,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2_auto_in_awready));
        bufp->chgBit(oldp+1046,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2_auto_in_becho_real_last));
        bufp->chgBit(oldp+1047,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2_auto_in_arready));
        bufp->chgBit(oldp+1048,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2_auto_in_becho_real_last) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__bundleIn_0_bvalid))));
        bufp->chgBit(oldp+1049,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_valid));
        bufp->chgCData(oldp+1050,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode_MPORT_data),3);
        bufp->chgCData(oldp+1051,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_param),3);
        bufp->chgCData(oldp+1052,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size_MPORT_data),3);
        bufp->chgCData(oldp+1053,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data),7);
        bufp->chgSData(oldp+1054,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address),13);
        bufp->chgCData(oldp+1055,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_mask),4);
        bufp->chgBit(oldp+1056,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+1057,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_valid));
        bufp->chgBit(oldp+1058,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+1059,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor_io_in_a_valid));
        bufp->chgBit(oldp+1060,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+1061,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor_io_in_a_valid));
        bufp->chgBit(oldp+1062,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__source_i_valid));
        bufp->chgBit(oldp+1063,((1U & (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT___readys_T_3))))));
        bufp->chgBit(oldp+1064,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__out_1_ready));
        bufp->chgBit(oldp+1065,((1U & (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT___readys_T_3) 
                                                << 1U))))));
        bufp->chgBit(oldp+1066,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__earlyWinner_0));
        bufp->chgBit(oldp+1067,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__earlyWinner_1));
        bufp->chgBit(oldp+1068,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__muxStateEarly_0));
        bufp->chgBit(oldp+1069,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__muxStateEarly_1));
        bufp->chgCData(oldp+1070,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1071,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_sizes_set_interm),5);
        bufp->chgBit(oldp+1072,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_d_valid) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_opcode))));
        bufp->chgBit(oldp+1073,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                       >> 3U))));
        bufp->chgCData(oldp+1074,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_resp_MPORT_data),2);
        bufp->chgBit(oldp+1075,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last_MPORT_data));
        bufp->chgBit(oldp+1076,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_enq_valid));
        bufp->chgBit(oldp+1077,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_ready));
        bufp->chgBit(oldp+1078,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_valid));
        bufp->chgBit(oldp+1079,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__out_1_ready));
        bufp->chgBit(oldp+1080,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__latch));
        bufp->chgBit(oldp+1081,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_opcode))));
        bufp->chgCData(oldp+1082,((7U & (~ (7U & (((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_size)) 
                                                  >> 3U))))),3);
        bufp->chgCData(oldp+1083,(((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_opcode))
                                    ? (7U & (~ (7U 
                                                & (((IData)(0x3fU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_size)) 
                                                   >> 3U))))
                                    : 0U)),3);
        bufp->chgBit(oldp+1084,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__b_allow));
        bufp->chgCData(oldp+1085,((3U & ((IData)(1U) 
                                         << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id)))),2);
        bufp->chgBit(oldp+1086,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT___do_enq_T));
        bufp->chgBit(oldp+1087,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__ram_id_MPORT_en));
        bufp->chgBit(oldp+1088,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__do_enq));
        bufp->chgBit(oldp+1089,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__do_enq));
        bufp->chgBit(oldp+1090,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT___do_deq_T));
        bufp->chgBit(oldp+1091,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__in_awready));
        bufp->chgBit(oldp+1092,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                 & ((IData)(1U) << 
                                    (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))))));
        bufp->chgBit(oldp+1093,((0x7fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 1U)))));
        bufp->chgBit(oldp+1094,((0x3fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 2U)))));
        bufp->chgBit(oldp+1095,((0x1fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 3U)))));
        bufp->chgBit(oldp+1096,((0xfffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 4U)))));
        bufp->chgBit(oldp+1097,((0x7ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 5U)))));
        bufp->chgBit(oldp+1098,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 6U)))));
        bufp->chgBit(oldp+1099,((0x1ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 7U)))));
        bufp->chgBit(oldp+1100,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 8U)))));
        bufp->chgBit(oldp+1101,((0x7fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 9U)))));
        bufp->chgBit(oldp+1102,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 0xaU)))));
        bufp->chgBit(oldp+1103,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 0xbU)))));
        bufp->chgBit(oldp+1104,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                         & (((IData)(1U) 
                                             << (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                            >> 0xcU)))));
        bufp->chgBit(oldp+1105,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                       & (((IData)(1U) 
                                           << (0xfU 
                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                          >> 0xdU)))));
        bufp->chgBit(oldp+1106,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                       & (((IData)(1U) 
                                           << (0xfU 
                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                          >> 0xeU)))));
        bufp->chgBit(oldp+1107,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_hb7fd6708__0) 
                                 & (((IData)(1U) << 
                                     (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                    >> 0xfU))));
        bufp->chgBit(oldp+1108,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                 & ((IData)(1U) << 
                                    (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))))));
        bufp->chgBit(oldp+1109,((0x7fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 1U)))));
        bufp->chgBit(oldp+1110,((0x3fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 2U)))));
        bufp->chgBit(oldp+1111,((0x1fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 3U)))));
        bufp->chgBit(oldp+1112,((0xfffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 4U)))));
        bufp->chgBit(oldp+1113,((0x7ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 5U)))));
        bufp->chgBit(oldp+1114,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 6U)))));
        bufp->chgBit(oldp+1115,((0x1ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 7U)))));
        bufp->chgBit(oldp+1116,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 8U)))));
        bufp->chgBit(oldp+1117,((0x7fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 9U)))));
        bufp->chgBit(oldp+1118,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 0xaU)))));
        bufp->chgBit(oldp+1119,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 0xbU)))));
        bufp->chgBit(oldp+1120,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                         & (((IData)(1U) 
                                             << (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                            >> 0xcU)))));
        bufp->chgBit(oldp+1121,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                       & (((IData)(1U) 
                                           << (0xfU 
                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                          >> 0xdU)))));
        bufp->chgBit(oldp+1122,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                       & (((IData)(1U) 
                                           << (0xfU 
                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                          >> 0xeU)))));
        bufp->chgBit(oldp+1123,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT____VdfgTmp_ha9af371e__0) 
                                 & (((IData)(1U) << 
                                     (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                    >> 0xfU))));
        bufp->chgBit(oldp+1124,((1U & ((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))))));
        bufp->chgBit(oldp+1125,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 1U))));
        bufp->chgBit(oldp+1126,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 2U))));
        bufp->chgBit(oldp+1127,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 3U))));
        bufp->chgBit(oldp+1128,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 4U))));
        bufp->chgBit(oldp+1129,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 5U))));
        bufp->chgBit(oldp+1130,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 6U))));
        bufp->chgBit(oldp+1131,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 7U))));
        bufp->chgBit(oldp+1132,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 8U))));
        bufp->chgBit(oldp+1133,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 9U))));
        bufp->chgBit(oldp+1134,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xaU))));
        bufp->chgBit(oldp+1135,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xbU))));
        bufp->chgBit(oldp+1136,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xcU))));
        bufp->chgBit(oldp+1137,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xdU))));
        bufp->chgBit(oldp+1138,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xeU))));
        bufp->chgBit(oldp+1139,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xfU))));
        bufp->chgBit(oldp+1140,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1141,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_1__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1142,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1143,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1144,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1145,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1146,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1147,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1148,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_16__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1149,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_17__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1150,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_18__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1151,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_19__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1152,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_2__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1153,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_20__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1154,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_21__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1155,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_22__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1156,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_23__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1157,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_24__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1158,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_25__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1159,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1160,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1161,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1162,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1163,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_3__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1164,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1165,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1166,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_4__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1167,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_5__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1168,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_6__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1169,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_7__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1170,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_8__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1171,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_9__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1172,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                 & ((IData)(1U) << 
                                    (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))))));
        bufp->chgBit(oldp+1173,((0x7fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 1U)))));
        bufp->chgBit(oldp+1174,((0x3fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 2U)))));
        bufp->chgBit(oldp+1175,((0x1fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 3U)))));
        bufp->chgBit(oldp+1176,((0xfffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 4U)))));
        bufp->chgBit(oldp+1177,((0x7ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 5U)))));
        bufp->chgBit(oldp+1178,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 6U)))));
        bufp->chgBit(oldp+1179,((0x1ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 7U)))));
        bufp->chgBit(oldp+1180,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 8U)))));
        bufp->chgBit(oldp+1181,((0x7fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 9U)))));
        bufp->chgBit(oldp+1182,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 0xaU)))));
        bufp->chgBit(oldp+1183,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 0xbU)))));
        bufp->chgBit(oldp+1184,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                         & (((IData)(1U) 
                                             << (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                            >> 0xcU)))));
        bufp->chgBit(oldp+1185,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                       & (((IData)(1U) 
                                           << (0xfU 
                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                          >> 0xdU)))));
        bufp->chgBit(oldp+1186,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                       & (((IData)(1U) 
                                           << (0xfU 
                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                          >> 0xeU)))));
        bufp->chgBit(oldp+1187,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_hb7fd6708__0) 
                                 & (((IData)(1U) << 
                                     (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                    >> 0xfU))));
        bufp->chgBit(oldp+1188,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                 & ((IData)(1U) << 
                                    (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))))));
        bufp->chgBit(oldp+1189,((0x7fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 1U)))));
        bufp->chgBit(oldp+1190,((0x3fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 2U)))));
        bufp->chgBit(oldp+1191,((0x1fffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                            & (((IData)(1U) 
                                                << 
                                                (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                               >> 3U)))));
        bufp->chgBit(oldp+1192,((0xfffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 4U)))));
        bufp->chgBit(oldp+1193,((0x7ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 5U)))));
        bufp->chgBit(oldp+1194,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 6U)))));
        bufp->chgBit(oldp+1195,((0x1ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                           & (((IData)(1U) 
                                               << (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                              >> 7U)))));
        bufp->chgBit(oldp+1196,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 8U)))));
        bufp->chgBit(oldp+1197,((0x7fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 9U)))));
        bufp->chgBit(oldp+1198,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 0xaU)))));
        bufp->chgBit(oldp+1199,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                          & (((IData)(1U) 
                                              << (0xfU 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                             >> 0xbU)))));
        bufp->chgBit(oldp+1200,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                         & (((IData)(1U) 
                                             << (0xfU 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                            >> 0xcU)))));
        bufp->chgBit(oldp+1201,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                       & (((IData)(1U) 
                                           << (0xfU 
                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                          >> 0xdU)))));
        bufp->chgBit(oldp+1202,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                       & (((IData)(1U) 
                                           << (0xfU 
                                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                          >> 0xeU)))));
        bufp->chgBit(oldp+1203,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT____VdfgTmp_ha9af371e__0) 
                                 & (((IData)(1U) << 
                                     (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                    >> 0xfU))));
        bufp->chgBit(oldp+1204,((1U & ((IData)(1U) 
                                       << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))))));
        bufp->chgBit(oldp+1205,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 1U))));
        bufp->chgBit(oldp+1206,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 2U))));
        bufp->chgBit(oldp+1207,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 3U))));
        bufp->chgBit(oldp+1208,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 4U))));
        bufp->chgBit(oldp+1209,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 5U))));
        bufp->chgBit(oldp+1210,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 6U))));
        bufp->chgBit(oldp+1211,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 7U))));
        bufp->chgBit(oldp+1212,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 8U))));
        bufp->chgBit(oldp+1213,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 9U))));
        bufp->chgBit(oldp+1214,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xaU))));
        bufp->chgBit(oldp+1215,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xbU))));
        bufp->chgBit(oldp+1216,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xcU))));
        bufp->chgBit(oldp+1217,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xdU))));
        bufp->chgBit(oldp+1218,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xeU))));
        bufp->chgBit(oldp+1219,((1U & (((IData)(1U) 
                                        << (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_id))) 
                                       >> 0xfU))));
        bufp->chgBit(oldp+1220,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1221,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_1__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1222,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_10__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1223,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1224,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1225,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1226,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1227,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1228,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_16__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1229,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_17__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1230,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_18__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1231,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_19__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1232,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_2__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1233,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1234,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1235,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1236,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1237,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1238,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1239,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1240,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1241,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1242,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1243,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1244,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1245,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1246,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1247,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1248,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1249,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1250,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1251,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_size_MPORT_en));
        bufp->chgBit(oldp+1252,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_io_enq_valid));
        bufp->chgBit(oldp+1253,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1_io_enq_valid));
        bufp->chgBit(oldp+1254,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2_io_enq_valid));
        bufp->chgBit(oldp+1255,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2_io_deq_ready));
        bufp->chgBit(oldp+1256,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2_io_deq_valid));
        bufp->chgBit(oldp+1257,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3_io_enq_valid));
        bufp->chgBit(oldp+1258,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3_io_deq_ready));
        bufp->chgBit(oldp+1259,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3_io_deq_valid));
        bufp->chgBit(oldp+1260,((1U & ((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)))));
        bufp->chgBit(oldp+1261,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)) 
                                       >> 1U))));
        bufp->chgBit(oldp+1262,((1U & ((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id)))));
        bufp->chgBit(oldp+1263,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id)) 
                                       >> 1U))));
        bufp->chgBit(oldp+1264,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT___do_enq_T));
        bufp->chgBit(oldp+1265,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT___do_enq_T));
        bufp->chgBit(oldp+1266,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_en));
        bufp->chgBit(oldp+1267,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__do_deq));
        bufp->chgBit(oldp+1268,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id_MPORT_en));
        bufp->chgBit(oldp+1269,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__do_deq));
        bufp->chgBit(oldp+1270,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_a_valid));
        bufp->chgBit(oldp+1271,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_ready));
        bufp->chgBit(oldp+1272,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_ready));
        bufp->chgBit(oldp+1273,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_valid));
        bufp->chgIData(oldp+1274,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q_io_enq_bits_data),32);
        bufp->chgBit(oldp+1275,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall));
        bufp->chgBit(oldp+1276,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__inc_hi_hi_hi));
        bufp->chgCData(oldp+1277,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__next_flight),8);
        bufp->chgCData(oldp+1278,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1279,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_sizes_set_interm),5);
        bufp->chgCData(oldp+1280,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1281,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgBit(oldp+1282,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_a_ready));
        bufp->chgBit(oldp+1283,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_a_valid));
        bufp->chgBit(oldp+1284,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_ready));
        bufp->chgBit(oldp+1285,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_valid));
        bufp->chgCData(oldp+1286,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_opcode),3);
        bufp->chgCData(oldp+1287,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_size),4);
        bufp->chgCData(oldp+1288,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source),4);
        bufp->chgBit(oldp+1289,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_denied));
        bufp->chgBit(oldp+1290,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_beats1_opdata));
        bufp->chgBit(oldp+1291,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass));
        bufp->chgBit(oldp+1292,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall));
        bufp->chgCData(oldp+1293,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_size)) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+1294,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_opcode))));
        bufp->chgCData(oldp+1295,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0),4);
        bufp->chgBit(oldp+1296,((IData)((4U == (6U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_opcode))))));
        bufp->chgBit(oldp+1297,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__inc_lo));
        bufp->chgCData(oldp+1298,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__next_flight),6);
        bufp->chgCData(oldp+1299,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1300,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgSData(oldp+1301,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgCData(oldp+1302,((0xfU & (IData)((7ULL 
                                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+1303,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgSData(oldp+1305,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgQData(oldp+1306,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgBit(oldp+1308,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__da_valid));
        bufp->chgBit(oldp+1309,(1U));
        bufp->chgBit(oldp+1310,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__out_1_ready));
        bufp->chgBit(oldp+1311,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__earlyWinner_1));
        bufp->chgSData(oldp+1312,((0x3ffU & (~ (0x3ffU 
                                                & (((IData)(0xfffU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_size)) 
                                                   >> 2U))))),10);
        bufp->chgCData(oldp+1313,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1314,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_sizes_set_interm),5);
        bufp->chgSData(oldp+1315,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT____VdfgTmp_h6a74e6bc__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgCData(oldp+1316,((0xfU & (IData)((7ULL 
                                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+1317,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT____VdfgTmp_h6a74e6bc__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        __Vtemp_h65aa16c4__0[0U] = 0xffU;
        __Vtemp_h65aa16c4__0[1U] = 0U;
        __Vtemp_h65aa16c4__0[2U] = 0U;
        __Vtemp_h65aa16c4__0[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hf7f5a653__0, __Vtemp_h65aa16c4__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT____VdfgTmp_h6a74e6bc__0) {
            __Vtemp_h3bd8b16c__0[0U] = __Vtemp_hf7f5a653__0[0U];
            __Vtemp_h3bd8b16c__0[1U] = __Vtemp_hf7f5a653__0[1U];
            __Vtemp_h3bd8b16c__0[2U] = __Vtemp_hf7f5a653__0[2U];
            __Vtemp_h3bd8b16c__0[3U] = __Vtemp_hf7f5a653__0[3U];
        } else {
            __Vtemp_h3bd8b16c__0[0U] = 0U;
            __Vtemp_h3bd8b16c__0[1U] = 0U;
            __Vtemp_h3bd8b16c__0[2U] = 0U;
            __Vtemp_h3bd8b16c__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1319,(__Vtemp_h3bd8b16c__0),128);
        bufp->chgSData(oldp+1323,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT____VdfgTmp_h2d2fe633__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        __Vtemp_h65aa16c4__1[0U] = 0xffU;
        __Vtemp_h65aa16c4__1[1U] = 0U;
        __Vtemp_h65aa16c4__1[2U] = 0U;
        __Vtemp_h65aa16c4__1[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h7d63d895__0, __Vtemp_h65aa16c4__1, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT____VdfgTmp_h2d2fe633__0) {
            __Vtemp_h3ca83600__0[0U] = __Vtemp_h7d63d895__0[0U];
            __Vtemp_h3ca83600__0[1U] = __Vtemp_h7d63d895__0[1U];
            __Vtemp_h3ca83600__0[2U] = __Vtemp_h7d63d895__0[2U];
            __Vtemp_h3ca83600__0[3U] = __Vtemp_h7d63d895__0[3U];
        } else {
            __Vtemp_h3ca83600__0[0U] = 0U;
            __Vtemp_h3ca83600__0[1U] = 0U;
            __Vtemp_h3ca83600__0[2U] = 0U;
            __Vtemp_h3ca83600__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1324,(__Vtemp_h3ca83600__0),128);
        bufp->chgBit(oldp+1328,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode_MPORT_en));
        bufp->chgBit(oldp+1329,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_ready));
        bufp->chgBit(oldp+1330,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en));
        bufp->chgBit(oldp+1331,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en));
        bufp->chgBit(oldp+1332,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en));
        bufp->chgBit(oldp+1333,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en));
        bufp->chgBit(oldp+1334,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en));
        bufp->chgBit(oldp+1335,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en));
        bufp->chgBit(oldp+1336,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en));
        bufp->chgBit(oldp+1337,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en));
        bufp->chgCData(oldp+1338,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_incremented),4);
        bufp->chgCData(oldp+1339,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx),4);
        bufp->chgCData(oldp+1340,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index),3);
        bufp->chgBit(oldp+1341,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en));
        bufp->chgCData(oldp+1342,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_incremented),4);
        bufp->chgCData(oldp+1343,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx),4);
        bufp->chgCData(oldp+1344,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index),3);
        bufp->chgBit(oldp+1345,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__wen));
        bufp->chgBit(oldp+1346,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__wen_1));
        bufp->chgBit(oldp+1347,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode_MPORT_en));
        bufp->chgBit(oldp+1348,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                               >> 4U))) 
                                 | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                  >> 4U))) 
                                    | ((2U == (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                >> 4U))) 
                                       | ((3U == (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                     >> 4U))) 
                                          | ((4U == 
                                              (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                >> 4U))) 
                                             | ((5U 
                                                 == 
                                                 (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                     >> 4U))) 
                                                | ((6U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                        >> 4U))) 
                                                   | (7U 
                                                      == 
                                                      (7U 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                                          >> 4U))))))))))));
        bufp->chgCData(oldp+1349,((0x3fU & (~ ((IData)(0x3fU) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size_MPORT_data))))),6);
        bufp->chgBit(oldp+1350,((0U == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                                 & (~ 
                                                    ((IData)(0x3fU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size_MPORT_data))))))));
        bufp->chgBit(oldp+1351,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size_MPORT_data))));
        bufp->chgCData(oldp+1352,((3U & (1U | ((IData)(1U) 
                                               << (1U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size_MPORT_data)))))),2);
        bufp->chgBit(oldp+1353,((1U & (((IData)(1U) 
                                        << (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size_MPORT_data))) 
                                       >> 1U))));
        bufp->chgBit(oldp+1354,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                       >> 1U))));
        bufp->chgBit(oldp+1355,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                          >> 1U)))));
        bufp->chgBit(oldp+1356,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+1357,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+1358,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address))));
        bufp->chgBit(oldp+1359,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address)))));
        bufp->chgBit(oldp+1360,((IData)((0U == (3U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+1361,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__mask_acc) 
                                 | (0U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+1362,((IData)((1U == (3U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+1363,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__mask_acc) 
                                 | (1U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+1364,((IData)((2U == (3U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+1365,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__mask_acc_1) 
                                 | (2U == (3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+1366,((IData)((3U == (3U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgBit(oldp+1367,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__mask_acc_1) 
                                       | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                           >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address))))));
        bufp->chgCData(oldp+1368,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__mask),4);
        bufp->chgCData(oldp+1369,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size_MPORT_data)) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+1370,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode_MPORT_data) 
                                          >> 2U)))));
        __Vtemp_hd2b6c582__8[0U] = 1U;
        __Vtemp_hd2b6c582__8[1U] = 0U;
        __Vtemp_hd2b6c582__8[2U] = 0U;
        __Vtemp_hd2b6c582__8[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h4f5918c0__0, __Vtemp_hd2b6c582__8, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2249) {
            __Vtemp_h0ae130b4__0[0U] = __Vtemp_h4f5918c0__0[0U];
            __Vtemp_h0ae130b4__0[1U] = __Vtemp_h4f5918c0__0[1U];
            __Vtemp_h0ae130b4__0[2U] = __Vtemp_h4f5918c0__0[2U];
            __Vtemp_h0ae130b4__0[3U] = __Vtemp_h4f5918c0__0[3U];
        } else {
            __Vtemp_h0ae130b4__0[0U] = 0U;
            __Vtemp_h0ae130b4__0[1U] = 0U;
            __Vtemp_h0ae130b4__0[2U] = 0U;
            __Vtemp_h0ae130b4__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1371,(__Vtemp_h0ae130b4__0),128);
        bufp->chgCData(oldp+1375,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1376,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_sizes_set_interm),4);
        __Vtemp_hd2b6c582__9[0U] = 1U;
        __Vtemp_hd2b6c582__9[1U] = 0U;
        __Vtemp_hd2b6c582__9[2U] = 0U;
        __Vtemp_hd2b6c582__9[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h0bd0b9a9__0, __Vtemp_hd2b6c582__9, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2252) {
            __Vtemp_hf902615e__0[0U] = __Vtemp_h0bd0b9a9__0[0U];
            __Vtemp_hf902615e__0[1U] = __Vtemp_h0bd0b9a9__0[1U];
            __Vtemp_hf902615e__0[2U] = __Vtemp_h0bd0b9a9__0[2U];
            __Vtemp_hf902615e__0[3U] = __Vtemp_h0bd0b9a9__0[3U];
        } else {
            __Vtemp_hf902615e__0[0U] = 0U;
            __Vtemp_hf902615e__0[1U] = 0U;
            __Vtemp_hf902615e__0[2U] = 0U;
            __Vtemp_hf902615e__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1377,(__Vtemp_hf902615e__0),128);
        __Vtemp_hf1a7b175__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_hf1a7b175__0[1U] = 0U;
        __Vtemp_hf1a7b175__0[2U] = 0U;
        __Vtemp_hf1a7b175__0[3U] = 0U;
        __Vtemp_hf1a7b175__0[4U] = 0U;
        __Vtemp_hf1a7b175__0[5U] = 0U;
        __Vtemp_hf1a7b175__0[6U] = 0U;
        __Vtemp_hf1a7b175__0[7U] = 0U;
        __Vtemp_hf1a7b175__0[8U] = 0U;
        __Vtemp_hf1a7b175__0[9U] = 0U;
        __Vtemp_hf1a7b175__0[0xaU] = 0U;
        __Vtemp_hf1a7b175__0[0xbU] = 0U;
        __Vtemp_hf1a7b175__0[0xcU] = 0U;
        __Vtemp_hf1a7b175__0[0xdU] = 0U;
        __Vtemp_hf1a7b175__0[0xeU] = 0U;
        __Vtemp_hf1a7b175__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h2f78f090__0, __Vtemp_hf1a7b175__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2252) {
            __Vtemp_h8acc9182__0[0U] = __Vtemp_h2f78f090__0[0U];
            __Vtemp_h8acc9182__0[1U] = __Vtemp_h2f78f090__0[1U];
            __Vtemp_h8acc9182__0[2U] = __Vtemp_h2f78f090__0[2U];
            __Vtemp_h8acc9182__0[3U] = __Vtemp_h2f78f090__0[3U];
            __Vtemp_h8acc9182__0[4U] = __Vtemp_h2f78f090__0[4U];
            __Vtemp_h8acc9182__0[5U] = __Vtemp_h2f78f090__0[5U];
            __Vtemp_h8acc9182__0[6U] = __Vtemp_h2f78f090__0[6U];
            __Vtemp_h8acc9182__0[7U] = __Vtemp_h2f78f090__0[7U];
            __Vtemp_h8acc9182__0[8U] = __Vtemp_h2f78f090__0[8U];
            __Vtemp_h8acc9182__0[9U] = __Vtemp_h2f78f090__0[9U];
            __Vtemp_h8acc9182__0[0xaU] = __Vtemp_h2f78f090__0[0xaU];
            __Vtemp_h8acc9182__0[0xbU] = __Vtemp_h2f78f090__0[0xbU];
            __Vtemp_h8acc9182__0[0xcU] = __Vtemp_h2f78f090__0[0xcU];
            __Vtemp_h8acc9182__0[0xdU] = __Vtemp_h2f78f090__0[0xdU];
            __Vtemp_h8acc9182__0[0xeU] = __Vtemp_h2f78f090__0[0xeU];
            __Vtemp_h8acc9182__0[0xfU] = __Vtemp_h2f78f090__0[0xfU];
        } else {
            __Vtemp_h8acc9182__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h8acc9182__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h8acc9182__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h8acc9182__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h8acc9182__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h8acc9182__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h8acc9182__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h8acc9182__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h8acc9182__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h8acc9182__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h8acc9182__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h8acc9182__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h8acc9182__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h8acc9182__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h8acc9182__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h8acc9182__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+1381,(__Vtemp_h8acc9182__0),512);
        __Vtemp_h084bd784__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_h084bd784__0[1U] = 0U;
        __Vtemp_h084bd784__0[2U] = 0U;
        __Vtemp_h084bd784__0[3U] = 0U;
        __Vtemp_h084bd784__0[4U] = 0U;
        __Vtemp_h084bd784__0[5U] = 0U;
        __Vtemp_h084bd784__0[6U] = 0U;
        __Vtemp_h084bd784__0[7U] = 0U;
        __Vtemp_h084bd784__0[8U] = 0U;
        __Vtemp_h084bd784__0[9U] = 0U;
        __Vtemp_h084bd784__0[0xaU] = 0U;
        __Vtemp_h084bd784__0[0xbU] = 0U;
        __Vtemp_h084bd784__0[0xcU] = 0U;
        __Vtemp_h084bd784__0[0xdU] = 0U;
        __Vtemp_h084bd784__0[0xeU] = 0U;
        __Vtemp_h084bd784__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h815644c4__0, __Vtemp_h084bd784__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2252) {
            __Vtemp_h7e031e37__0[0U] = __Vtemp_h815644c4__0[0U];
            __Vtemp_h7e031e37__0[1U] = __Vtemp_h815644c4__0[1U];
            __Vtemp_h7e031e37__0[2U] = __Vtemp_h815644c4__0[2U];
            __Vtemp_h7e031e37__0[3U] = __Vtemp_h815644c4__0[3U];
            __Vtemp_h7e031e37__0[4U] = __Vtemp_h815644c4__0[4U];
            __Vtemp_h7e031e37__0[5U] = __Vtemp_h815644c4__0[5U];
            __Vtemp_h7e031e37__0[6U] = __Vtemp_h815644c4__0[6U];
            __Vtemp_h7e031e37__0[7U] = __Vtemp_h815644c4__0[7U];
            __Vtemp_h7e031e37__0[8U] = __Vtemp_h815644c4__0[8U];
            __Vtemp_h7e031e37__0[9U] = __Vtemp_h815644c4__0[9U];
            __Vtemp_h7e031e37__0[0xaU] = __Vtemp_h815644c4__0[0xaU];
            __Vtemp_h7e031e37__0[0xbU] = __Vtemp_h815644c4__0[0xbU];
            __Vtemp_h7e031e37__0[0xcU] = __Vtemp_h815644c4__0[0xcU];
            __Vtemp_h7e031e37__0[0xdU] = __Vtemp_h815644c4__0[0xdU];
            __Vtemp_h7e031e37__0[0xeU] = __Vtemp_h815644c4__0[0xeU];
            __Vtemp_h7e031e37__0[0xfU] = __Vtemp_h815644c4__0[0xfU];
        } else {
            __Vtemp_h7e031e37__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h7e031e37__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h7e031e37__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h7e031e37__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h7e031e37__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h7e031e37__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h7e031e37__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h7e031e37__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h7e031e37__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h7e031e37__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h7e031e37__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h7e031e37__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h7e031e37__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h7e031e37__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h7e031e37__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h7e031e37__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+1397,(__Vtemp_h7e031e37__0),512);
        bufp->chgBit(oldp+1413,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__out_1_ready));
        bufp->chgBit(oldp+1414,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__do_deq));
        bufp->chgCData(oldp+1415,((0xfU & (~ (0xfU 
                                              & (((IData)(0x3fU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_size)) 
                                                 >> 2U))))),4);
        bufp->chgBit(oldp+1416,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__d_first));
        bufp->chgBit(oldp+1417,((0x21U > (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_sink))));
        bufp->chgCData(oldp+1418,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1419,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgSData(oldp+1420,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgCData(oldp+1421,((0xfU & (IData)((7ULL 
                                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+1422,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgSData(oldp+1424,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgQData(oldp+1425,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgCData(oldp+1427,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1428,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_sizes_set_interm),5);
        bufp->chgCData(oldp+1429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1430,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_sizes_set_interm),5);
        bufp->chgBit(oldp+1431,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq_io_enq_valid));
        bufp->chgBit(oldp+1432,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_last_MPORT_data));
        bufp->chgBit(oldp+1433,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid));
        bufp->chgCData(oldp+1434,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data),5);
        bufp->chgCData(oldp+1435,((0xffU & (~ (0xffU 
                                               & (((IData)(0x7ffU) 
                                                   << 
                                                   (7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))) 
                                                  >> 3U))))),8);
        bufp->chgCData(oldp+1436,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size_MPORT_data),3);
        bufp->chgCData(oldp+1437,((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))),4);
        bufp->chgBit(oldp+1438,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0)))));
        bufp->chgBit(oldp+1439,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_ready));
        bufp->chgBit(oldp+1440,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_valid));
        bufp->chgBit(oldp+1441,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_wen));
        bufp->chgBit(oldp+1442,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__idStall_6));
        bufp->chgBit(oldp+1443,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__idStall_5));
        bufp->chgBit(oldp+1444,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__idStall_4));
        bufp->chgBit(oldp+1445,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__idStall_3));
        bufp->chgBit(oldp+1446,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__idStall_2));
        bufp->chgBit(oldp+1447,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__idStall_1));
        bufp->chgBit(oldp+1448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__idStall_0));
        bufp->chgBit(oldp+1449,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__stall));
        bufp->chgCData(oldp+1450,((7U & (~ (7U & (((IData)(0x3fU) 
                                                   << 
                                                   (7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))) 
                                                  >> 3U))))),3);
        bufp->chgCData(oldp+1451,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0)
                                    ? 0U : (7U & (~ 
                                                  (7U 
                                                   & (((IData)(0x3fU) 
                                                       << 
                                                       (7U 
                                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))) 
                                                      >> 3U)))))),3);
        bufp->chgBit(oldp+1452,((1U & ((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)))));
        bufp->chgBit(oldp+1453,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 1U))));
        bufp->chgBit(oldp+1454,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 2U))));
        bufp->chgBit(oldp+1455,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 3U))));
        bufp->chgBit(oldp+1456,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 4U))));
        bufp->chgBit(oldp+1457,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 5U))));
        bufp->chgBit(oldp+1458,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 6U))));
        bufp->chgBit(oldp+1459,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 7U))));
        bufp->chgBit(oldp+1460,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 8U))));
        bufp->chgBit(oldp+1461,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 9U))));
        bufp->chgBit(oldp+1462,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0xaU))));
        bufp->chgBit(oldp+1463,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0xbU))));
        bufp->chgBit(oldp+1464,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0xcU))));
        bufp->chgBit(oldp+1465,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0xdU))));
        bufp->chgBit(oldp+1466,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0xeU))));
        bufp->chgBit(oldp+1467,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0xfU))));
        bufp->chgBit(oldp+1468,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0x10U))));
        bufp->chgBit(oldp+1469,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0x11U))));
        bufp->chgBit(oldp+1470,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0x12U))));
        bufp->chgBit(oldp+1471,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0x13U))));
        bufp->chgBit(oldp+1472,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0x14U))));
        bufp->chgBit(oldp+1473,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0x15U))));
        bufp->chgBit(oldp+1474,((1U & (((IData)(1U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                       >> 0x16U))));
        bufp->chgBit(oldp+1475,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__inc));
        bufp->chgBit(oldp+1476,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__inc_1));
        bufp->chgBit(oldp+1477,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__inc_2));
        bufp->chgBit(oldp+1478,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__inc_3));
        bufp->chgBit(oldp+1479,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__inc_4));
        bufp->chgBit(oldp+1480,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__inc_5));
        bufp->chgBit(oldp+1481,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__inc_6));
        bufp->chgBit(oldp+1482,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 7U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1483,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 8U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1484,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 9U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1485,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xaU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1486,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xbU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1487,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xcU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1488,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xdU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1489,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xeU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1490,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xfU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1491,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x10U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1492,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x11U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1493,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x12U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1494,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x13U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1495,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x14U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1496,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x15U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1497,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x16U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1498,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_data_MPORT_en));
        bufp->chgBit(oldp+1499,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__source_ok));
        bufp->chgCData(oldp+1500,((0x3fU & (~ ((IData)(0x3fU) 
                                               << (7U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size)))))),6);
        bufp->chgBit(oldp+1501,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data 
                                                 & (~ 
                                                    ((IData)(0x3fU) 
                                                     << 
                                                     (7U 
                                                      & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size)))))))));
        bufp->chgCData(oldp+1502,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))),2);
        bufp->chgCData(oldp+1503,((7U & (1U | ((IData)(1U) 
                                               << (3U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size)))))),3);
        bufp->chgBit(oldp+1504,((1U & (((IData)(1U) 
                                        << (3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))) 
                                       >> 2U))));
        bufp->chgBit(oldp+1505,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data 
                                       >> 2U))));
        bufp->chgBit(oldp+1506,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data 
                                          >> 2U)))));
        bufp->chgBit(oldp+1507,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+1508,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+1509,((1U & (((IData)(1U) 
                                        << (3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))) 
                                       >> 1U))));
        bufp->chgBit(oldp+1510,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data 
                                       >> 1U))));
        bufp->chgBit(oldp+1511,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data 
                                          >> 1U)))));
        bufp->chgBit(oldp+1512,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_2));
        bufp->chgBit(oldp+1513,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_2));
        bufp->chgBit(oldp+1514,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_3));
        bufp->chgBit(oldp+1515,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_3));
        bufp->chgBit(oldp+1516,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_4));
        bufp->chgBit(oldp+1517,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_4));
        bufp->chgBit(oldp+1518,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_5));
        bufp->chgBit(oldp+1519,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_5));
        bufp->chgBit(oldp+1520,((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data)));
        bufp->chgBit(oldp+1521,((1U & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data))));
        bufp->chgBit(oldp+1522,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_6));
        bufp->chgBit(oldp+1523,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_2) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_6))));
        bufp->chgBit(oldp+1524,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_7));
        bufp->chgBit(oldp+1525,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_2) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_7))));
        bufp->chgBit(oldp+1526,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_8));
        bufp->chgBit(oldp+1527,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_3) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_8))));
        bufp->chgBit(oldp+1528,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_9));
        bufp->chgBit(oldp+1529,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_3) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_9))));
        bufp->chgBit(oldp+1530,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_10));
        bufp->chgBit(oldp+1531,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_4) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_10))));
        bufp->chgBit(oldp+1532,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_11));
        bufp->chgBit(oldp+1533,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_4) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_11))));
        bufp->chgBit(oldp+1534,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_12));
        bufp->chgBit(oldp+1535,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_5) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_12))));
        bufp->chgBit(oldp+1536,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_13));
        bufp->chgBit(oldp+1537,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_acc_5) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_13))));
        bufp->chgCData(oldp+1538,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask),8);
        __Vtemp_hd2b6c582__10[0U] = 1U;
        __Vtemp_hd2b6c582__10[1U] = 0U;
        __Vtemp_hd2b6c582__10[2U] = 0U;
        __Vtemp_hd2b6c582__10[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_hcd320b8d__0, __Vtemp_hd2b6c582__10, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___T_1216) {
            __Vtemp_hd1422926__0[0U] = __Vtemp_hcd320b8d__0[0U];
            __Vtemp_hd1422926__0[1U] = __Vtemp_hcd320b8d__0[1U];
            __Vtemp_hd1422926__0[2U] = __Vtemp_hcd320b8d__0[2U];
            __Vtemp_hd1422926__0[3U] = __Vtemp_hcd320b8d__0[3U];
        } else {
            __Vtemp_hd1422926__0[0U] = 0U;
            __Vtemp_hd1422926__0[1U] = 0U;
            __Vtemp_hd1422926__0[2U] = 0U;
            __Vtemp_hd1422926__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1539,(__Vtemp_hd1422926__0),128);
        bufp->chgCData(oldp+1543,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1544,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_sizes_set_interm),4);
        __Vtemp_hd2b6c582__11[0U] = 1U;
        __Vtemp_hd2b6c582__11[1U] = 0U;
        __Vtemp_hd2b6c582__11[2U] = 0U;
        __Vtemp_hd2b6c582__11[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h02c8b8c3__0, __Vtemp_hd2b6c582__11, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___T_1219) {
            __Vtemp_h451ae7db__0[0U] = __Vtemp_h02c8b8c3__0[0U];
            __Vtemp_h451ae7db__0[1U] = __Vtemp_h02c8b8c3__0[1U];
            __Vtemp_h451ae7db__0[2U] = __Vtemp_h02c8b8c3__0[2U];
            __Vtemp_h451ae7db__0[3U] = __Vtemp_h02c8b8c3__0[3U];
        } else {
            __Vtemp_h451ae7db__0[0U] = 0U;
            __Vtemp_h451ae7db__0[1U] = 0U;
            __Vtemp_h451ae7db__0[2U] = 0U;
            __Vtemp_h451ae7db__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1545,(__Vtemp_h451ae7db__0),128);
        __Vtemp_h4c76dbc8__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h4c76dbc8__0[1U] = 0U;
        __Vtemp_h4c76dbc8__0[2U] = 0U;
        __Vtemp_h4c76dbc8__0[3U] = 0U;
        __Vtemp_h4c76dbc8__0[4U] = 0U;
        __Vtemp_h4c76dbc8__0[5U] = 0U;
        __Vtemp_h4c76dbc8__0[6U] = 0U;
        __Vtemp_h4c76dbc8__0[7U] = 0U;
        __Vtemp_h4c76dbc8__0[8U] = 0U;
        __Vtemp_h4c76dbc8__0[9U] = 0U;
        __Vtemp_h4c76dbc8__0[0xaU] = 0U;
        __Vtemp_h4c76dbc8__0[0xbU] = 0U;
        __Vtemp_h4c76dbc8__0[0xcU] = 0U;
        __Vtemp_h4c76dbc8__0[0xdU] = 0U;
        __Vtemp_h4c76dbc8__0[0xeU] = 0U;
        __Vtemp_h4c76dbc8__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h3548502d__0, __Vtemp_h4c76dbc8__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___T_1219) {
            __Vtemp_h4c7a26ba__0[0U] = __Vtemp_h3548502d__0[0U];
            __Vtemp_h4c7a26ba__0[1U] = __Vtemp_h3548502d__0[1U];
            __Vtemp_h4c7a26ba__0[2U] = __Vtemp_h3548502d__0[2U];
            __Vtemp_h4c7a26ba__0[3U] = __Vtemp_h3548502d__0[3U];
            __Vtemp_h4c7a26ba__0[4U] = __Vtemp_h3548502d__0[4U];
            __Vtemp_h4c7a26ba__0[5U] = __Vtemp_h3548502d__0[5U];
            __Vtemp_h4c7a26ba__0[6U] = __Vtemp_h3548502d__0[6U];
            __Vtemp_h4c7a26ba__0[7U] = __Vtemp_h3548502d__0[7U];
            __Vtemp_h4c7a26ba__0[8U] = __Vtemp_h3548502d__0[8U];
            __Vtemp_h4c7a26ba__0[9U] = __Vtemp_h3548502d__0[9U];
            __Vtemp_h4c7a26ba__0[0xaU] = __Vtemp_h3548502d__0[0xaU];
            __Vtemp_h4c7a26ba__0[0xbU] = __Vtemp_h3548502d__0[0xbU];
            __Vtemp_h4c7a26ba__0[0xcU] = __Vtemp_h3548502d__0[0xcU];
            __Vtemp_h4c7a26ba__0[0xdU] = __Vtemp_h3548502d__0[0xdU];
            __Vtemp_h4c7a26ba__0[0xeU] = __Vtemp_h3548502d__0[0xeU];
            __Vtemp_h4c7a26ba__0[0xfU] = __Vtemp_h3548502d__0[0xfU];
        } else {
            __Vtemp_h4c7a26ba__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h4c7a26ba__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h4c7a26ba__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h4c7a26ba__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h4c7a26ba__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h4c7a26ba__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h4c7a26ba__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h4c7a26ba__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h4c7a26ba__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h4c7a26ba__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h4c7a26ba__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h4c7a26ba__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h4c7a26ba__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h4c7a26ba__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h4c7a26ba__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h4c7a26ba__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+1549,(__Vtemp_h4c7a26ba__0),512);
        __Vtemp_h03ae0c0c__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_h03ae0c0c__0[1U] = 0U;
        __Vtemp_h03ae0c0c__0[2U] = 0U;
        __Vtemp_h03ae0c0c__0[3U] = 0U;
        __Vtemp_h03ae0c0c__0[4U] = 0U;
        __Vtemp_h03ae0c0c__0[5U] = 0U;
        __Vtemp_h03ae0c0c__0[6U] = 0U;
        __Vtemp_h03ae0c0c__0[7U] = 0U;
        __Vtemp_h03ae0c0c__0[8U] = 0U;
        __Vtemp_h03ae0c0c__0[9U] = 0U;
        __Vtemp_h03ae0c0c__0[0xaU] = 0U;
        __Vtemp_h03ae0c0c__0[0xbU] = 0U;
        __Vtemp_h03ae0c0c__0[0xcU] = 0U;
        __Vtemp_h03ae0c0c__0[0xdU] = 0U;
        __Vtemp_h03ae0c0c__0[0xeU] = 0U;
        __Vtemp_h03ae0c0c__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h377099fb__0, __Vtemp_h03ae0c0c__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___T_1219) {
            __Vtemp_h797d2c34__0[0U] = __Vtemp_h377099fb__0[0U];
            __Vtemp_h797d2c34__0[1U] = __Vtemp_h377099fb__0[1U];
            __Vtemp_h797d2c34__0[2U] = __Vtemp_h377099fb__0[2U];
            __Vtemp_h797d2c34__0[3U] = __Vtemp_h377099fb__0[3U];
            __Vtemp_h797d2c34__0[4U] = __Vtemp_h377099fb__0[4U];
            __Vtemp_h797d2c34__0[5U] = __Vtemp_h377099fb__0[5U];
            __Vtemp_h797d2c34__0[6U] = __Vtemp_h377099fb__0[6U];
            __Vtemp_h797d2c34__0[7U] = __Vtemp_h377099fb__0[7U];
            __Vtemp_h797d2c34__0[8U] = __Vtemp_h377099fb__0[8U];
            __Vtemp_h797d2c34__0[9U] = __Vtemp_h377099fb__0[9U];
            __Vtemp_h797d2c34__0[0xaU] = __Vtemp_h377099fb__0[0xaU];
            __Vtemp_h797d2c34__0[0xbU] = __Vtemp_h377099fb__0[0xbU];
            __Vtemp_h797d2c34__0[0xcU] = __Vtemp_h377099fb__0[0xcU];
            __Vtemp_h797d2c34__0[0xdU] = __Vtemp_h377099fb__0[0xdU];
            __Vtemp_h797d2c34__0[0xeU] = __Vtemp_h377099fb__0[0xeU];
            __Vtemp_h797d2c34__0[0xfU] = __Vtemp_h377099fb__0[0xfU];
        } else {
            __Vtemp_h797d2c34__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h797d2c34__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h797d2c34__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h797d2c34__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h797d2c34__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h797d2c34__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h797d2c34__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h797d2c34__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h797d2c34__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h797d2c34__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h797d2c34__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h797d2c34__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h797d2c34__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h797d2c34__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h797d2c34__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h797d2c34__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+1565,(__Vtemp_h797d2c34__0),512);
        bufp->chgBit(oldp+1581,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_en));
        bufp->chgBit(oldp+1582,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq_io_enq_valid));
        bufp->chgBit(oldp+1583,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last_MPORT_data));
        bufp->chgBit(oldp+1584,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_enq_valid));
        bufp->chgBit(oldp+1585,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_ready));
        bufp->chgBit(oldp+1586,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_valid));
        bufp->chgBit(oldp+1587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_bits_wen));
        bufp->chgBit(oldp+1588,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_6));
        bufp->chgBit(oldp+1589,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_5));
        bufp->chgBit(oldp+1590,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_4));
        bufp->chgBit(oldp+1591,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_3));
        bufp->chgBit(oldp+1592,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_2));
        bufp->chgBit(oldp+1593,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_1));
        bufp->chgBit(oldp+1594,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__idStall_0));
        bufp->chgBit(oldp+1595,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__stall));
        bufp->chgCData(oldp+1596,((0x1fU & (~ (0x1fU 
                                               & (((IData)(0xffU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size)) 
                                                  >> 3U))))),5);
        bufp->chgCData(oldp+1597,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0)
                                    ? 0U : (0x1fU & 
                                            (~ (0x1fU 
                                                & (((IData)(0xffU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size)) 
                                                   >> 3U)))))),5);
        bufp->chgBit(oldp+1598,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__inc));
        bufp->chgBit(oldp+1599,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__inc_1));
        bufp->chgBit(oldp+1600,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__inc_2));
        bufp->chgBit(oldp+1601,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__inc_3));
        bufp->chgBit(oldp+1602,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__inc_4));
        bufp->chgBit(oldp+1603,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__inc_5));
        bufp->chgBit(oldp+1604,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__inc_6));
        bufp->chgBit(oldp+1605,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 7U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1606,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 8U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1607,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 9U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1608,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xaU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1609,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xbU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1610,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xcU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1611,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xdU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1612,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xeU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1613,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0xfU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1614,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x10U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1615,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x11U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1616,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x12U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1617,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x13U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1618,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x14U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1619,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x15U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1620,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id_MPORT_data)) 
                                  >> 0x16U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT___do_enq_T))));
        bufp->chgBit(oldp+1621,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data_MPORT_en));
        bufp->chgCData(oldp+1622,((0xffU & (~ ((IData)(0xffU) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))))),8);
        bufp->chgBit(oldp+1623,((0U == (0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data 
                                                 & (~ 
                                                    ((IData)(0xffU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))))))));
        bufp->chgBit(oldp+1624,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc));
        bufp->chgBit(oldp+1625,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_1));
        bufp->chgBit(oldp+1626,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_2));
        bufp->chgBit(oldp+1627,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_3));
        bufp->chgBit(oldp+1628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_4));
        bufp->chgBit(oldp+1629,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_5));
        bufp->chgBit(oldp+1630,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_2) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_6))));
        bufp->chgBit(oldp+1631,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_2) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_7))));
        bufp->chgBit(oldp+1632,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_3) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_8))));
        bufp->chgBit(oldp+1633,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_3) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_9))));
        bufp->chgBit(oldp+1634,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_4) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_10))));
        bufp->chgBit(oldp+1635,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_4) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_11))));
        bufp->chgBit(oldp+1636,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_5) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_12))));
        bufp->chgBit(oldp+1637,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask_acc_5) 
                                 | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__mask_eq_13))));
        bufp->chgCData(oldp+1638,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__mask),8);
        __Vtemp_hd2b6c582__12[0U] = 1U;
        __Vtemp_hd2b6c582__12[1U] = 0U;
        __Vtemp_hd2b6c582__12[2U] = 0U;
        __Vtemp_hd2b6c582__12[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h95a90dde__0, __Vtemp_hd2b6c582__12, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___T_1216) {
            __Vtemp_h05c75fa9__0[0U] = __Vtemp_h95a90dde__0[0U];
            __Vtemp_h05c75fa9__0[1U] = __Vtemp_h95a90dde__0[1U];
            __Vtemp_h05c75fa9__0[2U] = __Vtemp_h95a90dde__0[2U];
            __Vtemp_h05c75fa9__0[3U] = __Vtemp_h95a90dde__0[3U];
        } else {
            __Vtemp_h05c75fa9__0[0U] = 0U;
            __Vtemp_h05c75fa9__0[1U] = 0U;
            __Vtemp_h05c75fa9__0[2U] = 0U;
            __Vtemp_h05c75fa9__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1639,(__Vtemp_h05c75fa9__0),128);
        bufp->chgCData(oldp+1643,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1644,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_sizes_set_interm),5);
        __Vtemp_hd2b6c582__13[0U] = 1U;
        __Vtemp_hd2b6c582__13[1U] = 0U;
        __Vtemp_hd2b6c582__13[2U] = 0U;
        __Vtemp_hd2b6c582__13[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h52b462c7__0, __Vtemp_hd2b6c582__13, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___T_1219) {
            __Vtemp_h25d47f42__0[0U] = __Vtemp_h52b462c7__0[0U];
            __Vtemp_h25d47f42__0[1U] = __Vtemp_h52b462c7__0[1U];
            __Vtemp_h25d47f42__0[2U] = __Vtemp_h52b462c7__0[2U];
            __Vtemp_h25d47f42__0[3U] = __Vtemp_h52b462c7__0[3U];
        } else {
            __Vtemp_h25d47f42__0[0U] = 0U;
            __Vtemp_h25d47f42__0[1U] = 0U;
            __Vtemp_h25d47f42__0[2U] = 0U;
            __Vtemp_h25d47f42__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1645,(__Vtemp_h25d47f42__0),128);
        __Vtemp_h7876b600__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h7876b600__0[1U] = 0U;
        __Vtemp_h7876b600__0[2U] = 0U;
        __Vtemp_h7876b600__0[3U] = 0U;
        __Vtemp_h7876b600__0[4U] = 0U;
        __Vtemp_h7876b600__0[5U] = 0U;
        __Vtemp_h7876b600__0[6U] = 0U;
        __Vtemp_h7876b600__0[7U] = 0U;
        __Vtemp_h7876b600__0[8U] = 0U;
        __Vtemp_h7876b600__0[9U] = 0U;
        __Vtemp_h7876b600__0[0xaU] = 0U;
        __Vtemp_h7876b600__0[0xbU] = 0U;
        __Vtemp_h7876b600__0[0xcU] = 0U;
        __Vtemp_h7876b600__0[0xdU] = 0U;
        __Vtemp_h7876b600__0[0xeU] = 0U;
        __Vtemp_h7876b600__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hc9bbf1f6__0, __Vtemp_h7876b600__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___T_1219) {
            __Vtemp_hb7595ba9__0[0U] = __Vtemp_hc9bbf1f6__0[0U];
            __Vtemp_hb7595ba9__0[1U] = __Vtemp_hc9bbf1f6__0[1U];
            __Vtemp_hb7595ba9__0[2U] = __Vtemp_hc9bbf1f6__0[2U];
            __Vtemp_hb7595ba9__0[3U] = __Vtemp_hc9bbf1f6__0[3U];
            __Vtemp_hb7595ba9__0[4U] = __Vtemp_hc9bbf1f6__0[4U];
            __Vtemp_hb7595ba9__0[5U] = __Vtemp_hc9bbf1f6__0[5U];
            __Vtemp_hb7595ba9__0[6U] = __Vtemp_hc9bbf1f6__0[6U];
            __Vtemp_hb7595ba9__0[7U] = __Vtemp_hc9bbf1f6__0[7U];
            __Vtemp_hb7595ba9__0[8U] = __Vtemp_hc9bbf1f6__0[8U];
            __Vtemp_hb7595ba9__0[9U] = __Vtemp_hc9bbf1f6__0[9U];
            __Vtemp_hb7595ba9__0[0xaU] = __Vtemp_hc9bbf1f6__0[0xaU];
            __Vtemp_hb7595ba9__0[0xbU] = __Vtemp_hc9bbf1f6__0[0xbU];
            __Vtemp_hb7595ba9__0[0xcU] = __Vtemp_hc9bbf1f6__0[0xcU];
            __Vtemp_hb7595ba9__0[0xdU] = __Vtemp_hc9bbf1f6__0[0xdU];
            __Vtemp_hb7595ba9__0[0xeU] = __Vtemp_hc9bbf1f6__0[0xeU];
            __Vtemp_hb7595ba9__0[0xfU] = __Vtemp_hc9bbf1f6__0[0xfU];
        } else {
            __Vtemp_hb7595ba9__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_hb7595ba9__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_hb7595ba9__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_hb7595ba9__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_hb7595ba9__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_hb7595ba9__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_hb7595ba9__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_hb7595ba9__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_hb7595ba9__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_hb7595ba9__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_hb7595ba9__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_hb7595ba9__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_hb7595ba9__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_hb7595ba9__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_hb7595ba9__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_hb7595ba9__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+1649,(__Vtemp_hb7595ba9__0),512);
        __Vtemp_he8cbdc25__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_he8cbdc25__0[1U] = 0U;
        __Vtemp_he8cbdc25__0[2U] = 0U;
        __Vtemp_he8cbdc25__0[3U] = 0U;
        __Vtemp_he8cbdc25__0[4U] = 0U;
        __Vtemp_he8cbdc25__0[5U] = 0U;
        __Vtemp_he8cbdc25__0[6U] = 0U;
        __Vtemp_he8cbdc25__0[7U] = 0U;
        __Vtemp_he8cbdc25__0[8U] = 0U;
        __Vtemp_he8cbdc25__0[9U] = 0U;
        __Vtemp_he8cbdc25__0[0xaU] = 0U;
        __Vtemp_he8cbdc25__0[0xbU] = 0U;
        __Vtemp_he8cbdc25__0[0xcU] = 0U;
        __Vtemp_he8cbdc25__0[0xdU] = 0U;
        __Vtemp_he8cbdc25__0[0xeU] = 0U;
        __Vtemp_he8cbdc25__0[0xfU] = 0U;
        __Vtemp_he8cbdc25__0[0x10U] = 0U;
        __Vtemp_he8cbdc25__0[0x11U] = 0U;
        __Vtemp_he8cbdc25__0[0x12U] = 0U;
        __Vtemp_he8cbdc25__0[0x13U] = 0U;
        __Vtemp_he8cbdc25__0[0x14U] = 0U;
        __Vtemp_he8cbdc25__0[0x15U] = 0U;
        __Vtemp_he8cbdc25__0[0x16U] = 0U;
        __Vtemp_he8cbdc25__0[0x17U] = 0U;
        __Vtemp_he8cbdc25__0[0x18U] = 0U;
        __Vtemp_he8cbdc25__0[0x19U] = 0U;
        __Vtemp_he8cbdc25__0[0x1aU] = 0U;
        __Vtemp_he8cbdc25__0[0x1bU] = 0U;
        __Vtemp_he8cbdc25__0[0x1cU] = 0U;
        __Vtemp_he8cbdc25__0[0x1dU] = 0U;
        __Vtemp_he8cbdc25__0[0x1eU] = 0U;
        __Vtemp_he8cbdc25__0[0x1fU] = 0U;
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h29153b18__0, __Vtemp_he8cbdc25__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___T_1219) {
            __Vtemp_hf3e3b131__0[0U] = __Vtemp_h29153b18__0[0U];
            __Vtemp_hf3e3b131__0[1U] = __Vtemp_h29153b18__0[1U];
            __Vtemp_hf3e3b131__0[2U] = __Vtemp_h29153b18__0[2U];
            __Vtemp_hf3e3b131__0[3U] = __Vtemp_h29153b18__0[3U];
            __Vtemp_hf3e3b131__0[4U] = __Vtemp_h29153b18__0[4U];
            __Vtemp_hf3e3b131__0[5U] = __Vtemp_h29153b18__0[5U];
            __Vtemp_hf3e3b131__0[6U] = __Vtemp_h29153b18__0[6U];
            __Vtemp_hf3e3b131__0[7U] = __Vtemp_h29153b18__0[7U];
            __Vtemp_hf3e3b131__0[8U] = __Vtemp_h29153b18__0[8U];
            __Vtemp_hf3e3b131__0[9U] = __Vtemp_h29153b18__0[9U];
            __Vtemp_hf3e3b131__0[0xaU] = __Vtemp_h29153b18__0[0xaU];
            __Vtemp_hf3e3b131__0[0xbU] = __Vtemp_h29153b18__0[0xbU];
            __Vtemp_hf3e3b131__0[0xcU] = __Vtemp_h29153b18__0[0xcU];
            __Vtemp_hf3e3b131__0[0xdU] = __Vtemp_h29153b18__0[0xdU];
            __Vtemp_hf3e3b131__0[0xeU] = __Vtemp_h29153b18__0[0xeU];
            __Vtemp_hf3e3b131__0[0xfU] = __Vtemp_h29153b18__0[0xfU];
            __Vtemp_hf3e3b131__0[0x10U] = __Vtemp_h29153b18__0[0x10U];
            __Vtemp_hf3e3b131__0[0x11U] = __Vtemp_h29153b18__0[0x11U];
            __Vtemp_hf3e3b131__0[0x12U] = __Vtemp_h29153b18__0[0x12U];
            __Vtemp_hf3e3b131__0[0x13U] = __Vtemp_h29153b18__0[0x13U];
            __Vtemp_hf3e3b131__0[0x14U] = __Vtemp_h29153b18__0[0x14U];
            __Vtemp_hf3e3b131__0[0x15U] = __Vtemp_h29153b18__0[0x15U];
            __Vtemp_hf3e3b131__0[0x16U] = __Vtemp_h29153b18__0[0x16U];
            __Vtemp_hf3e3b131__0[0x17U] = __Vtemp_h29153b18__0[0x17U];
            __Vtemp_hf3e3b131__0[0x18U] = __Vtemp_h29153b18__0[0x18U];
            __Vtemp_hf3e3b131__0[0x19U] = __Vtemp_h29153b18__0[0x19U];
            __Vtemp_hf3e3b131__0[0x1aU] = __Vtemp_h29153b18__0[0x1aU];
            __Vtemp_hf3e3b131__0[0x1bU] = __Vtemp_h29153b18__0[0x1bU];
            __Vtemp_hf3e3b131__0[0x1cU] = __Vtemp_h29153b18__0[0x1cU];
            __Vtemp_hf3e3b131__0[0x1dU] = __Vtemp_h29153b18__0[0x1dU];
            __Vtemp_hf3e3b131__0[0x1eU] = __Vtemp_h29153b18__0[0x1eU];
            __Vtemp_hf3e3b131__0[0x1fU] = __Vtemp_h29153b18__0[0x1fU];
        } else {
            __Vtemp_hf3e3b131__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_hf3e3b131__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_hf3e3b131__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_hf3e3b131__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_hf3e3b131__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_hf3e3b131__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_hf3e3b131__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_hf3e3b131__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_hf3e3b131__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_hf3e3b131__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_hf3e3b131__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_hf3e3b131__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_hf3e3b131__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_hf3e3b131__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_hf3e3b131__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_hf3e3b131__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_hf3e3b131__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_hf3e3b131__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_hf3e3b131__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_hf3e3b131__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_hf3e3b131__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_hf3e3b131__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_hf3e3b131__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_hf3e3b131__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_hf3e3b131__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_hf3e3b131__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_hf3e3b131__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_hf3e3b131__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_hf3e3b131__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_hf3e3b131__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_hf3e3b131__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_hf3e3b131__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+1665,(__Vtemp_hf3e3b131__0),1024);
        bufp->chgBit(oldp+1697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id_MPORT_en));
        bufp->chgBit(oldp+1698,((1U & (~ (1U & (((IData)(7U) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_size)) 
                                                >> 2U))))));
        bufp->chgBit(oldp+1699,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__last));
        bufp->chgBit(oldp+1700,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_masked_enable_0));
        bufp->chgCData(oldp+1701,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgSData(oldp+1703,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgCData(oldp+1704,((0xfU & (IData)((7ULL 
                                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+1705,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgSData(oldp+1707,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgQData(oldp+1708,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgCData(oldp+1710,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1711,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_sizes_set_interm),5);
        bufp->chgBit(oldp+1712,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_last)))));
        bufp->chgCData(oldp+1713,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_mask),8);
        bufp->chgBit(oldp+1714,((1U & (~ (1U & (((IData)(7U) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size_MPORT_data)) 
                                                >> 2U))))));
        bufp->chgBit(oldp+1715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_last));
        bufp->chgBit(oldp+1716,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                       >> 2U))));
        bufp->chgCData(oldp+1717,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_mask))),4);
        bufp->chgCData(oldp+1718,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_io_deq_bits_mask) 
                                           >> 4U))),4);
        bufp->chgBit(oldp+1719,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data 
                                                 & (~ 
                                                    ((IData)(0x3fU) 
                                                     << 
                                                     (7U 
                                                      & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size)))))))));
        __Vtemp_hd2b6c582__14[0U] = 1U;
        __Vtemp_hd2b6c582__14[1U] = 0U;
        __Vtemp_hd2b6c582__14[2U] = 0U;
        __Vtemp_hd2b6c582__14[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_ha4ad5176__0, __Vtemp_hd2b6c582__14, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2249) {
            __Vtemp_hf22fd9de__0[0U] = __Vtemp_ha4ad5176__0[0U];
            __Vtemp_hf22fd9de__0[1U] = __Vtemp_ha4ad5176__0[1U];
            __Vtemp_hf22fd9de__0[2U] = __Vtemp_ha4ad5176__0[2U];
            __Vtemp_hf22fd9de__0[3U] = __Vtemp_ha4ad5176__0[3U];
        } else {
            __Vtemp_hf22fd9de__0[0U] = 0U;
            __Vtemp_hf22fd9de__0[1U] = 0U;
            __Vtemp_hf22fd9de__0[2U] = 0U;
            __Vtemp_hf22fd9de__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1720,(__Vtemp_hf22fd9de__0),128);
        bufp->chgCData(oldp+1724,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1725,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_sizes_set_interm),4);
        __Vtemp_hd2b6c582__15[0U] = 1U;
        __Vtemp_hd2b6c582__15[1U] = 0U;
        __Vtemp_hd2b6c582__15[2U] = 0U;
        __Vtemp_hd2b6c582__15[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h33e584cb__0, __Vtemp_hd2b6c582__15, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2252) {
            __Vtemp_h5df19a02__0[0U] = __Vtemp_h33e584cb__0[0U];
            __Vtemp_h5df19a02__0[1U] = __Vtemp_h33e584cb__0[1U];
            __Vtemp_h5df19a02__0[2U] = __Vtemp_h33e584cb__0[2U];
            __Vtemp_h5df19a02__0[3U] = __Vtemp_h33e584cb__0[3U];
        } else {
            __Vtemp_h5df19a02__0[0U] = 0U;
            __Vtemp_h5df19a02__0[1U] = 0U;
            __Vtemp_h5df19a02__0[2U] = 0U;
            __Vtemp_h5df19a02__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1726,(__Vtemp_h5df19a02__0),128);
        __Vtemp_h75de8270__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_h75de8270__0[1U] = 0U;
        __Vtemp_h75de8270__0[2U] = 0U;
        __Vtemp_h75de8270__0[3U] = 0U;
        __Vtemp_h75de8270__0[4U] = 0U;
        __Vtemp_h75de8270__0[5U] = 0U;
        __Vtemp_h75de8270__0[6U] = 0U;
        __Vtemp_h75de8270__0[7U] = 0U;
        __Vtemp_h75de8270__0[8U] = 0U;
        __Vtemp_h75de8270__0[9U] = 0U;
        __Vtemp_h75de8270__0[0xaU] = 0U;
        __Vtemp_h75de8270__0[0xbU] = 0U;
        __Vtemp_h75de8270__0[0xcU] = 0U;
        __Vtemp_h75de8270__0[0xdU] = 0U;
        __Vtemp_h75de8270__0[0xeU] = 0U;
        __Vtemp_h75de8270__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h7d041bb8__0, __Vtemp_h75de8270__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2252) {
            __Vtemp_he3c8b4ac__0[0U] = __Vtemp_h7d041bb8__0[0U];
            __Vtemp_he3c8b4ac__0[1U] = __Vtemp_h7d041bb8__0[1U];
            __Vtemp_he3c8b4ac__0[2U] = __Vtemp_h7d041bb8__0[2U];
            __Vtemp_he3c8b4ac__0[3U] = __Vtemp_h7d041bb8__0[3U];
            __Vtemp_he3c8b4ac__0[4U] = __Vtemp_h7d041bb8__0[4U];
            __Vtemp_he3c8b4ac__0[5U] = __Vtemp_h7d041bb8__0[5U];
            __Vtemp_he3c8b4ac__0[6U] = __Vtemp_h7d041bb8__0[6U];
            __Vtemp_he3c8b4ac__0[7U] = __Vtemp_h7d041bb8__0[7U];
            __Vtemp_he3c8b4ac__0[8U] = __Vtemp_h7d041bb8__0[8U];
            __Vtemp_he3c8b4ac__0[9U] = __Vtemp_h7d041bb8__0[9U];
            __Vtemp_he3c8b4ac__0[0xaU] = __Vtemp_h7d041bb8__0[0xaU];
            __Vtemp_he3c8b4ac__0[0xbU] = __Vtemp_h7d041bb8__0[0xbU];
            __Vtemp_he3c8b4ac__0[0xcU] = __Vtemp_h7d041bb8__0[0xcU];
            __Vtemp_he3c8b4ac__0[0xdU] = __Vtemp_h7d041bb8__0[0xdU];
            __Vtemp_he3c8b4ac__0[0xeU] = __Vtemp_h7d041bb8__0[0xeU];
            __Vtemp_he3c8b4ac__0[0xfU] = __Vtemp_h7d041bb8__0[0xfU];
        } else {
            __Vtemp_he3c8b4ac__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_he3c8b4ac__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_he3c8b4ac__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_he3c8b4ac__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_he3c8b4ac__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_he3c8b4ac__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_he3c8b4ac__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_he3c8b4ac__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_he3c8b4ac__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_he3c8b4ac__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_he3c8b4ac__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_he3c8b4ac__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_he3c8b4ac__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_he3c8b4ac__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_he3c8b4ac__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_he3c8b4ac__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+1730,(__Vtemp_he3c8b4ac__0),512);
        __Vtemp_hfedea4e2__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_hfedea4e2__0[1U] = 0U;
        __Vtemp_hfedea4e2__0[2U] = 0U;
        __Vtemp_hfedea4e2__0[3U] = 0U;
        __Vtemp_hfedea4e2__0[4U] = 0U;
        __Vtemp_hfedea4e2__0[5U] = 0U;
        __Vtemp_hfedea4e2__0[6U] = 0U;
        __Vtemp_hfedea4e2__0[7U] = 0U;
        __Vtemp_hfedea4e2__0[8U] = 0U;
        __Vtemp_hfedea4e2__0[9U] = 0U;
        __Vtemp_hfedea4e2__0[0xaU] = 0U;
        __Vtemp_hfedea4e2__0[0xbU] = 0U;
        __Vtemp_hfedea4e2__0[0xcU] = 0U;
        __Vtemp_hfedea4e2__0[0xdU] = 0U;
        __Vtemp_hfedea4e2__0[0xeU] = 0U;
        __Vtemp_hfedea4e2__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_h9d81170c__0, __Vtemp_hfedea4e2__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2252) {
            __Vtemp_hf3150151__0[0U] = __Vtemp_h9d81170c__0[0U];
            __Vtemp_hf3150151__0[1U] = __Vtemp_h9d81170c__0[1U];
            __Vtemp_hf3150151__0[2U] = __Vtemp_h9d81170c__0[2U];
            __Vtemp_hf3150151__0[3U] = __Vtemp_h9d81170c__0[3U];
            __Vtemp_hf3150151__0[4U] = __Vtemp_h9d81170c__0[4U];
            __Vtemp_hf3150151__0[5U] = __Vtemp_h9d81170c__0[5U];
            __Vtemp_hf3150151__0[6U] = __Vtemp_h9d81170c__0[6U];
            __Vtemp_hf3150151__0[7U] = __Vtemp_h9d81170c__0[7U];
            __Vtemp_hf3150151__0[8U] = __Vtemp_h9d81170c__0[8U];
            __Vtemp_hf3150151__0[9U] = __Vtemp_h9d81170c__0[9U];
            __Vtemp_hf3150151__0[0xaU] = __Vtemp_h9d81170c__0[0xaU];
            __Vtemp_hf3150151__0[0xbU] = __Vtemp_h9d81170c__0[0xbU];
            __Vtemp_hf3150151__0[0xcU] = __Vtemp_h9d81170c__0[0xcU];
            __Vtemp_hf3150151__0[0xdU] = __Vtemp_h9d81170c__0[0xdU];
            __Vtemp_hf3150151__0[0xeU] = __Vtemp_h9d81170c__0[0xeU];
            __Vtemp_hf3150151__0[0xfU] = __Vtemp_h9d81170c__0[0xfU];
        } else {
            __Vtemp_hf3150151__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_hf3150151__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_hf3150151__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_hf3150151__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_hf3150151__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_hf3150151__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_hf3150151__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_hf3150151__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_hf3150151__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_hf3150151__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_hf3150151__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_hf3150151__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_hf3150151__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_hf3150151__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_hf3150151__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_hf3150151__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+1746,(__Vtemp_hf3150151__0),512);
        bufp->chgBit(oldp+1762,((0U == (0x80000000U 
                                        & (0x80000000U 
                                           ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data)))));
        bufp->chgBit(oldp+1763,((0U == (0xc0000000U 
                                        & (0x40000000U 
                                           ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data)))));
        bufp->chgBit(oldp+1764,((0U == (0xc0000000U 
                                        & vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data))));
        bufp->chgBit(oldp+1765,((0U == (0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr_MPORT_data 
                                                 & (~ 
                                                    ((IData)(0xffU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_bits_size))))))));
        __Vtemp_hd2b6c582__16[0U] = 1U;
        __Vtemp_hd2b6c582__16[1U] = 0U;
        __Vtemp_hd2b6c582__16[2U] = 0U;
        __Vtemp_hd2b6c582__16[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h7a722066__0, __Vtemp_hd2b6c582__16, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2525) {
            __Vtemp_hbfda75df__0[0U] = __Vtemp_h7a722066__0[0U];
            __Vtemp_hbfda75df__0[1U] = __Vtemp_h7a722066__0[1U];
            __Vtemp_hbfda75df__0[2U] = __Vtemp_h7a722066__0[2U];
            __Vtemp_hbfda75df__0[3U] = __Vtemp_h7a722066__0[3U];
        } else {
            __Vtemp_hbfda75df__0[0U] = 0U;
            __Vtemp_hbfda75df__0[1U] = 0U;
            __Vtemp_hbfda75df__0[2U] = 0U;
            __Vtemp_hbfda75df__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1766,(__Vtemp_hbfda75df__0),128);
        bufp->chgCData(oldp+1770,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1771,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_sizes_set_interm),5);
        __Vtemp_hd2b6c582__17[0U] = 1U;
        __Vtemp_hd2b6c582__17[1U] = 0U;
        __Vtemp_hd2b6c582__17[2U] = 0U;
        __Vtemp_hd2b6c582__17[3U] = 0U;
        VL_SHIFTL_WWI(128,128,7, __Vtemp_h81232a97__0, __Vtemp_hd2b6c582__17, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2528) {
            __Vtemp_h02864eff__0[0U] = __Vtemp_h81232a97__0[0U];
            __Vtemp_h02864eff__0[1U] = __Vtemp_h81232a97__0[1U];
            __Vtemp_h02864eff__0[2U] = __Vtemp_h81232a97__0[2U];
            __Vtemp_h02864eff__0[3U] = __Vtemp_h81232a97__0[3U];
        } else {
            __Vtemp_h02864eff__0[0U] = 0U;
            __Vtemp_h02864eff__0[1U] = 0U;
            __Vtemp_h02864eff__0[2U] = 0U;
            __Vtemp_h02864eff__0[3U] = 0U;
        }
        bufp->chgWData(oldp+1772,(__Vtemp_h02864eff__0),128);
        __Vtemp_hd5a0b6fc__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_opcodes_set_interm;
        __Vtemp_hd5a0b6fc__0[1U] = 0U;
        __Vtemp_hd5a0b6fc__0[2U] = 0U;
        __Vtemp_hd5a0b6fc__0[3U] = 0U;
        __Vtemp_hd5a0b6fc__0[4U] = 0U;
        __Vtemp_hd5a0b6fc__0[5U] = 0U;
        __Vtemp_hd5a0b6fc__0[6U] = 0U;
        __Vtemp_hd5a0b6fc__0[7U] = 0U;
        __Vtemp_hd5a0b6fc__0[8U] = 0U;
        __Vtemp_hd5a0b6fc__0[9U] = 0U;
        __Vtemp_hd5a0b6fc__0[0xaU] = 0U;
        __Vtemp_hd5a0b6fc__0[0xbU] = 0U;
        __Vtemp_hd5a0b6fc__0[0xcU] = 0U;
        __Vtemp_hd5a0b6fc__0[0xdU] = 0U;
        __Vtemp_hd5a0b6fc__0[0xeU] = 0U;
        __Vtemp_hd5a0b6fc__0[0xfU] = 0U;
        VL_SHIFTL_WWI(512,512,9, __Vtemp_hb46b7d21__0, __Vtemp_hd5a0b6fc__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                       << 2U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2528) {
            __Vtemp_h86dd80b4__0[0U] = __Vtemp_hb46b7d21__0[0U];
            __Vtemp_h86dd80b4__0[1U] = __Vtemp_hb46b7d21__0[1U];
            __Vtemp_h86dd80b4__0[2U] = __Vtemp_hb46b7d21__0[2U];
            __Vtemp_h86dd80b4__0[3U] = __Vtemp_hb46b7d21__0[3U];
            __Vtemp_h86dd80b4__0[4U] = __Vtemp_hb46b7d21__0[4U];
            __Vtemp_h86dd80b4__0[5U] = __Vtemp_hb46b7d21__0[5U];
            __Vtemp_h86dd80b4__0[6U] = __Vtemp_hb46b7d21__0[6U];
            __Vtemp_h86dd80b4__0[7U] = __Vtemp_hb46b7d21__0[7U];
            __Vtemp_h86dd80b4__0[8U] = __Vtemp_hb46b7d21__0[8U];
            __Vtemp_h86dd80b4__0[9U] = __Vtemp_hb46b7d21__0[9U];
            __Vtemp_h86dd80b4__0[0xaU] = __Vtemp_hb46b7d21__0[0xaU];
            __Vtemp_h86dd80b4__0[0xbU] = __Vtemp_hb46b7d21__0[0xbU];
            __Vtemp_h86dd80b4__0[0xcU] = __Vtemp_hb46b7d21__0[0xcU];
            __Vtemp_h86dd80b4__0[0xdU] = __Vtemp_hb46b7d21__0[0xdU];
            __Vtemp_h86dd80b4__0[0xeU] = __Vtemp_hb46b7d21__0[0xeU];
            __Vtemp_h86dd80b4__0[0xfU] = __Vtemp_hb46b7d21__0[0xfU];
        } else {
            __Vtemp_h86dd80b4__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
            __Vtemp_h86dd80b4__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
            __Vtemp_h86dd80b4__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
            __Vtemp_h86dd80b4__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
            __Vtemp_h86dd80b4__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
            __Vtemp_h86dd80b4__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
            __Vtemp_h86dd80b4__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
            __Vtemp_h86dd80b4__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
            __Vtemp_h86dd80b4__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
            __Vtemp_h86dd80b4__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
            __Vtemp_h86dd80b4__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
            __Vtemp_h86dd80b4__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
            __Vtemp_h86dd80b4__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
            __Vtemp_h86dd80b4__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
            __Vtemp_h86dd80b4__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
            __Vtemp_h86dd80b4__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
        }
        bufp->chgWData(oldp+1776,(__Vtemp_h86dd80b4__0),512);
        __Vtemp_ha8b8a96e__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_sizes_set_interm;
        __Vtemp_ha8b8a96e__0[1U] = 0U;
        __Vtemp_ha8b8a96e__0[2U] = 0U;
        __Vtemp_ha8b8a96e__0[3U] = 0U;
        __Vtemp_ha8b8a96e__0[4U] = 0U;
        __Vtemp_ha8b8a96e__0[5U] = 0U;
        __Vtemp_ha8b8a96e__0[6U] = 0U;
        __Vtemp_ha8b8a96e__0[7U] = 0U;
        __Vtemp_ha8b8a96e__0[8U] = 0U;
        __Vtemp_ha8b8a96e__0[9U] = 0U;
        __Vtemp_ha8b8a96e__0[0xaU] = 0U;
        __Vtemp_ha8b8a96e__0[0xbU] = 0U;
        __Vtemp_ha8b8a96e__0[0xcU] = 0U;
        __Vtemp_ha8b8a96e__0[0xdU] = 0U;
        __Vtemp_ha8b8a96e__0[0xeU] = 0U;
        __Vtemp_ha8b8a96e__0[0xfU] = 0U;
        __Vtemp_ha8b8a96e__0[0x10U] = 0U;
        __Vtemp_ha8b8a96e__0[0x11U] = 0U;
        __Vtemp_ha8b8a96e__0[0x12U] = 0U;
        __Vtemp_ha8b8a96e__0[0x13U] = 0U;
        __Vtemp_ha8b8a96e__0[0x14U] = 0U;
        __Vtemp_ha8b8a96e__0[0x15U] = 0U;
        __Vtemp_ha8b8a96e__0[0x16U] = 0U;
        __Vtemp_ha8b8a96e__0[0x17U] = 0U;
        __Vtemp_ha8b8a96e__0[0x18U] = 0U;
        __Vtemp_ha8b8a96e__0[0x19U] = 0U;
        __Vtemp_ha8b8a96e__0[0x1aU] = 0U;
        __Vtemp_ha8b8a96e__0[0x1bU] = 0U;
        __Vtemp_ha8b8a96e__0[0x1cU] = 0U;
        __Vtemp_ha8b8a96e__0[0x1dU] = 0U;
        __Vtemp_ha8b8a96e__0[0x1eU] = 0U;
        __Vtemp_ha8b8a96e__0[0x1fU] = 0U;
        VL_SHIFTL_WWI(1024,1024,10, __Vtemp_hfd517d4b__0, __Vtemp_ha8b8a96e__0, 
                      ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                       << 3U));
        if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2528) {
            __Vtemp_hbe7f2790__0[0U] = __Vtemp_hfd517d4b__0[0U];
            __Vtemp_hbe7f2790__0[1U] = __Vtemp_hfd517d4b__0[1U];
            __Vtemp_hbe7f2790__0[2U] = __Vtemp_hfd517d4b__0[2U];
            __Vtemp_hbe7f2790__0[3U] = __Vtemp_hfd517d4b__0[3U];
            __Vtemp_hbe7f2790__0[4U] = __Vtemp_hfd517d4b__0[4U];
            __Vtemp_hbe7f2790__0[5U] = __Vtemp_hfd517d4b__0[5U];
            __Vtemp_hbe7f2790__0[6U] = __Vtemp_hfd517d4b__0[6U];
            __Vtemp_hbe7f2790__0[7U] = __Vtemp_hfd517d4b__0[7U];
            __Vtemp_hbe7f2790__0[8U] = __Vtemp_hfd517d4b__0[8U];
            __Vtemp_hbe7f2790__0[9U] = __Vtemp_hfd517d4b__0[9U];
            __Vtemp_hbe7f2790__0[0xaU] = __Vtemp_hfd517d4b__0[0xaU];
            __Vtemp_hbe7f2790__0[0xbU] = __Vtemp_hfd517d4b__0[0xbU];
            __Vtemp_hbe7f2790__0[0xcU] = __Vtemp_hfd517d4b__0[0xcU];
            __Vtemp_hbe7f2790__0[0xdU] = __Vtemp_hfd517d4b__0[0xdU];
            __Vtemp_hbe7f2790__0[0xeU] = __Vtemp_hfd517d4b__0[0xeU];
            __Vtemp_hbe7f2790__0[0xfU] = __Vtemp_hfd517d4b__0[0xfU];
            __Vtemp_hbe7f2790__0[0x10U] = __Vtemp_hfd517d4b__0[0x10U];
            __Vtemp_hbe7f2790__0[0x11U] = __Vtemp_hfd517d4b__0[0x11U];
            __Vtemp_hbe7f2790__0[0x12U] = __Vtemp_hfd517d4b__0[0x12U];
            __Vtemp_hbe7f2790__0[0x13U] = __Vtemp_hfd517d4b__0[0x13U];
            __Vtemp_hbe7f2790__0[0x14U] = __Vtemp_hfd517d4b__0[0x14U];
            __Vtemp_hbe7f2790__0[0x15U] = __Vtemp_hfd517d4b__0[0x15U];
            __Vtemp_hbe7f2790__0[0x16U] = __Vtemp_hfd517d4b__0[0x16U];
            __Vtemp_hbe7f2790__0[0x17U] = __Vtemp_hfd517d4b__0[0x17U];
            __Vtemp_hbe7f2790__0[0x18U] = __Vtemp_hfd517d4b__0[0x18U];
            __Vtemp_hbe7f2790__0[0x19U] = __Vtemp_hfd517d4b__0[0x19U];
            __Vtemp_hbe7f2790__0[0x1aU] = __Vtemp_hfd517d4b__0[0x1aU];
            __Vtemp_hbe7f2790__0[0x1bU] = __Vtemp_hfd517d4b__0[0x1bU];
            __Vtemp_hbe7f2790__0[0x1cU] = __Vtemp_hfd517d4b__0[0x1cU];
            __Vtemp_hbe7f2790__0[0x1dU] = __Vtemp_hfd517d4b__0[0x1dU];
            __Vtemp_hbe7f2790__0[0x1eU] = __Vtemp_hfd517d4b__0[0x1eU];
            __Vtemp_hbe7f2790__0[0x1fU] = __Vtemp_hfd517d4b__0[0x1fU];
        } else {
            __Vtemp_hbe7f2790__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
            __Vtemp_hbe7f2790__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
            __Vtemp_hbe7f2790__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
            __Vtemp_hbe7f2790__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
            __Vtemp_hbe7f2790__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
            __Vtemp_hbe7f2790__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
            __Vtemp_hbe7f2790__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
            __Vtemp_hbe7f2790__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
            __Vtemp_hbe7f2790__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
            __Vtemp_hbe7f2790__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
            __Vtemp_hbe7f2790__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
            __Vtemp_hbe7f2790__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
            __Vtemp_hbe7f2790__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
            __Vtemp_hbe7f2790__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
            __Vtemp_hbe7f2790__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
            __Vtemp_hbe7f2790__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
            __Vtemp_hbe7f2790__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
            __Vtemp_hbe7f2790__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
            __Vtemp_hbe7f2790__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
            __Vtemp_hbe7f2790__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
            __Vtemp_hbe7f2790__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
            __Vtemp_hbe7f2790__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
            __Vtemp_hbe7f2790__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
            __Vtemp_hbe7f2790__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
            __Vtemp_hbe7f2790__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
            __Vtemp_hbe7f2790__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
            __Vtemp_hbe7f2790__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
            __Vtemp_hbe7f2790__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
            __Vtemp_hbe7f2790__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
            __Vtemp_hbe7f2790__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
            __Vtemp_hbe7f2790__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
            __Vtemp_hbe7f2790__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
        }
        bufp->chgWData(oldp+1792,(__Vtemp_hbe7f2790__0),1024);
        bufp->chgCData(oldp+1824,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__readys_filter_lo),2);
        bufp->chgCData(oldp+1825,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__readys_filter),4);
        bufp->chgCData(oldp+1826,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__readys_unready),4);
        bufp->chgCData(oldp+1827,((3U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT___readys_readys_T_2)))),2);
        bufp->chgBit(oldp+1828,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT___readys_readys_T_2)))));
        bufp->chgBit(oldp+1829,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_0));
        bufp->chgBit(oldp+1830,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__muxStateEarly_0));
        bufp->chgBit(oldp+1831,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT___readys_readys_T_2) 
                                          >> 1U)))));
        bufp->chgBit(oldp+1832,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_1));
        bufp->chgBit(oldp+1833,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__muxStateEarly_1));
        bufp->chgBit(oldp+1834,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__latch));
        bufp->chgCData(oldp+1835,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_0)
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0)
                                    : 0U)),4);
        bufp->chgCData(oldp+1836,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_sink),6);
        bufp->chgCData(oldp+1837,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_opcodes_set_interm),4);
        bufp->chgCData(oldp+1838,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_sizes_set_interm),4);
        bufp->chgSData(oldp+1839,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgCData(oldp+1840,((0xfU & (IData)((7ULL 
                                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                      >> 1U))))),4);
        bufp->chgQData(oldp+1841,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgSData(oldp+1843,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source)))
                                    : 0U)),16);
        bufp->chgQData(oldp+1844,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                    ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                  << 2U))
                                    : 0ULL)),64);
        bufp->chgIData(oldp+1846,((~ ((~ vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__addr_1) 
                                      | (7U & (~ ((IData)(7U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_size))))))),32);
        bufp->chgBit(oldp+1847,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__len_1))));
        bufp->chgBit(oldp+1848,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq_io_deq_valid) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT___bundleOut_0_wvalid_T_1))));
        bufp->chgBit(oldp+1849,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq_io_enq_valid));
        bufp->chgIData(oldp+1850,((~ ((~ vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__addr) 
                                      | (7U & (~ ((IData)(7U) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_size))))))),32);
        bufp->chgBit(oldp+1851,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__len))));
        bufp->chgBit(oldp+1852,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id_MPORT_en));
        bufp->chgBit(oldp+1853,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id_MPORT_en));
        bufp->chgBit(oldp+1854,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_MPORT_en));
        bufp->chgBit(oldp+1855,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_ready));
        bufp->chgIData(oldp+1856,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_addr),32);
        bufp->chgCData(oldp+1857,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_len),8);
        bufp->chgCData(oldp+1858,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_size),3);
        bufp->chgBit(oldp+1859,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_ready));
        bufp->chgBit(oldp+1860,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_valid));
        bufp->chgIData(oldp+1861,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_addr),32);
        bufp->chgCData(oldp+1862,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_len),8);
        bufp->chgCData(oldp+1863,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_size),3);
        bufp->chgBit(oldp+1864,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq_io_deq_ready));
        bufp->chgBit(oldp+1865,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq_io_deq_valid));
        bufp->chgCData(oldp+1866,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__len),8);
        bufp->chgIData(oldp+1867,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__addr),32);
        bufp->chgIData(oldp+1868,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__inc_addr),32);
        bufp->chgSData(oldp+1869,((0x7fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT___wrapMask_T_1 
                                              >> 8U))),15);
        bufp->chgCData(oldp+1870,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__len_1),8);
        bufp->chgIData(oldp+1871,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__addr_1),32);
        bufp->chgIData(oldp+1872,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__inc_addr_1),32);
        bufp->chgSData(oldp+1873,((0x7fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT___wrapMask_T_3 
                                              >> 8U))),15);
        bufp->chgBit(oldp+1874,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__wbeats_valid));
        bufp->chgBit(oldp+1875,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id_MPORT_en));
        bufp->chgBit(oldp+1876,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id_MPORT_en));
        bufp->chgBit(oldp+1877,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data_MPORT_en));
    }
    bufp->chgBit(oldp+1878,(vlSelf->clock));
    bufp->chgBit(oldp+1879,(vlSelf->reset));
    bufp->chgBit(oldp+1880,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_rst_reg__DOT__reg_));
    bufp->chgBit(oldp+1881,((1U & (~ (IData)(vlSelf->reset)))));
    bufp->chgQData(oldp+1882,((((QData)((IData)((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_0)
                                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__data)
                                                   : 0U) 
                                                 | ((0U 
                                                     == 
                                                     (0x20001000U 
                                                      & vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr))
                                                     ? 
                                                    ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart_in_psel)
                                                      ? 
                                                     (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                       << 0x18U) 
                                                      | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                          << 0x10U) 
                                                         | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                             << 8U) 
                                                            | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r))))
                                                      : 0U)
                                                     : 0U)))) 
                                << 0x20U) | (QData)((IData)(
                                                            (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_0)
                                                               ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__data)
                                                               : 0U) 
                                                             | ((0U 
                                                                 == 
                                                                 (0x20001000U 
                                                                  & vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr))
                                                                 ? 
                                                                ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart_in_psel)
                                                                  ? 
                                                                 (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                                   << 0x18U) 
                                                                  | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                                      << 0x10U) 
                                                                     | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                                         << 8U) 
                                                                        | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r))))
                                                                  : 0U)
                                                                 : 0U)))))),64);
    bufp->chgIData(oldp+1884,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_0)
                                 ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__data)
                                 : 0U) | ((0U == (0x20001000U 
                                                  & vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr))
                                           ? ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart_in_psel)
                                               ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r))))
                                               : 0U)
                                           : 0U))),32);
    bufp->chgBit(oldp+1885,(((0U == (0x20001000U & vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_paddr)) 
                             & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__apbxbar_auto_in_penable))));
    bufp->chgIData(oldp+1886,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart_in_psel)
                                ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                    << 0x18U) | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                  << 0x10U) 
                                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r) 
                                                     << 8U) 
                                                    | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r))))
                                : 0U)),32);
    bufp->chgBit(oldp+1887,(vlSelf->ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu_reset));
    bufp->chgBit(oldp+1888,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_io_bypass));
    bufp->chgCData(oldp+1889,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__inc_hi_hi_hi) 
                                << 4U) | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__inc_hi_hi_lo) 
                                           << 3U) | 
                                          ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__inc_lo_hi) 
                                           << 1U)))),5);
    bufp->chgBit(oldp+1890,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain_reset));
    bufp->chgSData(oldp+1891,(((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))
                                ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                : ((7U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                 >> 3U)))
                                    ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                        & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                           == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                       [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                    : ((6U == (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                >> 3U)))
                                        ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                            & ((7U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                               == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                            : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                           [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                        : ((5U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U)))
                                            ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                                & ((7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                                ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                               [(7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                            : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_36)))))),16);
    bufp->chgIData(oldp+1892,((3U | ((((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))
                                        ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                            & ((7U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                               == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))
                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data)
                                            : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                           [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                        : ((7U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U)))
                                            ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                                & ((7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                                ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                               [(7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                            : ((6U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                    >> 3U)))
                                                ? (
                                                   ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                                    & ((7U 
                                                        & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                    : 
                                                   vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                                   [
                                                   (7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                                : (
                                                   (5U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                        >> 3U)))
                                                    ? 
                                                   (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                                     & ((7U 
                                                         & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                        == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                     : 
                                                    vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                                    [
                                                    (7U 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                                    : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_36))))) 
                                      << 0x10U) | (
                                                   (0xe000U 
                                                    & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                       << 0xaU)) 
                                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size) 
                                                       << 9U) 
                                                      | ((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                                            ? 
                                                           vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied
                                                           [0U]
                                                            : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_denied)) 
                                                          << 8U) 
                                                         | ((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                                               ? 
                                                              vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param
                                                              [0U]
                                                               : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_param)) 
                                                             << 6U) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode) 
                                                               << 3U)))))))),32);
    bufp->chgBit(oldp+1893,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx) 
                                != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->chgBit(oldp+1894,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__q_grant) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__d_first) 
                                & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD__DOT__xmit) 
                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_ready) 
                                      & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_valid)))))));
    bufp->chgBit(oldp+1895,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx) 
                                != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->chgBit(oldp+1896,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_incremented) 
                                != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0)))));
    bufp->chgBit(oldp+1897,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_incremented) 
                                != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0)))));
    bufp->chgBit(oldp+1898,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi_in_penable) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi_in_psel) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart_in_pwrite)))));
    bufp->chgBit(oldp+1899,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_we));
    bufp->chgBit(oldp+1900,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_re));
    bufp->chgBit(oldp+1901,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_io_bypass));
    bufp->chgCData(oldp+1902,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__inc_hi_hi_hi) 
                                << 4U) | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__inc_hi_hi_lo) 
                                           << 3U) | 
                                          ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__inc_lo_hi) 
                                           << 1U)))),5);
    bufp->chgBit(oldp+1903,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain_reset));
    bufp->chgSData(oldp+1904,(((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))
                                ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                    & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                   [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                : ((7U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                 >> 3U)))
                                    ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                        & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                       [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                    : ((6U == (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                >> 3U)))
                                        ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                            & ((7U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                               == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                            : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                           [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                        : ((5U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U)))
                                            ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                                & ((7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                                ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                               [(7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                            : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_36)))))),16);
    bufp->chgIData(oldp+1905,((3U | ((((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))
                                        ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                            & ((7U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                               == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))
                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data)
                                            : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                           [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                        : ((7U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U)))
                                            ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                                & ((7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                                ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                               [(7U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                            : ((6U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                    >> 3U)))
                                                ? (
                                                   ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                                    & ((7U 
                                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                    : 
                                                   vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                                   [
                                                   (7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                                : (
                                                   (5U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                        >> 3U)))
                                                    ? 
                                                   (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                                     & ((7U 
                                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                        == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                                     : 
                                                    vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                                    [
                                                    (7U 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                                    : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_36))))) 
                                      << 0x10U) | (
                                                   (0xe000U 
                                                    & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                       << 0xaU)) 
                                                   | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size) 
                                                       << 9U) 
                                                      | ((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                                            ? 
                                                           vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied
                                                           [0U]
                                                            : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_denied)) 
                                                          << 8U) 
                                                         | ((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                                               ? 
                                                              vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param
                                                              [0U]
                                                               : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_param)) 
                                                             << 6U) 
                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode) 
                                                               << 3U)))))))),32);
    bufp->chgBit(oldp+1906,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx) 
                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->chgBit(oldp+1907,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_grant) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__d_first) 
                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__xmit) 
                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_ready) 
                                      & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_valid)))))));
    bufp->chgBit(oldp+1908,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx) 
                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->chgBit(oldp+1909,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__ridx_incremented) 
                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0)))));
    bufp->chgBit(oldp+1910,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                             & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__ridx_incremented) 
                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0)))));
    bufp->chgQData(oldp+1911,(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__rdata),64);
}

void VysyxSoCFull___024root__trace_cleanup(void* voidSelf, VerilatedVcd* /*unused*/) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull___024root__trace_cleanup\n"); );
    // Init
    VysyxSoCFull___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<VysyxSoCFull___024root*>(voidSelf);
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    vlSymsp->__Vm_activity = false;
    vlSymsp->TOP.__Vm_traceActivity[0U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[1U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[2U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[3U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[4U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[5U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[6U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[7U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[8U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[9U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0xaU] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0xbU] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0xcU] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0xdU] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0xeU] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0xfU] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0x10U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0x11U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0x12U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0x13U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0x14U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0x15U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0x16U] = 0U;
    vlSymsp->TOP.__Vm_traceActivity[0x17U] = 0U;
}
