
---------- Begin Simulation Statistics ----------
final_tick                                81383702500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277043                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702516                       # Number of bytes of host memory used
host_op_rate                                   277587                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   360.95                       # Real time elapsed on the host
host_tick_rate                              225467817                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081384                       # Number of seconds simulated
sim_ticks                                 81383702500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694690                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095381                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101798                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727596                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477668                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.627674                       # CPI: cycles per instruction
system.cpu.discardedOps                        190625                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610051                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402225                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001370                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        30257094                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.614374                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        162767405                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132510311                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       586136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          428                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1173738                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            428                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52478                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68489                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45783                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127639                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127639                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15910784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15910784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180117                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180117    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180117                       # Request fanout histogram
system.membus.respLayer1.occupancy          968627250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           604933000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            323693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       599926                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           263911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          263910                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       322946                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1759545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1761341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     71570752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               71637888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114700                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4383296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           702304                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000702                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026486                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 701811     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    493      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             702304                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1118608000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         880285996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   81                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               407402                       # number of demand (read+write) hits
system.l2.demand_hits::total                   407483                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  81                       # number of overall hits
system.l2.overall_hits::.cpu.data              407402                       # number of overall hits
system.l2.overall_hits::total                  407483                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179455                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180121                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            179455                       # number of overall misses
system.l2.overall_misses::total                180121                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51759000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14849502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14901261500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51759000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14849502500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14901261500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           586857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               587604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          586857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              587604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.891566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.305790                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.306535                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.891566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.305790                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.306535                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77716.216216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82747.777994                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82729.173722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77716.216216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82747.777994                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82729.173722                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68489                       # number of writebacks
system.l2.writebacks::total                     68489                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180117                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180117                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13054716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13099815500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13054716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13099815500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.305783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.306528                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.305783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.306528                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67716.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72748.084435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72729.478617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67716.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72748.084435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72729.478617                       # average overall mshr miss latency
system.l2.replacements                         114700                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       531437                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           531437                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       531437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       531437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            136272                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                136272                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127639                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10830401000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10830401000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        263911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            263911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.483644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.483644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84851.816451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84851.816451                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9554011000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9554011000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.483644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.483644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74851.816451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74851.816451                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             81                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 81                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51759000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51759000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.891566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77716.216216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77716.216216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67716.216216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67716.216216                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        271130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            271130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4019101500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4019101500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       322946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        322946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.160448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.160448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77564.873784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77564.873784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3500705500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3500705500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.160435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.160435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67565.535011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67565.535011                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63158.253885                       # Cycle average of tags in use
system.l2.tags.total_refs                     1173671                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.511857                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      62.444079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       125.919590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62969.890216                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963718                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5516                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        60019                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18959036                       # Number of tag accesses
system.l2.tags.data_accesses                 18959036                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11484864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11527488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4383296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4383296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          179451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            523741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         141119950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             141643691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       523741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           523741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       53859629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53859629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       53859629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           523741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        141119950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            195503320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002821960500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4112                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4112                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              442638                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64462                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180117                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68489                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180117                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4265                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2290753000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  900580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5667928000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12718.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31468.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130951                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50144                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180117                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        67489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.732875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.665809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.234881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        40190     59.55%     59.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8250     12.22%     71.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1978      2.93%     74.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1459      2.16%     76.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8612     12.76%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1301      1.93%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          371      0.55%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          363      0.54%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4965      7.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        67489                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.754134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.044201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.151191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3863     93.94%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          248      6.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4112                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.650778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.624090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.957694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2794     67.95%     67.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.27%     68.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1264     30.74%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      0.88%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4112                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11527424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4381952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11527488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4383296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       141.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        53.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    141.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80427282000                       # Total gap between requests
system.mem_ctrls.avgGap                     323513.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11484800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4381952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 523741.224479188561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 141119163.262448042631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 53843114.350812435150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       179451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68489                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17817250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5650110750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1785488300000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26752.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31485.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26069709.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            239289960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            127185630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           642121620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          176613480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6424217280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18827608440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15396513600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41833550010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.028592                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  39831729750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2717520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  38834452750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            242581500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            128935125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           643906620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180789480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6424217280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19231951050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15056014560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41908395615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.948255                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38942746250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2717520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39723436250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     81383702500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662669                       # number of overall hits
system.cpu.icache.overall_hits::total         9662669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54497500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54497500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54497500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54497500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663416                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663416                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663416                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663416                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72955.153949                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72955.153949                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72955.153949                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72955.153949                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53750500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53750500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71955.153949                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71955.153949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71955.153949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71955.153949                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54497500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54497500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72955.153949                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72955.153949                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53750500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53750500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71955.153949                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71955.153949                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.366849                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663416                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.299866                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.366849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.703842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.703842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327579                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51436919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51436919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51437427                       # number of overall hits
system.cpu.dcache.overall_hits::total        51437427                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       637842                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         637842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       645753                       # number of overall misses
system.cpu.dcache.overall_misses::total        645753                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21462675500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21462675500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21462675500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21462675500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52074761                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52074761                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52083180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52083180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012249                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012249                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33648.890321                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33648.890321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33236.664019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33236.664019                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       208561                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3157                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.063035                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       531437                       # number of writebacks
system.cpu.dcache.writebacks::total            531437                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58891                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58891                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       578951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       578951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       586857                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       586857                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19317111000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19317111000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20009526999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20009526999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011118                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011118                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011268                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011268                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33365.709706                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33365.709706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34096.086438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34096.086438                       # average overall mshr miss latency
system.cpu.dcache.replacements                 585832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40808979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40808979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       315681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        315681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7002560000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7002560000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41124660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41124660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007676                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007676                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22182.392985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22182.392985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          641                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          641                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6659043000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6659043000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21137.134967                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21137.134967                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14460115500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14460115500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44884.748619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44884.748619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       263911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       263911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12658068000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12658068000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47963.396751                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47963.396751                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    692415999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    692415999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87581.077536                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87581.077536                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.823101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024359                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            586856                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.649275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.823101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984202                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984202                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833918952                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833918952                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81383702500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
