(S (NP (NP (NN Power) (NN consumption)) (, ,) (NP (JJ off-chip) (NN memory) (NN bandwidth)) (, ,) (NP (NN chip) (NN area)) (CC and) (NP (NAC (NNP Network) (PP (IN on) (NP (NNP Chip)))) (PRN (-LRB- -LRB-) (NNP NoC) (-RRB- -RRB-)) (NN capacity))) (VP (VBP are) (PP (IN among) (NP (NP (JJ main) (NN chip) (NNS resources)) (VP (VBG limiting) (NP (NP (DT the) (NN scalability)) (PP (IN of) (NP (NP (NNP Chip) (NNP Multiprocessors)) (PRN (-LRB- -LRB-) (NP (NNP CMP)) (-RRB- -RRB-))))))))) (. .))
(S (NP (NP (DT A) (ADJP (JJ closed) (NN form)) (JJ analytical) (NN solution)) (PP (IN for) (S (VP (VP (VBG optimizing) (NP (DT the) (NNP CMP) (NN cache) (NN hierarchy))) (CC and) (VP (ADVP (RB optimally)) (JJ allocating) (NP (NN area)) (PP (IN among) (NP (JJ hierarchy) (NNS levels))) (PP (IN under) (NP (JJ such) (JJ constrained) (NNS resources)))))))) (VP (VBZ is) (VP (VBN developed))) (. .))
(S (NP (DT The) (NN optimization) (NN framework)) (VP (VBZ is) (VP (VBN extended) (PP (IN by) (S (VP (VBG incorporating) (NP (NP (DT the) (NN impact)) (PP (IN of) (NP (NNS data) (VBG sharing))) (PP (IN on) (NP (NN cache) (NN miss) (NN rate))))))))) (. .))
(S (NP (NP (DT An) (JJ analytical) (NN model)) (PP (IN for) (NP (NP (NN cache) (NN access) (NN time)) (PP (IN as) (NP (NP (DT a) (NN function)) (PP (IN of) (NP (NN cache) (NN size)))))))) (VP (VBZ is) (VP (VBN proposed) (CC and) (VBN verified) (S (VP (VBG using) (NP (NNP CACTI) (NN simulation)))))) (. .))
