Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 14 Nov 2018 00:35:11 -0000
Received: from icoremail.net (unknown [209.85.210.178])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH36d+epbuGCHAQ--.41050S3;
	Wed, 14 Nov 2018 00:19:42 +0800 (CST)
Received: from mail-pf1-f178.google.com (unknown [209.85.210.178])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAX+USX+epbYkM5AA--.1325S3;
	Wed, 14 Nov 2018 00:19:35 +0800 (CST)
Received: by mail-pf1-f178.google.com with SMTP id e22-v6so6291807pfn.8
        for <xuliker@zju.edu.cn>; Tue, 13 Nov 2018 08:19:35 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :references:in-reply-to:from:date:message-id:subject:to:cc:sender
         :precedence:list-id;
        bh=bkcA76kiBVDSNlarx+wWtzK/pLcw9lf11p7HWYIi3cc=;
        b=HaxpHGd91Lf2ZQEXRFtHa2fEvbdxngkVm1oJa0WFzZTvcna58wdcJ0y4krqud+KZ/Y
         /GTCfV+XsMfh8Jv5td6lqwDaCRBdAgiS0pvQHaH0Q32oJG0aVvVZWx6hPpMNbsuOl3tu
         eLnEitHXo0seEcuAHxzQHoK+S4WlzsfDIfba7hVrFcyi+T6ReJa09HTXCasAKt/VjsHv
         OcGz91xFTZcnb8y73Qr+wZOvrnED0wkI4P/PFbLO8oVtzS/qU+2uSlv+RJYy80X861o7
         jLNnrr/78x6fumJ7RHKKNAmMy8eGm3sXwVYQlbyevbWv59m8nXj/MqyZdHcFnC7WQw9X
         gLCw==
X-Gm-Message-State: AGRZ1gLdPeZetW8fKqyPjrNF6aoolI1jhuiKI0Vy5ChnReDd4twr5hrb
	Q6Ga4O3iupKwwDH3HybIQmp7I6bl+76xjxAeYcUJ7Bl17FKWRdPSow==
X-Received: by 2002:a62:da54:: with SMTP id w20-v6mr5793972pfl.106.1542125974908;
        Tue, 13 Nov 2018 08:19:34 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp4670531pjt;
        Tue, 13 Nov 2018 08:19:34 -0800 (PST)
X-Google-Smtp-Source: AJdET5egIgjCFgdmHLq0yARnlUrW9WoQdVIM/fBWGAS/01efpGdK/Z7NiXxHx81RuUbwnSQSj7wS
X-Received: by 2002:a63:30c8:: with SMTP id w191mr4041937pgw.120.1542125974124;
        Tue, 13 Nov 2018 08:19:34 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542125974; cv=none;
        d=google.com; s=arc-20160816;
        b=hbcRB9zWl5FpjfrSkAlP14ar7my2cVe2kADooSSHVXkUF8Nxp9VMW6CcnOpYp2zVUq
         x9NMG53tcPJFlWkvybpBFLQYp9e+O5ta7FrMmK4p2eQ7TFvmrRIA0k7Q/fSkJddDAmhk
         A56QyJhGIboVC+ekvfwx2cflHE34bekQ6OHAfonXnCkRUzU70p+5Yw4u9qOzUm7WSdEi
         7rpNQHt96lQi2zGN7PuzAA0Jp/BK8hr5JvE8zP4qiPTlf8Jx9Gzrc6jGdLJRa/X8S5/u
         5lKqhp6/LBkJuaHIi4Sy7p8/7K67M5n0XPkRxvswFP08ghm04gcVs+ws/nHU5eI0IH9p
         2RwQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=bkcA76kiBVDSNlarx+wWtzK/pLcw9lf11p7HWYIi3cc=;
        b=jskOIQ8giUtoF4QTuq+f98KDbGFFE2fbnWwGu+TWQ/ndKQqp/I+GHHX7muNMAp8SVt
         DCLKVvjt+NigTsijSfbpwXyt5NhjeoqQ1lwNnisR8lkZ7yWdIzKZk7/ENF+Av4ushy0i
         qAkvdrqcYp471qRQQ8fCb7uTravvVcQzfdR1kf4vvBbOvNTtoAU8GoyMabJrmTJseYVe
         HLcUD39Z3RuxQv80XYz7LntpOxFCFDEI6MHSunA66TcG/4JrurwfuWFh3Mg6NuiN66wo
         zFFqq1FE3XxnOX5yr7T4QSTi8v5MI3HrGvlPWPMKZjDD75m3ahAIxKY7qVvVcHtW5o6V
         o5XQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@chromium.org header.s=google header.b=LzzPLtDi;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id k6si21206901pgr.500.2018.11.13.08.19.14;
        Tue, 13 Nov 2018 08:19:34 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730871AbeKNCRv (ORCPT <rfc822;lrx0014@gmail.com> + 99 others);
        Tue, 13 Nov 2018 21:17:51 -0500
Received: from mail-pg1-f196.google.com ([209.85.215.196]:34220 "EHLO
        mail-pg1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726612AbeKNCRv (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 13 Nov 2018 21:17:51 -0500
Received: by mail-pg1-f196.google.com with SMTP id 17so5654488pgg.1
        for <linux-kernel@vger.kernel.org>; Tue, 13 Nov 2018 08:19:05 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=bkcA76kiBVDSNlarx+wWtzK/pLcw9lf11p7HWYIi3cc=;
        b=LzzPLtDih4Wbnvq5bgFynkK6HCCP8QI2m4/kG/xcZoSewbxHZ7VwK6l68/Y2tP0sQC
         uKaor9+wO3wlgx95aY0T35kfThmfxSlZ0TjvKgAAL+0Oz7oyyIiXigiZun9cbmI/nobv
         avp4BB8JiD3MIualVG8JG76BJcMq3ZWUWabIo=
X-Received: by 2002:a62:cac4:: with SMTP id y65-v6mr5743033pfk.27.1542125944467;
 Tue, 13 Nov 2018 08:19:04 -0800 (PST)
MIME-Version: 1.0
References: <20181106064206.17535-1-weiyi.lu@mediatek.com> <20181106064206.17535-4-weiyi.lu@mediatek.com>
In-Reply-To: <20181106064206.17535-4-weiyi.lu@mediatek.com>
From: Nicolas Boichat <drinkcat@chromium.org>
Date: Tue, 13 Nov 2018 08:18:52 -0800
Message-ID: <CANMq1KBjtyQFyJ-mZBndPDSfSDnD0K8izy39jp9zKE4xfiCiog@mail.gmail.com>
Subject: Re: [PATCH v1 02/11] clk: mediatek: add new member to mtk_pll_data
To: weiyi.lu@mediatek.com
Cc: Matthias Brugger <matthias.bgg@gmail.com>, sboyd@codeaurora.org,
        Rob Herring <robh@kernel.org>, jamesjj.liao@mediatek.com,
        fan.chen@mediatek.com,
        linux-arm Mailing List <linux-arm-kernel@lists.infradead.org>,
        lkml <linux-kernel@vger.kernel.org>,
        linux-mediatek@lists.infradead.org, linux-clk@vger.kernel.org,
        srv_heupstream@mediatek.com, owen.chen@mediatek.com
Content-Type: text/plain; charset="UTF-8"
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAX+USX+epbYkM5AA--.1325S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXF48WrWxJw13Kw4rKw18AFb_yoW5WFWUpF
	W5K34jkFWqqa1kKrsrtw4UuF1fAanavFyxKFW7uw18Zrn8K3yfXF1xA34fG3yI9395Ca43
	ZF92g3srGF47tFUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_Cr0_Gr1UM28EF7xvwVC2z280aVCY1x0267AKxVW8JVW8Jr1le2I262IYc4
	CY6c8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_
	JrI_JrylYx0Ex4A2jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xS
	Y4AK6IIF6r1lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r4j6ryUMxvI42
	IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26r4j6F4UMxvI42IY
	6I8E87Iv6xkF7I0E14v26r4j6r4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c
	8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j
	6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2Ij64
	vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCTnIWIevJa73UjIFyTuYvjxUq9mi
	DUUUU

On Mon, Nov 5, 2018 at 10:43 PM Weiyi Lu <weiyi.lu@mediatek.com> wrote:
>
> From: Owen Chen <owen.chen@mediatek.com>
>
> 1. pcwibits: The integer bits of pcw for plls is extend to 8 bits,
>    add a variable to indicate this change and
>    backward-compatible.
> 2. fmin: The pll freqency lower-bound is vary from 1GMhz to
>    1.5Ghz, add a variable to indicate platform-dependent.
>
> Signed-off-by: Owen Chen <owen.chen@mediatek.com>
> ---
>  drivers/clk/mediatek/clk-mtk.h |  2 ++
>  drivers/clk/mediatek/clk-pll.c | 10 +++++++---
>  2 files changed, 9 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/clk/mediatek/clk-mtk.h b/drivers/clk/mediatek/clk-mtk.h
> index f83c2bbb677e..1882221fe994 100644
> --- a/drivers/clk/mediatek/clk-mtk.h
> +++ b/drivers/clk/mediatek/clk-mtk.h
> @@ -215,7 +215,9 @@ struct mtk_pll_data {
>         const struct clk_ops *ops;
>         u32 rst_bar_mask;
>         unsigned long fmax;
> +       unsigned long fmin;

Minor nit: I'd put fmin before fmax in the structure.

>         int pcwbits;
> +       int pcwibits;
>         uint32_t pcw_reg;
>         int pcw_shift;
>         const struct mtk_pll_div_table *div_table;
> diff --git a/drivers/clk/mediatek/clk-pll.c b/drivers/clk/mediatek/clk-pll.c
> index f54e4015b0b1..0ec2c62d9383 100644
> --- a/drivers/clk/mediatek/clk-pll.c
> +++ b/drivers/clk/mediatek/clk-pll.c

I'd add a note next to:
#define INTEGER_BITS            7
to say that this is the default, and can be overridden with pcwibits.

> @@ -69,11 +69,13 @@ static unsigned long __mtk_pll_recalc_rate(struct mtk_clk_pll *pll, u32 fin,
>  {
>         int pcwbits = pll->data->pcwbits;
>         int pcwfbits;
> +       int ibits;
>         u64 vco;
>         u8 c = 0;
>
>         /* The fractional part of the PLL divider. */
> -       pcwfbits = pcwbits > INTEGER_BITS ? pcwbits - INTEGER_BITS : 0;
> +       ibits = pll->data->pcwibits ? pll->data->pcwibits : INTEGER_BITS;
> +       pcwfbits = pcwbits > ibits ? pcwbits - ibits : 0;
>
>         vco = (u64)fin * pcw;
>
> @@ -138,9 +140,10 @@ static void mtk_pll_set_rate_regs(struct mtk_clk_pll *pll, u32 pcw,
>  static void mtk_pll_calc_values(struct mtk_clk_pll *pll, u32 *pcw, u32 *postdiv,
>                 u32 freq, u32 fin)
>  {
> -       unsigned long fmin = 1000 * MHZ;
> +       unsigned long fmin = pll->data->fmin ? pll->data->fmin : 1000 * MHZ;

I'd put parentheses around (1000 * MHZ), to avoid the need to think
about precedence...

>         const struct mtk_pll_div_table *div_table = pll->data->div_table;
>         u64 _pcw;
> +       int ibits;
>         u32 val;
>
>         if (freq > pll->data->fmax)
> @@ -164,7 +167,8 @@ static void mtk_pll_calc_values(struct mtk_clk_pll *pll, u32 *pcw, u32 *postdiv,
>         }
>
>         /* _pcw = freq * postdiv / fin * 2^pcwfbits */
> -       _pcw = ((u64)freq << val) << (pll->data->pcwbits - INTEGER_BITS);
> +       ibits = pll->data->pcwibits ? pll->data->pcwibits : INTEGER_BITS;
> +       _pcw = ((u64)freq << val) << (pll->data->pcwbits - ibits);
>         do_div(_pcw, fin);
>
>         *pcw = (u32)_pcw;
> --
> 2.18.0
>
