{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650198810592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650198810592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 18:03:30 2022 " "Processing started: Sun Apr 17 18:03:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650198810592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198810592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198810592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650198810864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650198810864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-arc " "Found design unit 1: test-arc" {  } { { "test.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/test.VHDL" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/test.VHDL" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file se.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend " "Found design unit 1: sign_extend" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se6-arc " "Found design unit 2: se6-arc" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se9-arc " "Found design unit 3: se9-arc" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file " "Found design unit 1: register_file" {  } { { "rf.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/rf.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-arc " "Found design unit 2: rf-arc" {  } { { "rf.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/rf.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/rf.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg " "Found design unit 1: reg" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tr-arc " "Found design unit 2: tr-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pc_1-arc " "Found design unit 3: pc_1-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ir-arc " "Found design unit 4: ir-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_1 " "Found entity 2: pc_1" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""} { "Info" "ISGN_ENTITY_NAME" "3 ir " "Found entity 3: ir" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3 " "Found design unit 1: mux3" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3-arc " "Found design unit 2: mux_3-arc" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2 " "Found design unit 1: mux2" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2_16-arc " "Found design unit 2: mux_2_16-arc" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2_3-arc " "Found design unit 3: mux_2_3-arc" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16 " "Found entity 1: mux_2_16" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_3 " "Found entity 2: mux_2_3" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1 " "Found design unit 1: mux1" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_1_16-arc " "Found design unit 2: mux_1_16-arc" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1_3-arc " "Found design unit 3: mux_1_3-arc" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1_16 " "Found entity 1: mux_1_16" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1_3 " "Found entity 2: mux_1_3" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory " "Found design unit 1: memory" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem-arc " "Found design unit 2: mem-arc" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift " "Found design unit 1: left_shift" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ls7-arc " "Found design unit 2: ls7-arc" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ls1-arc " "Found design unit 3: ls1-arc" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls7 " "Found entity 1: ls7" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls1 " "Found entity 2: ls1" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller " "Found design unit 1: controller" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-arc " "Found design unit 2: fsm-arc" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arc " "Found design unit 1: DUT-arc" {  } { { "DUT.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/DUT.VHDL" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/DUT.VHDL" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file demux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux " "Found design unit 1: demux" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/demux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 demux_3-arc " "Found design unit 2: demux_3-arc" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/demux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_3 " "Found entity 1: demux_3" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/demux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP " "Found design unit 1: DP" {  } { { "data_path.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_path-arc " "Found design unit 2: data_path-arc" {  } { { "data_path.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_reg.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_register " "Found design unit 1: check_register" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check_reg.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check_reg-arc " "Found design unit 2: check_reg-arc" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check_reg.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_reg " "Found entity 1: check_reg" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check_reg.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker " "Found design unit 1: checker" {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check-arc " "Found design unit 2: check-arc" {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 condition_code_register " "Found design unit 1: condition_code_register" {  } { { "ccr.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ccr.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ccr-arc " "Found design unit 2: ccr-arc" {  } { { "ccr.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ccr.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ccr.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_logical_unit " "Found design unit 1: arithmetic_logical_unit" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-arc " "Found design unit 2: alu-arc" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198821252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650198821282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM0 " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSM0\"" {  } { { "DUT.VHDL" "FSM0" { Text "D:/Projects/IITB_RISC_Multicycle/DUT.VHDL" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra fsm.VHDL(23) " "Verilog HDL or VHDL warning at fsm.VHDL(23): object \"ra\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb fsm.VHDL(23) " "Verilog HDL or VHDL warning at fsm.VHDL(23): object \"rb\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc fsm.VHDL(23) " "Verilog HDL or VHDL warning at fsm.VHDL(23): object \"rc\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm6 fsm.VHDL(24) " "Verilog HDL or VHDL warning at fsm.VHDL(24): object \"imm6\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm9 fsm.VHDL(25) " "Verilog HDL or VHDL warning at fsm.VHDL(25): object \"imm9\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fsm.VHDL(43) " "VHDL Process Statement warning at fsm.VHDL(43): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(59) " "VHDL Process Statement warning at fsm.VHDL(59): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(97) " "VHDL Process Statement warning at fsm.VHDL(97): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(98) " "VHDL Process Statement warning at fsm.VHDL(98): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(100) " "VHDL Process Statement warning at fsm.VHDL(100): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(101) " "VHDL Process Statement warning at fsm.VHDL(101): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(106) " "VHDL Process Statement warning at fsm.VHDL(106): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(107) " "VHDL Process Statement warning at fsm.VHDL(107): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(112) " "VHDL Process Statement warning at fsm.VHDL(112): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(115) " "VHDL Process Statement warning at fsm.VHDL(115): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(117) " "VHDL Process Statement warning at fsm.VHDL(117): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(118) " "VHDL Process Statement warning at fsm.VHDL(118): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(120) " "VHDL Process Statement warning at fsm.VHDL(120): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(121) " "VHDL Process Statement warning at fsm.VHDL(121): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(126) " "VHDL Process Statement warning at fsm.VHDL(126): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(127) " "VHDL Process Statement warning at fsm.VHDL(127): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(133) " "VHDL Process Statement warning at fsm.VHDL(133): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(135) " "VHDL Process Statement warning at fsm.VHDL(135): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(137) " "VHDL Process Statement warning at fsm.VHDL(137): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821317 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(139) " "VHDL Process Statement warning at fsm.VHDL(139): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(141) " "VHDL Process Statement warning at fsm.VHDL(141): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(143) " "VHDL Process Statement warning at fsm.VHDL(143): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(147) " "VHDL Process Statement warning at fsm.VHDL(147): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(148) " "VHDL Process Statement warning at fsm.VHDL(148): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(153) " "VHDL Process Statement warning at fsm.VHDL(153): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(155) " "VHDL Process Statement warning at fsm.VHDL(155): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(157) " "VHDL Process Statement warning at fsm.VHDL(157): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(159) " "VHDL Process Statement warning at fsm.VHDL(159): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(163) " "VHDL Process Statement warning at fsm.VHDL(163): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(165) " "VHDL Process Statement warning at fsm.VHDL(165): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(175) " "VHDL Process Statement warning at fsm.VHDL(175): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(177) " "VHDL Process Statement warning at fsm.VHDL(177): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(179) " "VHDL Process Statement warning at fsm.VHDL(179): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.VHDL(189) " "VHDL Process Statement warning at fsm.VHDL(189): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.VHDL(197) " "VHDL Process Statement warning at fsm.VHDL(197): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.VHDL(198) " "VHDL Process Statement warning at fsm.VHDL(198): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.VHDL(204) " "VHDL Process Statement warning at fsm.VHDL(204): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next fsm.VHDL(91) " "VHDL Process Statement warning at fsm.VHDL(91): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst fsm.VHDL(91) " "VHDL Process Statement warning at fsm.VHDL(91): inferring latch(es) for signal or variable \"rst\", which holds its previous value in one or more paths through the process" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst fsm.VHDL(91) " "Inferred latch for \"rst\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s22 fsm.VHDL(91) " "Inferred latch for \"y_next.s22\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s20 fsm.VHDL(91) " "Inferred latch for \"y_next.s20\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s18 fsm.VHDL(91) " "Inferred latch for \"y_next.s18\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s17 fsm.VHDL(91) " "Inferred latch for \"y_next.s17\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s16 fsm.VHDL(91) " "Inferred latch for \"y_next.s16\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s15 fsm.VHDL(91) " "Inferred latch for \"y_next.s15\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s14 fsm.VHDL(91) " "Inferred latch for \"y_next.s14\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s13 fsm.VHDL(91) " "Inferred latch for \"y_next.s13\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s12 fsm.VHDL(91) " "Inferred latch for \"y_next.s12\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s10 fsm.VHDL(91) " "Inferred latch for \"y_next.s10\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s7 fsm.VHDL(91) " "Inferred latch for \"y_next.s7\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s5 fsm.VHDL(91) " "Inferred latch for \"y_next.s5\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s4 fsm.VHDL(91) " "Inferred latch for \"y_next.s4\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s3 fsm.VHDL(91) " "Inferred latch for \"y_next.s3\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s2 fsm.VHDL(91) " "Inferred latch for \"y_next.s2\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s1 fsm.VHDL(91) " "Inferred latch for \"y_next.s1\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s0 fsm.VHDL(91) " "Inferred latch for \"y_next.s0\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|fsm"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "y_present " "Can't recognize finite state machine \"y_present\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DATA_PATH0 " "Elaborating entity \"data_path\" for hierarchy \"data_path:DATA_PATH0\"" {  } { { "DUT.VHDL" "DATA_PATH0" { Text "D:/Projects/IITB_RISC_Multicycle/DUT.VHDL" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821322 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memdin data_path.VHDL(28) " "VHDL Signal Declaration warning at data_path.VHDL(28): used implicit default value for signal \"memdin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650198821322 "|DUT|data_path:DATA_PATH0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_1 data_path:DATA_PATH0\|pc_1:PC " "Elaborating entity \"pc_1\" for hierarchy \"data_path:DATA_PATH0\|pc_1:PC\"" {  } { { "data_path.VHDL" "PC" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_16 data_path:DATA_PATH0\|mux_1_16:MUX0 " "Elaborating entity \"mux_1_16\" for hierarchy \"data_path:DATA_PATH0\|mux_1_16:MUX0\"" {  } { { "data_path.VHDL" "MUX0" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem data_path:DATA_PATH0\|mem:M1 " "Elaborating entity \"mem\" for hierarchy \"data_path:DATA_PATH0\|mem:M1\"" {  } { { "data_path.VHDL" "M1" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821372 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout mem.VHDL(23) " "VHDL Process Statement warning at mem.VHDL(23): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] mem.VHDL(23) " "Inferred latch for \"Dout\[0\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] mem.VHDL(23) " "Inferred latch for \"Dout\[1\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] mem.VHDL(23) " "Inferred latch for \"Dout\[2\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] mem.VHDL(23) " "Inferred latch for \"Dout\[3\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] mem.VHDL(23) " "Inferred latch for \"Dout\[4\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] mem.VHDL(23) " "Inferred latch for \"Dout\[5\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] mem.VHDL(23) " "Inferred latch for \"Dout\[6\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] mem.VHDL(23) " "Inferred latch for \"Dout\[7\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] mem.VHDL(23) " "Inferred latch for \"Dout\[8\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] mem.VHDL(23) " "Inferred latch for \"Dout\[9\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] mem.VHDL(23) " "Inferred latch for \"Dout\[10\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] mem.VHDL(23) " "Inferred latch for \"Dout\[11\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] mem.VHDL(23) " "Inferred latch for \"Dout\[12\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] mem.VHDL(23) " "Inferred latch for \"Dout\[13\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] mem.VHDL(23) " "Inferred latch for \"Dout\[14\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] mem.VHDL(23) " "Inferred latch for \"Dout\[15\]\" at mem.VHDL(23)" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821752 "|DUT|data_path:DATA_PATH0|mem:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir data_path:DATA_PATH0\|ir:I1 " "Elaborating entity \"ir\" for hierarchy \"data_path:DATA_PATH0\|ir:I1\"" {  } { { "data_path.VHDL" "I1" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821767 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irw reg_16.VHDL(63) " "VHDL Process Statement warning at reg_16.VHDL(63): signal \"irw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821767 "|DUT|data_path:DATA_PATH0|ir:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check data_path:DATA_PATH0\|check:CHECK1 " "Elaborating entity \"check\" for hierarchy \"data_path:DATA_PATH0\|check:CHECK1\"" {  } { { "data_path.VHDL" "CHECK1" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821772 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "count check.VHDL(35) " "VHDL Variable Declaration warning at check.VHDL(35): used default initial value for variable \"count\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 35 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650198821772 "|DUT|data_path:DATA_PATH0|check:CHECK1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "op check.VHDL(27) " "Using initial value X (don't care) for net \"op\" at check.VHDL(27)" {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821772 "|DUT|data_path:DATA_PATH0|check:CHECK1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ctf check.VHDL(26) " "Using initial value X (don't care) for net \"ctf\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821772 "|DUT|data_path:DATA_PATH0|check:CHECK1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "chf check.VHDL(26) " "Using initial value X (don't care) for net \"chf\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821772 "|DUT|data_path:DATA_PATH0|check:CHECK1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_reg data_path:DATA_PATH0\|check_reg:CHECK_REG1 " "Elaborating entity \"check_reg\" for hierarchy \"data_path:DATA_PATH0\|check_reg:CHECK_REG1\"" {  } { { "data_path.VHDL" "CHECK_REG1" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 data_path:DATA_PATH0\|se9:SE91 " "Elaborating entity \"se9\" for hierarchy \"data_path:DATA_PATH0\|se9:SE91\"" {  } { { "data_path.VHDL" "SE91" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_3 data_path:DATA_PATH0\|mux_1_3:MUX1 " "Elaborating entity \"mux_1_3\" for hierarchy \"data_path:DATA_PATH0\|mux_1_3:MUX1\"" {  } { { "data_path.VHDL" "MUX1" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_1.VHDL(45) " "VHDL Process Statement warning at mux_1.VHDL(45): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821823 "|DUT|data_path:DATA_PATH0|mux_1_3:MUX1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_1.VHDL(47) " "VHDL Process Statement warning at mux_1.VHDL(47): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821823 "|DUT|data_path:DATA_PATH0|mux_1_3:MUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_3 data_path:DATA_PATH0\|mux_2_3:MUX2 " "Elaborating entity \"mux_2_3\" for hierarchy \"data_path:DATA_PATH0\|mux_2_3:MUX2\"" {  } { { "data_path.VHDL" "MUX2" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821827 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_2.VHDL(49) " "VHDL Process Statement warning at mux_2.VHDL(49): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821827 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_2.VHDL(51) " "VHDL Process Statement warning at mux_2.VHDL(51): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821827 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_2.VHDL(53) " "VHDL Process Statement warning at mux_2.VHDL(53): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821827 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_2.VHDL(55) " "VHDL Process Statement warning at mux_2.VHDL(55): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821827 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls7 data_path:DATA_PATH0\|ls7:LS71 " "Elaborating entity \"ls7\" for hierarchy \"data_path:DATA_PATH0\|ls7:LS71\"" {  } { { "data_path.VHDL" "LS71" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_16 data_path:DATA_PATH0\|mux_2_16:MUX4 " "Elaborating entity \"mux_2_16\" for hierarchy \"data_path:DATA_PATH0\|mux_2_16:MUX4\"" {  } { { "data_path.VHDL" "MUX4" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821832 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_2.VHDL(26) " "VHDL Process Statement warning at mux_2.VHDL(26): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821832 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_2.VHDL(28) " "VHDL Process Statement warning at mux_2.VHDL(28): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821842 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_2.VHDL(30) " "VHDL Process Statement warning at mux_2.VHDL(30): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821842 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_2.VHDL(32) " "VHDL Process Statement warning at mux_2.VHDL(32): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821842 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 data_path:DATA_PATH0\|se6:SE61 " "Elaborating entity \"se6\" for hierarchy \"data_path:DATA_PATH0\|se6:SE61\"" {  } { { "data_path.VHDL" "SE61" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf data_path:DATA_PATH0\|rf:RF1 " "Elaborating entity \"rf\" for hierarchy \"data_path:DATA_PATH0\|rf:RF1\"" {  } { { "data_path.VHDL" "RF1" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 data_path:DATA_PATH0\|rf:RF1\|mux_3:MUX_3_0 " "Elaborating entity \"mux_3\" for hierarchy \"data_path:DATA_PATH0\|rf:RF1\|mux_3:MUX_3_0\"" {  } { { "rf.VHDL" "MUX_3_0" { Text "D:/Projects/IITB_RISC_Multicycle/rf.VHDL" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821867 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_3.VHDL(22) " "VHDL Process Statement warning at mux_3.VHDL(22): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821867 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_3.VHDL(24) " "VHDL Process Statement warning at mux_3.VHDL(24): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821867 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_3.VHDL(26) " "VHDL Process Statement warning at mux_3.VHDL(26): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821867 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_3.VHDL(28) " "VHDL Process Statement warning at mux_3.VHDL(28): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821867 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux_3.VHDL(30) " "VHDL Process Statement warning at mux_3.VHDL(30): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821867 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux_3.VHDL(32) " "VHDL Process Statement warning at mux_3.VHDL(32): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821867 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux_3.VHDL(34) " "VHDL Process Statement warning at mux_3.VHDL(34): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821872 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux_3.VHDL(36) " "VHDL Process Statement warning at mux_3.VHDL(36): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198821872 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y mux_3.VHDL(19) " "VHDL Process Statement warning at mux_3.VHDL(19): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650198821872 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] mux_3.VHDL(19) " "Inferred latch for \"Y\[0\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] mux_3.VHDL(19) " "Inferred latch for \"Y\[1\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] mux_3.VHDL(19) " "Inferred latch for \"Y\[2\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] mux_3.VHDL(19) " "Inferred latch for \"Y\[3\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] mux_3.VHDL(19) " "Inferred latch for \"Y\[4\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] mux_3.VHDL(19) " "Inferred latch for \"Y\[5\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] mux_3.VHDL(19) " "Inferred latch for \"Y\[6\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] mux_3.VHDL(19) " "Inferred latch for \"Y\[7\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] mux_3.VHDL(19) " "Inferred latch for \"Y\[8\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] mux_3.VHDL(19) " "Inferred latch for \"Y\[9\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] mux_3.VHDL(19) " "Inferred latch for \"Y\[10\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] mux_3.VHDL(19) " "Inferred latch for \"Y\[11\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] mux_3.VHDL(19) " "Inferred latch for \"Y\[12\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] mux_3.VHDL(19) " "Inferred latch for \"Y\[13\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] mux_3.VHDL(19) " "Inferred latch for \"Y\[14\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] mux_3.VHDL(19) " "Inferred latch for \"Y\[15\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198821873 "|DUT|data_path:DATA_PATH0|rf:RF1|mux_3:MUX_3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr data_path:DATA_PATH0\|tr:T_1 " "Elaborating entity \"tr\" for hierarchy \"data_path:DATA_PATH0\|tr:T_1\"" {  } { { "data_path.VHDL" "T_1" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198821882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls1 data_path:DATA_PATH0\|ls1:LS11 " "Elaborating entity \"ls1\" for hierarchy \"data_path:DATA_PATH0\|ls1:LS11\"" {  } { { "data_path.VHDL" "LS11" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198822007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:DATA_PATH0\|alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"data_path:DATA_PATH0\|alu:ALU1\"" {  } { { "data_path.VHDL" "ALU1" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198822018 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y alu.VHDL(35) " "VHDL Process Statement warning at alu.VHDL(35): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650198822018 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.VHDL(35) " "VHDL Process Statement warning at alu.VHDL(35): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650198822018 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.VHDL(35) " "VHDL Process Statement warning at alu.VHDL(35): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650198822018 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.VHDL(35) " "Inferred latch for \"Z\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822022 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.VHDL(35) " "Inferred latch for \"C\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822022 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] alu.VHDL(35) " "Inferred latch for \"Y\[0\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822022 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] alu.VHDL(35) " "Inferred latch for \"Y\[1\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822022 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] alu.VHDL(35) " "Inferred latch for \"Y\[2\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822022 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] alu.VHDL(35) " "Inferred latch for \"Y\[3\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] alu.VHDL(35) " "Inferred latch for \"Y\[4\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] alu.VHDL(35) " "Inferred latch for \"Y\[5\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] alu.VHDL(35) " "Inferred latch for \"Y\[6\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] alu.VHDL(35) " "Inferred latch for \"Y\[7\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] alu.VHDL(35) " "Inferred latch for \"Y\[8\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] alu.VHDL(35) " "Inferred latch for \"Y\[9\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] alu.VHDL(35) " "Inferred latch for \"Y\[10\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] alu.VHDL(35) " "Inferred latch for \"Y\[11\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] alu.VHDL(35) " "Inferred latch for \"Y\[12\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] alu.VHDL(35) " "Inferred latch for \"Y\[13\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] alu.VHDL(35) " "Inferred latch for \"Y\[14\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] alu.VHDL(35) " "Inferred latch for \"Y\[15\]\" at alu.VHDL(35)" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822023 "|DUT|data_path:DATA_PATH0|alu:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr data_path:DATA_PATH0\|ccr:CCR1 " "Elaborating entity \"ccr\" for hierarchy \"data_path:DATA_PATH0\|ccr:CCR1\"" {  } { { "data_path.VHDL" "CCR1" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650198822032 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198822542 "|DUT|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198822542 "|DUT|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650198822542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650198822542 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650198822542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650198822542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650198822592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 18:03:42 2022 " "Processing ended: Sun Apr 17 18:03:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650198822592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650198822592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650198822592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198822592 ""}
