// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_12_V_read,
        data_13_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_29_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] data_0_V_read;
input  [5:0] data_2_V_read;
input  [5:0] data_3_V_read;
input  [5:0] data_4_V_read;
input  [5:0] data_5_V_read;
input  [5:0] data_6_V_read;
input  [5:0] data_7_V_read;
input  [5:0] data_8_V_read;
input  [5:0] data_9_V_read;
input  [5:0] data_10_V_read;
input  [5:0] data_12_V_read;
input  [5:0] data_13_V_read;
input  [5:0] data_15_V_read;
input  [5:0] data_16_V_read;
input  [5:0] data_17_V_read;
input  [5:0] data_18_V_read;
input  [5:0] data_19_V_read;
input  [5:0] data_20_V_read;
input  [5:0] data_21_V_read;
input  [5:0] data_22_V_read;
input  [5:0] data_24_V_read;
input  [5:0] data_25_V_read;
input  [5:0] data_26_V_read;
input  [5:0] data_29_V_read;
input  [5:0] data_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] data_0_V_read_5_reg_1813;
reg   [10:0] trunc_ln_reg_1819;
reg   [10:0] trunc_ln708_105_reg_1824;
reg   [10:0] trunc_ln708_107_reg_1829;
reg   [9:0] lshr_ln708_5_reg_1834;
reg   [10:0] trunc_ln708_110_reg_1839;
reg   [9:0] lshr_ln708_8_reg_1844;
reg   [10:0] trunc_ln708_111_reg_1849;
reg   [9:0] lshr_ln708_9_reg_1854;
reg   [9:0] lshr_ln708_10_reg_1859;
reg   [9:0] lshr_ln708_15_reg_1864;
reg   [9:0] lshr_ln708_16_reg_1869;
reg   [10:0] trunc_ln708_122_reg_1874;
wire   [11:0] add_ln703_4_fu_1047_p2;
reg   [11:0] add_ln703_4_reg_1879;
wire   [10:0] add_ln703_8_fu_1053_p2;
reg   [10:0] add_ln703_8_reg_1884;
wire   [10:0] add_ln703_20_fu_1059_p2;
reg   [10:0] add_ln703_20_reg_1889;
wire   [11:0] add_ln703_24_fu_1065_p2;
reg   [11:0] add_ln703_24_reg_1894;
wire   [11:0] add_ln703_25_fu_1071_p2;
reg   [11:0] add_ln703_25_reg_1899;
wire   [11:0] add_ln703_32_fu_1077_p2;
reg   [11:0] add_ln703_32_reg_1904;
wire   [11:0] add_ln703_34_fu_1083_p2;
reg   [11:0] add_ln703_34_reg_1909;
wire   [10:0] add_ln703_37_fu_1089_p2;
reg   [10:0] add_ln703_37_reg_1914;
wire   [13:0] add_ln703_6_fu_1476_p2;
reg   [13:0] add_ln703_6_reg_1919;
wire    ap_CS_fsm_state2;
wire   [10:0] add_ln703_7_fu_1482_p2;
reg   [10:0] add_ln703_7_reg_1924;
wire   [11:0] add_ln703_9_fu_1491_p2;
reg   [11:0] add_ln703_9_reg_1929;
wire   [12:0] add_ln703_13_fu_1507_p2;
reg   [12:0] add_ln703_13_reg_1934;
wire   [11:0] add_ln703_15_fu_1523_p2;
reg   [11:0] add_ln703_15_reg_1939;
wire   [11:0] add_ln703_17_fu_1529_p2;
reg   [11:0] add_ln703_17_reg_1944;
wire   [11:0] add_ln703_18_fu_1535_p2;
reg   [11:0] add_ln703_18_reg_1949;
wire   [11:0] add_ln703_22_fu_1554_p2;
reg   [11:0] add_ln703_22_reg_1954;
wire   [12:0] add_ln703_26_fu_1566_p2;
reg   [12:0] add_ln703_26_reg_1959;
wire   [10:0] add_ln703_27_fu_1572_p2;
reg   [10:0] add_ln703_27_reg_1964;
wire   [11:0] add_ln703_29_fu_1588_p2;
reg   [11:0] add_ln703_29_reg_1969;
wire   [13:0] add_ln703_36_fu_1620_p2;
reg   [13:0] add_ln703_36_reg_1974;
wire   [12:0] add_ln703_38_fu_1629_p2;
reg   [12:0] add_ln703_38_reg_1979;
wire   [11:0] add_ln703_40_fu_1645_p2;
reg   [11:0] add_ln703_40_reg_1984;
reg   [5:0] ap_port_reg_data_2_V_read;
reg   [5:0] ap_port_reg_data_3_V_read;
reg   [5:0] ap_port_reg_data_6_V_read;
reg   [5:0] ap_port_reg_data_10_V_read;
reg   [5:0] ap_port_reg_data_18_V_read;
reg   [5:0] ap_port_reg_data_19_V_read;
reg   [5:0] ap_port_reg_data_22_V_read;
wire   [5:0] mul_ln1118_fu_260_p0;
wire   [5:0] mul_ln708_fu_261_p0;
wire   [10:0] zext_ln1118_12_fu_608_p1;
wire   [11:0] mul_ln1118_fu_260_p2;
wire   [10:0] shl_ln1118_s_fu_312_p3;
wire   [11:0] zext_ln1118_3_fu_320_p1;
wire   [11:0] sub_ln1118_1_fu_324_p2;
wire   [10:0] zext_ln1118_2_fu_308_p1;
wire   [10:0] sub_ln708_2_fu_340_p2;
wire   [9:0] lshr_ln708_2_fu_346_p4;
wire   [10:0] shl_ln708_1_fu_364_p3;
wire   [10:0] zext_ln708_3_fu_360_p1;
wire   [10:0] sub_ln708_3_fu_372_p2;
wire   [9:0] lshr_ln708_3_fu_378_p4;
wire   [10:0] shl_ln1118_2_fu_396_p3;
wire   [11:0] zext_ln1118_6_fu_404_p1;
wire   [11:0] sub_ln1118_3_fu_408_p2;
wire   [10:0] zext_ln1118_5_fu_392_p1;
wire   [10:0] sub_ln708_4_fu_424_p2;
wire   [9:0] lshr_ln708_4_fu_430_p4;
wire   [10:0] shl_ln708_2_fu_448_p3;
wire   [10:0] zext_ln1118_7_fu_444_p1;
wire   [10:0] sub_ln708_5_fu_456_p2;
wire   [11:0] zext_ln1118_8_fu_472_p1;
wire   [11:0] sub_ln1118_4_fu_476_p2;
wire   [10:0] trunc_ln708_108_fu_482_p4;
wire   [10:0] shl_ln708_3_fu_500_p3;
wire   [10:0] zext_ln1118_9_fu_496_p1;
wire   [10:0] sub_ln708_6_fu_508_p2;
wire   [9:0] lshr_ln708_6_fu_514_p4;
wire   [11:0] zext_ln1118_10_fu_528_p1;
wire   [11:0] sub_ln1118_5_fu_532_p2;
wire   [10:0] trunc_ln708_109_fu_538_p4;
wire   [10:0] shl_ln1118_3_fu_552_p3;
wire   [11:0] zext_ln1118_11_fu_560_p1;
wire   [11:0] sub_ln1118_6_fu_564_p2;
wire   [10:0] shl_ln708_5_fu_584_p3;
wire   [10:0] zext_ln708_9_fu_580_p1;
wire   [10:0] sub_ln708_8_fu_592_p2;
wire   [10:0] shl_ln1118_4_fu_613_p3;
wire   [11:0] zext_ln1118_13_fu_621_p1;
wire   [11:0] sub_ln1118_7_fu_625_p2;
wire   [10:0] sub_ln708_9_fu_641_p2;
wire   [10:0] mul_ln708_fu_261_p2;
wire   [10:0] shl_ln1118_5_fu_667_p3;
wire   [11:0] zext_ln1118_14_fu_675_p1;
wire   [11:0] sub_ln1118_8_fu_679_p2;
wire   [10:0] trunc_ln708_112_fu_685_p4;
wire   [10:0] shl_ln1118_6_fu_699_p3;
wire   [11:0] zext_ln1118_15_fu_707_p1;
wire   [11:0] sub_ln1118_9_fu_711_p2;
wire   [10:0] trunc_ln708_113_fu_717_p4;
wire   [10:0] shl_ln708_9_fu_735_p3;
wire   [10:0] zext_ln1118_20_fu_731_p1;
wire   [10:0] sub_ln708_12_fu_743_p2;
wire   [9:0] lshr_ln708_13_fu_749_p4;
wire   [11:0] zext_ln1118_21_fu_763_p1;
wire   [11:0] sub_ln1118_12_fu_767_p2;
wire   [10:0] trunc_ln708_116_fu_773_p4;
wire   [10:0] shl_ln1118_8_fu_787_p3;
wire   [11:0] zext_ln1118_22_fu_795_p1;
wire   [11:0] sub_ln1118_13_fu_799_p2;
wire   [10:0] trunc_ln708_117_fu_805_p4;
wire   [10:0] shl_ln708_11_fu_823_p3;
wire   [10:0] zext_ln708_19_fu_819_p1;
wire   [10:0] sub_ln708_14_fu_831_p2;
wire   [10:0] shl_ln1118_9_fu_847_p3;
wire   [11:0] zext_ln1118_23_fu_855_p1;
wire   [11:0] sub_ln1118_14_fu_859_p2;
wire   [10:0] trunc_ln708_118_fu_865_p4;
wire   [10:0] shl_ln708_12_fu_883_p3;
wire   [10:0] zext_ln1118_24_fu_879_p1;
wire   [10:0] sub_ln708_15_fu_891_p2;
wire   [11:0] zext_ln1118_25_fu_907_p1;
wire   [11:0] sub_ln1118_15_fu_911_p2;
wire   [10:0] trunc_ln708_119_fu_917_p4;
wire   [10:0] shl_ln708_13_fu_935_p3;
wire   [10:0] zext_ln1118_26_fu_931_p1;
wire   [10:0] sub_ln708_16_fu_943_p2;
wire   [9:0] lshr_ln708_17_fu_949_p4;
wire   [11:0] zext_ln1118_27_fu_963_p1;
wire   [11:0] sub_ln1118_16_fu_967_p2;
wire   [10:0] trunc_ln708_120_fu_973_p4;
wire   [10:0] shl_ln1118_10_fu_987_p3;
wire   [11:0] zext_ln1118_28_fu_995_p1;
wire   [11:0] sub_ln1118_17_fu_999_p2;
wire   [10:0] trunc_ln708_121_fu_1005_p4;
wire   [8:0] shl_ln1118_11_fu_1019_p3;
wire   [11:0] zext_ln1118_29_fu_1027_p1;
wire   [11:0] sub_ln1118_18_fu_1031_p2;
wire  signed [11:0] sext_ln1118_fu_1015_p1;
wire  signed [11:0] sext_ln1116_fu_727_p1;
wire   [10:0] zext_ln708_22_fu_959_p1;
wire   [10:0] zext_ln708_16_fu_759_p1;
wire   [10:0] zext_ln708_7_fu_524_p1;
wire   [10:0] zext_ln708_5_fu_440_p1;
wire  signed [11:0] sext_ln1116_4_fu_875_p1;
wire  signed [11:0] sext_ln1116_3_fu_783_p1;
wire  signed [11:0] sext_ln1116_6_fu_983_p1;
wire  signed [11:0] sext_ln1116_5_fu_927_p1;
wire  signed [11:0] sext_ln203_6_fu_548_p1;
wire  signed [11:0] sext_ln203_5_fu_492_p1;
wire  signed [11:0] sext_ln708_fu_815_p1;
wire  signed [11:0] sext_ln203_9_fu_695_p1;
wire   [10:0] zext_ln708_4_fu_388_p1;
wire   [10:0] zext_ln708_2_fu_356_p1;
wire   [10:0] shl_ln_fu_1101_p3;
wire   [10:0] zext_ln1118_fu_1098_p1;
wire   [10:0] sub_ln708_fu_1108_p2;
wire   [9:0] lshr_ln708_s_fu_1114_p4;
wire   [10:0] shl_ln708_s_fu_1132_p3;
wire   [10:0] zext_ln708_fu_1128_p1;
wire   [10:0] sub_ln708_1_fu_1140_p2;
wire   [9:0] lshr_ln708_1_fu_1146_p4;
wire   [10:0] shl_ln1_fu_1160_p3;
wire   [11:0] zext_ln1118_1_fu_1168_p1;
wire   [11:0] sub_ln1118_fu_1172_p2;
wire   [10:0] trunc_ln708_s_fu_1178_p4;
wire   [10:0] shl_ln1118_1_fu_1195_p3;
wire   [11:0] zext_ln1118_4_fu_1203_p1;
wire   [11:0] sub_ln1118_2_fu_1207_p2;
wire   [10:0] trunc_ln708_106_fu_1213_p4;
wire   [10:0] shl_ln708_4_fu_1237_p3;
wire   [10:0] zext_ln708_8_fu_1233_p1;
wire   [10:0] sub_ln708_7_fu_1245_p2;
wire   [9:0] lshr_ln708_7_fu_1251_p4;
wire   [9:0] shl_ln708_6_fu_1280_p3;
wire   [6:0] shl_ln708_7_fu_1292_p3;
wire   [10:0] zext_ln708_13_fu_1288_p1;
wire   [10:0] zext_ln708_14_fu_1300_p1;
wire   [10:0] sub_ln708_10_fu_1304_p2;
wire   [9:0] lshr_ln708_11_fu_1310_p4;
wire   [10:0] shl_ln1118_7_fu_1324_p3;
wire   [11:0] zext_ln1118_16_fu_1332_p1;
wire   [11:0] sub_ln1118_10_fu_1336_p2;
wire   [10:0] trunc_ln708_114_fu_1342_p4;
wire   [10:0] shl_ln708_8_fu_1360_p3;
wire   [10:0] zext_ln1118_17_fu_1356_p1;
wire   [10:0] sub_ln708_11_fu_1368_p2;
wire   [9:0] lshr_ln708_12_fu_1374_p4;
wire   [11:0] zext_ln1118_19_fu_1388_p1;
wire   [11:0] sub_ln1118_11_fu_1392_p2;
wire   [10:0] trunc_ln708_115_fu_1398_p4;
wire   [10:0] shl_ln708_10_fu_1416_p3;
wire   [10:0] zext_ln708_17_fu_1412_p1;
wire   [10:0] sub_ln708_13_fu_1424_p2;
wire   [9:0] lshr_ln708_14_fu_1430_p4;
wire  signed [11:0] sext_ln203_2_fu_1192_p1;
wire   [11:0] add_ln703_fu_1453_p2;
wire  signed [12:0] sext_ln203_4_fu_1227_p1;
wire  signed [12:0] sext_ln703_7_fu_1463_p1;
wire   [12:0] add_ln703_5_fu_1466_p2;
wire  signed [13:0] sext_ln703_6_fu_1459_p1;
wire  signed [13:0] sext_ln703_8_fu_1472_p1;
wire   [10:0] zext_ln708_15_fu_1320_p1;
wire   [10:0] zext_ln708_6_fu_1230_p1;
wire   [11:0] zext_ln1118_18_fu_1384_p1;
wire   [11:0] zext_ln703_1_fu_1488_p1;
wire  signed [11:0] sext_ln203_8_fu_1271_p1;
wire   [11:0] add_ln703_12_fu_1497_p2;
wire  signed [12:0] sext_ln203_fu_1095_p1;
wire  signed [12:0] sext_ln703_11_fu_1503_p1;
wire   [10:0] zext_ln708_21_fu_1447_p1;
wire   [10:0] add_ln703_14_fu_1513_p2;
wire   [11:0] zext_ln203_fu_1156_p1;
wire  signed [11:0] sext_ln703_13_fu_1519_p1;
wire  signed [11:0] sext_ln203_3_fu_1223_p1;
wire  signed [11:0] sext_ln203_1_fu_1188_p1;
wire  signed [11:0] sext_ln1116_2_fu_1408_p1;
wire  signed [11:0] sext_ln1116_1_fu_1352_p1;
wire   [10:0] zext_ln708_11_fu_1274_p1;
wire   [10:0] add_ln703_21_fu_1544_p2;
wire   [11:0] zext_ln703_4_fu_1541_p1;
wire   [11:0] zext_ln703_5_fu_1550_p1;
wire  signed [12:0] sext_ln703_20_fu_1560_p1;
wire  signed [12:0] sext_ln703_21_fu_1563_p1;
wire   [10:0] zext_ln708_12_fu_1277_p1;
wire   [10:0] zext_ln708_1_fu_1124_p1;
wire   [10:0] zext_ln708_20_fu_1444_p1;
wire   [10:0] add_ln703_28_fu_1578_p2;
wire   [11:0] zext_ln708_18_fu_1440_p1;
wire  signed [11:0] sext_ln703_23_fu_1584_p1;
wire  signed [12:0] sext_ln703_27_fu_1594_p1;
wire   [12:0] add_ln703_33_fu_1597_p2;
wire  signed [12:0] sext_ln203_7_fu_1265_p1;
wire  signed [12:0] sext_ln703_29_fu_1607_p1;
wire   [12:0] add_ln703_35_fu_1610_p2;
wire  signed [13:0] sext_ln703_28_fu_1603_p1;
wire  signed [13:0] sext_ln703_30_fu_1616_p1;
wire  signed [12:0] sext_ln703_fu_1450_p1;
wire   [12:0] zext_ln703_8_fu_1626_p1;
wire   [10:0] zext_ln708_10_fu_1268_p1;
wire   [10:0] add_ln703_39_fu_1635_p2;
wire   [11:0] zext_ln203_1_fu_1261_p1;
wire   [11:0] zext_ln703_9_fu_1641_p1;
wire    ap_CS_fsm_state3;
wire   [12:0] zext_ln703_fu_1654_p1;
wire   [12:0] zext_ln703_2_fu_1657_p1;
wire   [12:0] add_ln703_10_fu_1660_p2;
wire  signed [14:0] sext_ln703_9_fu_1651_p1;
wire   [14:0] zext_ln703_3_fu_1666_p1;
wire   [14:0] add_ln703_11_fu_1670_p2;
wire  signed [13:0] sext_ln703_12_fu_1680_p1;
wire  signed [13:0] sext_ln703_14_fu_1683_p1;
wire   [13:0] acc_1_V_fu_1686_p2;
wire  signed [12:0] sext_ln703_16_fu_1696_p1;
wire  signed [12:0] sext_ln703_17_fu_1699_p1;
wire   [12:0] add_ln703_19_fu_1702_p2;
wire  signed [13:0] sext_ln703_18_fu_1708_p1;
wire   [13:0] zext_ln703_6_fu_1712_p1;
wire   [13:0] acc_2_V_fu_1715_p2;
wire   [12:0] zext_ln703_7_fu_1728_p1;
wire  signed [12:0] sext_ln703_24_fu_1731_p1;
wire   [12:0] add_ln703_30_fu_1734_p2;
wire  signed [13:0] sext_ln703_22_fu_1725_p1;
wire  signed [13:0] sext_ln703_25_fu_1740_p1;
wire   [13:0] acc_3_V_fu_1744_p2;
wire  signed [13:0] sext_ln703_32_fu_1757_p1;
wire   [13:0] zext_ln703_10_fu_1760_p1;
wire   [13:0] add_ln703_41_fu_1763_p2;
wire  signed [14:0] sext_ln703_31_fu_1754_p1;
wire  signed [14:0] sext_ln703_33_fu_1769_p1;
wire   [14:0] acc_4_V_fu_1773_p2;
wire  signed [15:0] sext_ln703_10_fu_1676_p1;
wire  signed [15:0] sext_ln703_15_fu_1692_p1;
wire  signed [15:0] sext_ln703_19_fu_1721_p1;
wire  signed [15:0] sext_ln703_26_fu_1750_p1;
wire  signed [15:0] sext_ln703_34_fu_1779_p1;
reg   [2:0] ap_NS_fsm;
wire   [11:0] mul_ln1118_fu_260_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln703_13_reg_1934 <= add_ln703_13_fu_1507_p2;
        add_ln703_15_reg_1939 <= add_ln703_15_fu_1523_p2;
        add_ln703_17_reg_1944[11 : 4] <= add_ln703_17_fu_1529_p2[11 : 4];
        add_ln703_18_reg_1949[11 : 4] <= add_ln703_18_fu_1535_p2[11 : 4];
        add_ln703_22_reg_1954 <= add_ln703_22_fu_1554_p2;
        add_ln703_26_reg_1959[12 : 4] <= add_ln703_26_fu_1566_p2[12 : 4];
        add_ln703_27_reg_1964 <= add_ln703_27_fu_1572_p2;
        add_ln703_29_reg_1969 <= add_ln703_29_fu_1588_p2;
        add_ln703_36_reg_1974[13 : 4] <= add_ln703_36_fu_1620_p2[13 : 4];
        add_ln703_38_reg_1979 <= add_ln703_38_fu_1629_p2;
        add_ln703_40_reg_1984 <= add_ln703_40_fu_1645_p2;
        add_ln703_6_reg_1919[13 : 4] <= add_ln703_6_fu_1476_p2[13 : 4];
        add_ln703_7_reg_1924 <= add_ln703_7_fu_1482_p2;
        add_ln703_9_reg_1929 <= add_ln703_9_fu_1491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln703_20_reg_1889 <= add_ln703_20_fu_1059_p2;
        add_ln703_24_reg_1894[11 : 4] <= add_ln703_24_fu_1065_p2[11 : 4];
        add_ln703_25_reg_1899[11 : 4] <= add_ln703_25_fu_1071_p2[11 : 4];
        add_ln703_32_reg_1904[11 : 4] <= add_ln703_32_fu_1077_p2[11 : 4];
        add_ln703_34_reg_1909[11 : 4] <= add_ln703_34_fu_1083_p2[11 : 4];
        add_ln703_37_reg_1914 <= add_ln703_37_fu_1089_p2;
        add_ln703_4_reg_1879[11 : 4] <= add_ln703_4_fu_1047_p2[11 : 4];
        add_ln703_8_reg_1884 <= add_ln703_8_fu_1053_p2;
        ap_port_reg_data_10_V_read <= data_10_V_read;
        ap_port_reg_data_18_V_read <= data_18_V_read;
        ap_port_reg_data_19_V_read <= data_19_V_read;
        ap_port_reg_data_22_V_read <= data_22_V_read;
        ap_port_reg_data_2_V_read <= data_2_V_read;
        ap_port_reg_data_3_V_read <= data_3_V_read;
        ap_port_reg_data_6_V_read <= data_6_V_read;
        data_0_V_read_5_reg_1813 <= data_0_V_read;
        lshr_ln708_10_reg_1859 <= {{mul_ln708_fu_261_p2[10:1]}};
        lshr_ln708_15_reg_1864 <= {{sub_ln708_14_fu_831_p2[10:1]}};
        lshr_ln708_16_reg_1869 <= {{sub_ln708_15_fu_891_p2[10:1]}};
        lshr_ln708_5_reg_1834 <= {{sub_ln708_5_fu_456_p2[10:1]}};
        lshr_ln708_8_reg_1844 <= {{sub_ln708_8_fu_592_p2[10:1]}};
        lshr_ln708_9_reg_1854 <= {{sub_ln708_9_fu_641_p2[10:1]}};
        trunc_ln708_105_reg_1824 <= {{sub_ln1118_1_fu_324_p2[11:1]}};
        trunc_ln708_107_reg_1829 <= {{sub_ln1118_3_fu_408_p2[11:1]}};
        trunc_ln708_110_reg_1839 <= {{sub_ln1118_6_fu_564_p2[11:1]}};
        trunc_ln708_111_reg_1849 <= {{sub_ln1118_7_fu_625_p2[11:1]}};
        trunc_ln708_122_reg_1874 <= {{sub_ln1118_18_fu_1031_p2[11:1]}};
        trunc_ln_reg_1819 <= {{mul_ln1118_fu_260_p2[11:1]}};
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_1_V_fu_1686_p2 = ($signed(sext_ln703_12_fu_1680_p1) + $signed(sext_ln703_14_fu_1683_p1));

assign acc_2_V_fu_1715_p2 = ($signed(sext_ln703_18_fu_1708_p1) + $signed(zext_ln703_6_fu_1712_p1));

assign acc_3_V_fu_1744_p2 = ($signed(sext_ln703_22_fu_1725_p1) + $signed(sext_ln703_25_fu_1740_p1));

assign acc_4_V_fu_1773_p2 = ($signed(sext_ln703_31_fu_1754_p1) + $signed(sext_ln703_33_fu_1769_p1));

assign add_ln703_10_fu_1660_p2 = (zext_ln703_fu_1654_p1 + zext_ln703_2_fu_1657_p1);

assign add_ln703_11_fu_1670_p2 = ($signed(sext_ln703_9_fu_1651_p1) + $signed(zext_ln703_3_fu_1666_p1));

assign add_ln703_12_fu_1497_p2 = ($signed(sext_ln203_8_fu_1271_p1) + $signed(sext_ln203_2_fu_1192_p1));

assign add_ln703_13_fu_1507_p2 = ($signed(sext_ln203_fu_1095_p1) + $signed(sext_ln703_11_fu_1503_p1));

assign add_ln703_14_fu_1513_p2 = ($signed(zext_ln708_21_fu_1447_p1) + $signed(11'd1824));

assign add_ln703_15_fu_1523_p2 = ($signed(zext_ln203_fu_1156_p1) + $signed(sext_ln703_13_fu_1519_p1));

assign add_ln703_17_fu_1529_p2 = ($signed(sext_ln203_3_fu_1223_p1) + $signed(sext_ln203_1_fu_1188_p1));

assign add_ln703_18_fu_1535_p2 = ($signed(sext_ln1116_2_fu_1408_p1) + $signed(sext_ln1116_1_fu_1352_p1));

assign add_ln703_19_fu_1702_p2 = ($signed(sext_ln703_16_fu_1696_p1) + $signed(sext_ln703_17_fu_1699_p1));

assign add_ln703_20_fu_1059_p2 = (zext_ln708_7_fu_524_p1 + zext_ln708_5_fu_440_p1);

assign add_ln703_21_fu_1544_p2 = (zext_ln708_11_fu_1274_p1 + 11'd544);

assign add_ln703_22_fu_1554_p2 = (zext_ln703_4_fu_1541_p1 + zext_ln703_5_fu_1550_p1);

assign add_ln703_24_fu_1065_p2 = ($signed(sext_ln1116_4_fu_875_p1) + $signed(sext_ln1116_3_fu_783_p1));

assign add_ln703_25_fu_1071_p2 = ($signed(sext_ln1116_6_fu_983_p1) + $signed(sext_ln1116_5_fu_927_p1));

assign add_ln703_26_fu_1566_p2 = ($signed(sext_ln703_20_fu_1560_p1) + $signed(sext_ln703_21_fu_1563_p1));

assign add_ln703_27_fu_1572_p2 = (zext_ln708_12_fu_1277_p1 + zext_ln708_1_fu_1124_p1);

assign add_ln703_28_fu_1578_p2 = ($signed(zext_ln708_20_fu_1444_p1) + $signed(11'd1856));

assign add_ln703_29_fu_1588_p2 = ($signed(zext_ln708_18_fu_1440_p1) + $signed(sext_ln703_23_fu_1584_p1));

assign add_ln703_30_fu_1734_p2 = ($signed(zext_ln703_7_fu_1728_p1) + $signed(sext_ln703_24_fu_1731_p1));

assign add_ln703_32_fu_1077_p2 = ($signed(sext_ln203_6_fu_548_p1) + $signed(sext_ln203_5_fu_492_p1));

assign add_ln703_33_fu_1597_p2 = ($signed(sext_ln203_4_fu_1227_p1) + $signed(sext_ln703_27_fu_1594_p1));

assign add_ln703_34_fu_1083_p2 = ($signed(sext_ln708_fu_815_p1) + $signed(sext_ln203_9_fu_695_p1));

assign add_ln703_35_fu_1610_p2 = ($signed(sext_ln203_7_fu_1265_p1) + $signed(sext_ln703_29_fu_1607_p1));

assign add_ln703_36_fu_1620_p2 = ($signed(sext_ln703_28_fu_1603_p1) + $signed(sext_ln703_30_fu_1616_p1));

assign add_ln703_37_fu_1089_p2 = (zext_ln708_4_fu_388_p1 + zext_ln708_2_fu_356_p1);

assign add_ln703_38_fu_1629_p2 = ($signed(sext_ln703_fu_1450_p1) + $signed(zext_ln703_8_fu_1626_p1));

assign add_ln703_39_fu_1635_p2 = (zext_ln708_10_fu_1268_p1 + 11'd992);

assign add_ln703_40_fu_1645_p2 = (zext_ln203_1_fu_1261_p1 + zext_ln703_9_fu_1641_p1);

assign add_ln703_41_fu_1763_p2 = ($signed(sext_ln703_32_fu_1757_p1) + $signed(zext_ln703_10_fu_1760_p1));

assign add_ln703_4_fu_1047_p2 = ($signed(sext_ln1118_fu_1015_p1) + $signed(sext_ln1116_fu_727_p1));

assign add_ln703_5_fu_1466_p2 = ($signed(sext_ln203_4_fu_1227_p1) + $signed(sext_ln703_7_fu_1463_p1));

assign add_ln703_6_fu_1476_p2 = ($signed(sext_ln703_6_fu_1459_p1) + $signed(sext_ln703_8_fu_1472_p1));

assign add_ln703_7_fu_1482_p2 = (zext_ln708_15_fu_1320_p1 + zext_ln708_6_fu_1230_p1);

assign add_ln703_8_fu_1053_p2 = (zext_ln708_22_fu_959_p1 + zext_ln708_16_fu_759_p1);

assign add_ln703_9_fu_1491_p2 = (zext_ln1118_18_fu_1384_p1 + zext_ln703_1_fu_1488_p1);

assign add_ln703_fu_1453_p2 = ($signed(sext_ln203_2_fu_1192_p1) + $signed(12'd3328));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_return_0 = sext_ln703_10_fu_1676_p1;

assign ap_return_1 = sext_ln703_15_fu_1692_p1;

assign ap_return_2 = sext_ln703_19_fu_1721_p1;

assign ap_return_3 = sext_ln703_26_fu_1750_p1;

assign ap_return_4 = sext_ln703_34_fu_1779_p1;

assign lshr_ln708_11_fu_1310_p4 = {{sub_ln708_10_fu_1304_p2[10:1]}};

assign lshr_ln708_12_fu_1374_p4 = {{sub_ln708_11_fu_1368_p2[10:1]}};

assign lshr_ln708_13_fu_749_p4 = {{sub_ln708_12_fu_743_p2[10:1]}};

assign lshr_ln708_14_fu_1430_p4 = {{sub_ln708_13_fu_1424_p2[10:1]}};

assign lshr_ln708_17_fu_949_p4 = {{sub_ln708_16_fu_943_p2[10:1]}};

assign lshr_ln708_1_fu_1146_p4 = {{sub_ln708_1_fu_1140_p2[10:1]}};

assign lshr_ln708_2_fu_346_p4 = {{sub_ln708_2_fu_340_p2[10:1]}};

assign lshr_ln708_3_fu_378_p4 = {{sub_ln708_3_fu_372_p2[10:1]}};

assign lshr_ln708_4_fu_430_p4 = {{sub_ln708_4_fu_424_p2[10:1]}};

assign lshr_ln708_6_fu_514_p4 = {{sub_ln708_6_fu_508_p2[10:1]}};

assign lshr_ln708_7_fu_1251_p4 = {{sub_ln708_7_fu_1245_p2[10:1]}};

assign lshr_ln708_s_fu_1114_p4 = {{sub_ln708_fu_1108_p2[10:1]}};

assign mul_ln1118_fu_260_p0 = mul_ln1118_fu_260_p00;

assign mul_ln1118_fu_260_p00 = data_0_V_read;

assign mul_ln1118_fu_260_p2 = ($signed({{1'b0}, {mul_ln1118_fu_260_p0}}) * $signed(-'h1B));

assign mul_ln708_fu_261_p0 = zext_ln1118_12_fu_608_p1;

assign mul_ln708_fu_261_p2 = (mul_ln708_fu_261_p0 * $signed('h1B));

assign sext_ln1116_1_fu_1352_p1 = $signed(trunc_ln708_114_fu_1342_p4);

assign sext_ln1116_2_fu_1408_p1 = $signed(trunc_ln708_115_fu_1398_p4);

assign sext_ln1116_3_fu_783_p1 = $signed(trunc_ln708_116_fu_773_p4);

assign sext_ln1116_4_fu_875_p1 = $signed(trunc_ln708_118_fu_865_p4);

assign sext_ln1116_5_fu_927_p1 = $signed(trunc_ln708_119_fu_917_p4);

assign sext_ln1116_6_fu_983_p1 = $signed(trunc_ln708_120_fu_973_p4);

assign sext_ln1116_fu_727_p1 = $signed(trunc_ln708_113_fu_717_p4);

assign sext_ln1118_fu_1015_p1 = $signed(trunc_ln708_121_fu_1005_p4);

assign sext_ln203_1_fu_1188_p1 = $signed(trunc_ln708_s_fu_1178_p4);

assign sext_ln203_2_fu_1192_p1 = $signed(trunc_ln708_105_reg_1824);

assign sext_ln203_3_fu_1223_p1 = $signed(trunc_ln708_106_fu_1213_p4);

assign sext_ln203_4_fu_1227_p1 = $signed(trunc_ln708_107_reg_1829);

assign sext_ln203_5_fu_492_p1 = $signed(trunc_ln708_108_fu_482_p4);

assign sext_ln203_6_fu_548_p1 = $signed(trunc_ln708_109_fu_538_p4);

assign sext_ln203_7_fu_1265_p1 = $signed(trunc_ln708_110_reg_1839);

assign sext_ln203_8_fu_1271_p1 = $signed(trunc_ln708_111_reg_1849);

assign sext_ln203_9_fu_695_p1 = $signed(trunc_ln708_112_fu_685_p4);

assign sext_ln203_fu_1095_p1 = $signed(trunc_ln_reg_1819);

assign sext_ln703_10_fu_1676_p1 = $signed(add_ln703_11_fu_1670_p2);

assign sext_ln703_11_fu_1503_p1 = $signed(add_ln703_12_fu_1497_p2);

assign sext_ln703_12_fu_1680_p1 = $signed(add_ln703_13_reg_1934);

assign sext_ln703_13_fu_1519_p1 = $signed(add_ln703_14_fu_1513_p2);

assign sext_ln703_14_fu_1683_p1 = $signed(add_ln703_15_reg_1939);

assign sext_ln703_15_fu_1692_p1 = $signed(acc_1_V_fu_1686_p2);

assign sext_ln703_16_fu_1696_p1 = $signed(add_ln703_17_reg_1944);

assign sext_ln703_17_fu_1699_p1 = $signed(add_ln703_18_reg_1949);

assign sext_ln703_18_fu_1708_p1 = $signed(add_ln703_19_fu_1702_p2);

assign sext_ln703_19_fu_1721_p1 = $signed(acc_2_V_fu_1715_p2);

assign sext_ln703_20_fu_1560_p1 = $signed(add_ln703_24_reg_1894);

assign sext_ln703_21_fu_1563_p1 = $signed(add_ln703_25_reg_1899);

assign sext_ln703_22_fu_1725_p1 = $signed(add_ln703_26_reg_1959);

assign sext_ln703_23_fu_1584_p1 = $signed(add_ln703_28_fu_1578_p2);

assign sext_ln703_24_fu_1731_p1 = $signed(add_ln703_29_reg_1969);

assign sext_ln703_25_fu_1740_p1 = $signed(add_ln703_30_fu_1734_p2);

assign sext_ln703_26_fu_1750_p1 = $signed(acc_3_V_fu_1744_p2);

assign sext_ln703_27_fu_1594_p1 = $signed(add_ln703_32_reg_1904);

assign sext_ln703_28_fu_1603_p1 = $signed(add_ln703_33_fu_1597_p2);

assign sext_ln703_29_fu_1607_p1 = $signed(add_ln703_34_reg_1909);

assign sext_ln703_30_fu_1616_p1 = $signed(add_ln703_35_fu_1610_p2);

assign sext_ln703_31_fu_1754_p1 = $signed(add_ln703_36_reg_1974);

assign sext_ln703_32_fu_1757_p1 = $signed(add_ln703_38_reg_1979);

assign sext_ln703_33_fu_1769_p1 = $signed(add_ln703_41_fu_1763_p2);

assign sext_ln703_34_fu_1779_p1 = $signed(acc_4_V_fu_1773_p2);

assign sext_ln703_6_fu_1459_p1 = $signed(add_ln703_fu_1453_p2);

assign sext_ln703_7_fu_1463_p1 = $signed(add_ln703_4_reg_1879);

assign sext_ln703_8_fu_1472_p1 = $signed(add_ln703_5_fu_1466_p2);

assign sext_ln703_9_fu_1651_p1 = $signed(add_ln703_6_reg_1919);

assign sext_ln703_fu_1450_p1 = $signed(trunc_ln708_122_reg_1874);

assign sext_ln708_fu_815_p1 = $signed(trunc_ln708_117_fu_805_p4);

assign shl_ln1118_10_fu_987_p3 = {{data_31_V_read}, {5'd0}};

assign shl_ln1118_11_fu_1019_p3 = {{data_31_V_read}, {3'd0}};

assign shl_ln1118_1_fu_1195_p3 = {{ap_port_reg_data_6_V_read}, {5'd0}};

assign shl_ln1118_2_fu_396_p3 = {{data_7_V_read}, {5'd0}};

assign shl_ln1118_3_fu_552_p3 = {{data_12_V_read}, {5'd0}};

assign shl_ln1118_4_fu_613_p3 = {{data_15_V_read}, {5'd0}};

assign shl_ln1118_5_fu_667_p3 = {{data_16_V_read}, {5'd0}};

assign shl_ln1118_6_fu_699_p3 = {{data_17_V_read}, {5'd0}};

assign shl_ln1118_7_fu_1324_p3 = {{ap_port_reg_data_18_V_read}, {5'd0}};

assign shl_ln1118_8_fu_787_p3 = {{data_21_V_read}, {5'd0}};

assign shl_ln1118_9_fu_847_p3 = {{data_25_V_read}, {5'd0}};

assign shl_ln1118_s_fu_312_p3 = {{data_4_V_read}, {5'd0}};

assign shl_ln1_fu_1160_p3 = {{ap_port_reg_data_3_V_read}, {5'd0}};

assign shl_ln708_10_fu_1416_p3 = {{ap_port_reg_data_22_V_read}, {5'd0}};

assign shl_ln708_11_fu_823_p3 = {{data_24_V_read}, {5'd0}};

assign shl_ln708_12_fu_883_p3 = {{data_26_V_read}, {5'd0}};

assign shl_ln708_13_fu_935_p3 = {{data_29_V_read}, {5'd0}};

assign shl_ln708_1_fu_364_p3 = {{data_5_V_read}, {5'd0}};

assign shl_ln708_2_fu_448_p3 = {{data_8_V_read}, {5'd0}};

assign shl_ln708_3_fu_500_p3 = {{data_9_V_read}, {5'd0}};

assign shl_ln708_4_fu_1237_p3 = {{ap_port_reg_data_10_V_read}, {5'd0}};

assign shl_ln708_5_fu_584_p3 = {{data_13_V_read}, {5'd0}};

assign shl_ln708_6_fu_1280_p3 = {{ap_port_reg_data_18_V_read}, {4'd0}};

assign shl_ln708_7_fu_1292_p3 = {{ap_port_reg_data_18_V_read}, {1'd0}};

assign shl_ln708_8_fu_1360_p3 = {{ap_port_reg_data_19_V_read}, {5'd0}};

assign shl_ln708_9_fu_735_p3 = {{data_20_V_read}, {5'd0}};

assign shl_ln708_s_fu_1132_p3 = {{ap_port_reg_data_2_V_read}, {5'd0}};

assign shl_ln_fu_1101_p3 = {{data_0_V_read_5_reg_1813}, {5'd0}};

assign sub_ln1118_10_fu_1336_p2 = (12'd0 - zext_ln1118_16_fu_1332_p1);

assign sub_ln1118_11_fu_1392_p2 = (12'd0 - zext_ln1118_19_fu_1388_p1);

assign sub_ln1118_12_fu_767_p2 = (12'd0 - zext_ln1118_21_fu_763_p1);

assign sub_ln1118_13_fu_799_p2 = (12'd0 - zext_ln1118_22_fu_795_p1);

assign sub_ln1118_14_fu_859_p2 = (12'd0 - zext_ln1118_23_fu_855_p1);

assign sub_ln1118_15_fu_911_p2 = (12'd0 - zext_ln1118_25_fu_907_p1);

assign sub_ln1118_16_fu_967_p2 = (12'd0 - zext_ln1118_27_fu_963_p1);

assign sub_ln1118_17_fu_999_p2 = (12'd0 - zext_ln1118_28_fu_995_p1);

assign sub_ln1118_18_fu_1031_p2 = (zext_ln1118_29_fu_1027_p1 - zext_ln1118_28_fu_995_p1);

assign sub_ln1118_1_fu_324_p2 = (12'd0 - zext_ln1118_3_fu_320_p1);

assign sub_ln1118_2_fu_1207_p2 = (12'd0 - zext_ln1118_4_fu_1203_p1);

assign sub_ln1118_3_fu_408_p2 = (12'd0 - zext_ln1118_6_fu_404_p1);

assign sub_ln1118_4_fu_476_p2 = (12'd0 - zext_ln1118_8_fu_472_p1);

assign sub_ln1118_5_fu_532_p2 = (12'd0 - zext_ln1118_10_fu_528_p1);

assign sub_ln1118_6_fu_564_p2 = (12'd0 - zext_ln1118_11_fu_560_p1);

assign sub_ln1118_7_fu_625_p2 = (12'd0 - zext_ln1118_13_fu_621_p1);

assign sub_ln1118_8_fu_679_p2 = (12'd0 - zext_ln1118_14_fu_675_p1);

assign sub_ln1118_9_fu_711_p2 = (12'd0 - zext_ln1118_15_fu_707_p1);

assign sub_ln1118_fu_1172_p2 = (12'd0 - zext_ln1118_1_fu_1168_p1);

assign sub_ln708_10_fu_1304_p2 = (zext_ln708_13_fu_1288_p1 - zext_ln708_14_fu_1300_p1);

assign sub_ln708_11_fu_1368_p2 = (shl_ln708_8_fu_1360_p3 - zext_ln1118_17_fu_1356_p1);

assign sub_ln708_12_fu_743_p2 = (shl_ln708_9_fu_735_p3 - zext_ln1118_20_fu_731_p1);

assign sub_ln708_13_fu_1424_p2 = (shl_ln708_10_fu_1416_p3 - zext_ln708_17_fu_1412_p1);

assign sub_ln708_14_fu_831_p2 = (shl_ln708_11_fu_823_p3 - zext_ln708_19_fu_819_p1);

assign sub_ln708_15_fu_891_p2 = (shl_ln708_12_fu_883_p3 - zext_ln1118_24_fu_879_p1);

assign sub_ln708_16_fu_943_p2 = (shl_ln708_13_fu_935_p3 - zext_ln1118_26_fu_931_p1);

assign sub_ln708_1_fu_1140_p2 = (shl_ln708_s_fu_1132_p3 - zext_ln708_fu_1128_p1);

assign sub_ln708_2_fu_340_p2 = (shl_ln1118_s_fu_312_p3 - zext_ln1118_2_fu_308_p1);

assign sub_ln708_3_fu_372_p2 = (shl_ln708_1_fu_364_p3 - zext_ln708_3_fu_360_p1);

assign sub_ln708_4_fu_424_p2 = (shl_ln1118_2_fu_396_p3 - zext_ln1118_5_fu_392_p1);

assign sub_ln708_5_fu_456_p2 = (shl_ln708_2_fu_448_p3 - zext_ln1118_7_fu_444_p1);

assign sub_ln708_6_fu_508_p2 = (shl_ln708_3_fu_500_p3 - zext_ln1118_9_fu_496_p1);

assign sub_ln708_7_fu_1245_p2 = (shl_ln708_4_fu_1237_p3 - zext_ln708_8_fu_1233_p1);

assign sub_ln708_8_fu_592_p2 = (shl_ln708_5_fu_584_p3 - zext_ln708_9_fu_580_p1);

assign sub_ln708_9_fu_641_p2 = (shl_ln1118_4_fu_613_p3 - zext_ln1118_12_fu_608_p1);

assign sub_ln708_fu_1108_p2 = (shl_ln_fu_1101_p3 - zext_ln1118_fu_1098_p1);

assign trunc_ln708_106_fu_1213_p4 = {{sub_ln1118_2_fu_1207_p2[11:1]}};

assign trunc_ln708_108_fu_482_p4 = {{sub_ln1118_4_fu_476_p2[11:1]}};

assign trunc_ln708_109_fu_538_p4 = {{sub_ln1118_5_fu_532_p2[11:1]}};

assign trunc_ln708_112_fu_685_p4 = {{sub_ln1118_8_fu_679_p2[11:1]}};

assign trunc_ln708_113_fu_717_p4 = {{sub_ln1118_9_fu_711_p2[11:1]}};

assign trunc_ln708_114_fu_1342_p4 = {{sub_ln1118_10_fu_1336_p2[11:1]}};

assign trunc_ln708_115_fu_1398_p4 = {{sub_ln1118_11_fu_1392_p2[11:1]}};

assign trunc_ln708_116_fu_773_p4 = {{sub_ln1118_12_fu_767_p2[11:1]}};

assign trunc_ln708_117_fu_805_p4 = {{sub_ln1118_13_fu_799_p2[11:1]}};

assign trunc_ln708_118_fu_865_p4 = {{sub_ln1118_14_fu_859_p2[11:1]}};

assign trunc_ln708_119_fu_917_p4 = {{sub_ln1118_15_fu_911_p2[11:1]}};

assign trunc_ln708_120_fu_973_p4 = {{sub_ln1118_16_fu_967_p2[11:1]}};

assign trunc_ln708_121_fu_1005_p4 = {{sub_ln1118_17_fu_999_p2[11:1]}};

assign trunc_ln708_s_fu_1178_p4 = {{sub_ln1118_fu_1172_p2[11:1]}};

assign zext_ln1118_10_fu_528_p1 = shl_ln708_3_fu_500_p3;

assign zext_ln1118_11_fu_560_p1 = shl_ln1118_3_fu_552_p3;

assign zext_ln1118_12_fu_608_p1 = data_15_V_read;

assign zext_ln1118_13_fu_621_p1 = shl_ln1118_4_fu_613_p3;

assign zext_ln1118_14_fu_675_p1 = shl_ln1118_5_fu_667_p3;

assign zext_ln1118_15_fu_707_p1 = shl_ln1118_6_fu_699_p3;

assign zext_ln1118_16_fu_1332_p1 = shl_ln1118_7_fu_1324_p3;

assign zext_ln1118_17_fu_1356_p1 = ap_port_reg_data_19_V_read;

assign zext_ln1118_18_fu_1384_p1 = lshr_ln708_12_fu_1374_p4;

assign zext_ln1118_19_fu_1388_p1 = shl_ln708_8_fu_1360_p3;

assign zext_ln1118_1_fu_1168_p1 = shl_ln1_fu_1160_p3;

assign zext_ln1118_20_fu_731_p1 = data_20_V_read;

assign zext_ln1118_21_fu_763_p1 = shl_ln708_9_fu_735_p3;

assign zext_ln1118_22_fu_795_p1 = shl_ln1118_8_fu_787_p3;

assign zext_ln1118_23_fu_855_p1 = shl_ln1118_9_fu_847_p3;

assign zext_ln1118_24_fu_879_p1 = data_26_V_read;

assign zext_ln1118_25_fu_907_p1 = shl_ln708_12_fu_883_p3;

assign zext_ln1118_26_fu_931_p1 = data_29_V_read;

assign zext_ln1118_27_fu_963_p1 = shl_ln708_13_fu_935_p3;

assign zext_ln1118_28_fu_995_p1 = shl_ln1118_10_fu_987_p3;

assign zext_ln1118_29_fu_1027_p1 = shl_ln1118_11_fu_1019_p3;

assign zext_ln1118_2_fu_308_p1 = data_4_V_read;

assign zext_ln1118_3_fu_320_p1 = shl_ln1118_s_fu_312_p3;

assign zext_ln1118_4_fu_1203_p1 = shl_ln1118_1_fu_1195_p3;

assign zext_ln1118_5_fu_392_p1 = data_7_V_read;

assign zext_ln1118_6_fu_404_p1 = shl_ln1118_2_fu_396_p3;

assign zext_ln1118_7_fu_444_p1 = data_8_V_read;

assign zext_ln1118_8_fu_472_p1 = shl_ln708_2_fu_448_p3;

assign zext_ln1118_9_fu_496_p1 = data_9_V_read;

assign zext_ln1118_fu_1098_p1 = data_0_V_read_5_reg_1813;

assign zext_ln203_1_fu_1261_p1 = lshr_ln708_7_fu_1251_p4;

assign zext_ln203_fu_1156_p1 = lshr_ln708_1_fu_1146_p4;

assign zext_ln703_10_fu_1760_p1 = add_ln703_40_reg_1984;

assign zext_ln703_1_fu_1488_p1 = add_ln703_8_reg_1884;

assign zext_ln703_2_fu_1657_p1 = add_ln703_9_reg_1929;

assign zext_ln703_3_fu_1666_p1 = add_ln703_10_fu_1660_p2;

assign zext_ln703_4_fu_1541_p1 = add_ln703_20_reg_1889;

assign zext_ln703_5_fu_1550_p1 = add_ln703_21_fu_1544_p2;

assign zext_ln703_6_fu_1712_p1 = add_ln703_22_reg_1954;

assign zext_ln703_7_fu_1728_p1 = add_ln703_27_reg_1964;

assign zext_ln703_8_fu_1626_p1 = add_ln703_37_reg_1914;

assign zext_ln703_9_fu_1641_p1 = add_ln703_39_fu_1635_p2;

assign zext_ln703_fu_1654_p1 = add_ln703_7_reg_1924;

assign zext_ln708_10_fu_1268_p1 = lshr_ln708_8_reg_1844;

assign zext_ln708_11_fu_1274_p1 = lshr_ln708_9_reg_1854;

assign zext_ln708_12_fu_1277_p1 = lshr_ln708_10_reg_1859;

assign zext_ln708_13_fu_1288_p1 = shl_ln708_6_fu_1280_p3;

assign zext_ln708_14_fu_1300_p1 = shl_ln708_7_fu_1292_p3;

assign zext_ln708_15_fu_1320_p1 = lshr_ln708_11_fu_1310_p4;

assign zext_ln708_16_fu_759_p1 = lshr_ln708_13_fu_749_p4;

assign zext_ln708_17_fu_1412_p1 = ap_port_reg_data_22_V_read;

assign zext_ln708_18_fu_1440_p1 = lshr_ln708_14_fu_1430_p4;

assign zext_ln708_19_fu_819_p1 = data_24_V_read;

assign zext_ln708_1_fu_1124_p1 = lshr_ln708_s_fu_1114_p4;

assign zext_ln708_20_fu_1444_p1 = lshr_ln708_15_reg_1864;

assign zext_ln708_21_fu_1447_p1 = lshr_ln708_16_reg_1869;

assign zext_ln708_22_fu_959_p1 = lshr_ln708_17_fu_949_p4;

assign zext_ln708_2_fu_356_p1 = lshr_ln708_2_fu_346_p4;

assign zext_ln708_3_fu_360_p1 = data_5_V_read;

assign zext_ln708_4_fu_388_p1 = lshr_ln708_3_fu_378_p4;

assign zext_ln708_5_fu_440_p1 = lshr_ln708_4_fu_430_p4;

assign zext_ln708_6_fu_1230_p1 = lshr_ln708_5_reg_1834;

assign zext_ln708_7_fu_524_p1 = lshr_ln708_6_fu_514_p4;

assign zext_ln708_8_fu_1233_p1 = ap_port_reg_data_10_V_read;

assign zext_ln708_9_fu_580_p1 = data_13_V_read;

assign zext_ln708_fu_1128_p1 = ap_port_reg_data_2_V_read;

always @ (posedge ap_clk) begin
    add_ln703_4_reg_1879[3:0] <= 4'b0000;
    add_ln703_24_reg_1894[3:0] <= 4'b0000;
    add_ln703_25_reg_1899[3:0] <= 4'b0000;
    add_ln703_32_reg_1904[3:0] <= 4'b0000;
    add_ln703_34_reg_1909[3:0] <= 4'b0000;
    add_ln703_6_reg_1919[3:0] <= 4'b0000;
    add_ln703_17_reg_1944[3:0] <= 4'b0000;
    add_ln703_18_reg_1949[3:0] <= 4'b0000;
    add_ln703_26_reg_1959[3:0] <= 4'b0000;
    add_ln703_36_reg_1974[3:0] <= 4'b0000;
end

endmodule //dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0
