<?xml version="1.0" encoding="UTF-8" ?><!-- Created from PDF via Acrobat SaveAsXML --><!-- Mapping Table version: 28-February-2003 --><TaggedPDF-doc><?xpacket begin='﻿' id='W5M0MpCehiHzreSzNTczkc9d'?><?xpacket begin="﻿" id="W5M0MpCehiHzreSzNTczkc9d"?>
<x:xmpmeta xmlns:x="adobe:ns:meta/" x:xmptk="Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26        ">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
      <rdf:Description rdf:about=""
            xmlns:dc="http://purl.org/dc/elements/1.1/">
         <dc:format>xml</dc:format>
         <dc:creator>
            <rdf:Seq>
               <rdf:li>Tomasz Krzyzak</rdf:li>
            </rdf:Seq>
         </dc:creator>
         <dc:description>
            <rdf:Alt>
               <rdf:li xml:lang="x-default">Datasheet</rdf:li>
            </rdf:Alt>
         </dc:description>
         <dc:title>
            <rdf:Alt>
               <rdf:li xml:lang="x-default">DFPSQRT- Floating Point Square Root</rdf:li>
            </rdf:Alt>
         </dc:title>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:xmp="http://ns.adobe.com/xap/1.0/">
         <xmp:CreateDate>2011-11-07T15:09:10+01:00</xmp:CreateDate>
         <xmp:CreatorTool>Microsoft® Word 2010 w wersji próbnej</xmp:CreatorTool>
         <xmp:ModifyDate>2011-11-07T15:09:10+01:00</xmp:ModifyDate>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
         <pdf:Producer>Microsoft® Word 2010 w wersji próbnej</pdf:Producer>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end="w"?><?xpacket end='r'?><Part><H1> </H1><H1>DFPSQRT </H1><H1> </H1><H1>Floating Point Pipelined Square Root Unit </H1><H1>v. 2.80 </H1><P> </P><P>OVERVIEW </P><P> </P><P>The DFPSQRT uses the pipelined mathematics algorithm, to compute square root function. The input number format conforms to IEEE-754 standard. DFPSQRT supports single precision real numbers. SQRT operation can be pipelined up to 9 levels. Input data are fed every clock cycle. The first result appears after 8 clock periods laten-cy and next results are available each clock cycle. Precision and accuracy are parameterized. </P><P> </P><P>APPLICATION </P><P> </P><L><LI><LBody>● Math coprocessors </LBody></LI><LI><LBody>● DSP algorithms </LBody></LI><LI><LBody>● Embedded arithmetic coprocessor </LBody></LI><LI><LBody>● Data processing &amp; control </LBody></LI></L><P> </P><P>KEY FEATURES </P><P> </P><L><LI><LBody>● Full IEEE-754 compliance </LBody></LI><LI><LBody>● Single precision real format support </LBody></LI><LI><LBody>● Simple interface </LBody></LI><LI><LBody>● No programming required </LBody></LI><LI><LBody>● 8 levels pipelining  </LBody></LI><LI><LBody>● 24-bit accuracy, 6 fractional decimal digits </LBody></LI><LI><LBody>● Results available at every clock </LBody></LI><LI><LBody>● Fully configurable </LBody></LI><LI><LBody>● Fully synthesizable, static synchronous design with no internal tri-states </LBody></LI></L><P>  </P><P>DELIVERABLES </P><P> </P><L><LI><LBody>♦ Source code: </LBody></LI><LI><LBody>● VHDL Source Code or/and </LBody></LI><LI><LBody>● VERILOG Source Code or/and </LBody></LI><LI><LBody>● FPGA netlist  </LBody></LI><LI><LBody>♦ VHDL &amp; VERILOG test bench environment </LBody></LI><LI><LBody>● Active-HDL automatic simulation macros </LBody></LI><LI><LBody>● ModelSim automatic simulation macros </LBody></LI><LI><LBody>● NCSim automatic simulation macros </LBody></LI><LI><LBody>● Tests with reference responses </LBody></LI><LI><LBody>♦ Technical documentation </LBody></LI><LI><LBody>● Installation notes </LBody></LI><LI><LBody>● HDL core specification </LBody></LI><LI><LBody>● Datasheet </LBody></LI><LI><LBody>♦ Synthesis scripts </LBody></LI><LI><LBody>♦ Example application </LBody></LI><LI><LBody>♦ Technical support </LBody></LI><LI><LBody>● IP Core implementation support </LBody></LI><LI><LBody>● 3 months maintenance </LBody></LI><LI><LBody>● Delivery the IP Core updates, minor  and major versions changes </LBody></LI><LI><LBody>● Delivery the documentation updates </LBody></LI><LI><LBody>● Phone &amp; email support </LBody></LI></L><P> </P><P>LICENSING </P><P> </P><P>Comprehensible and clearly defined licensing methods, without royalty-per-chip fees, make us-ing of IP Core easy and simple. </P><P>Single Site license option – it is dedicated for small and middle sized companies, running their busi-ness at one location. </P><P>Multi Sites license option – it is dedicated for corporate customers, running their business at several places. Licensed product can be used in selected company branches. In all cases, number of IP Core instantiation within a project and number of manufactured chips are unlimited. The license is royalty-per-chip free. There is no restrictions regarding the time of use. </P><P>There are two formats of delivered IP Core </P><L><LI><LBody>● VHDL, Verilog RTL synthesizable source code called HDL Source </LBody></LI><LI><LBody>● FPGA EDIF/NGO/NGD/QXP/VQM called Netlist </LBody></LI></L><P> </P><P>SYMBOL </P><P> </P><P> <InlineShape Alt="">datai(31:0)datao(31:0)enrstclkofoufoifo</InlineShape></P><P> </P><P>PINS DESCRIPTION </P><P> </P><Table><TR><TD><P>PIN </P></TD><TD><P>TYPE </P></TD><TD><P>DESCRIPTION </P></TD></TR><TR><TD><P> clk </P></TD><TD><P>Input </P></TD><TD><P> Global system clock </P></TD></TR><TR><TD><P> rst </P></TD><TD><P>Input </P></TD><TD><P> Global system reset </P></TD></TR><TR><TD><P> en </P></TD><TD><P>Input </P></TD><TD><P> Enable computing </P></TD></TR><TR><TD><P> datai[31:0] </P></TD><TD><P>Input </P></TD><TD><P> Data bus input </P></TD></TR><TR><TD><P> datao[31:0] </P></TD><TD><P>Output </P></TD><TD><P> Data bus output </P></TD></TR><TR><TD><P> ofo </P></TD><TD><P>Output </P></TD><TD><P> Overflow flag </P></TD></TR><TR><TD><P> ufo </P></TD><TD><P>Output </P></TD><TD><P> Underflow flag </P></TD></TR><TR><TD><P> ifo </P></TD><TD><P>Output </P></TD><TD><P> Invalid result flag </P></TD></TR></Table><P> </P><P> </P><P> </P><P> </P><P> </P><P>BLOCK DIAGRAM </P><P> </P><P>  <InlineShape Alt="">datai(31:0)datao(31:0)enrstclkofoufoifoArgumentCheckerMain FPPipelined UnitResultComposer</InlineShape></P><P> </P><P>Arguments Checker - performs input data analysis against IEEE-754 number standard compliance. The appropriate numbers and information about the input data classes, are given as the results to Main FP Pipelined Unit. </P><P> </P><P>Main FP Pipelined Unit - performs floating point square root function. Gives the complex infor-mation about the results, to Result Composer module. </P><P> </P><P>Result Composer - performs result rounding func-tion, data alignment to IEEE-754 standard, and the final flags setting. </P><P> </P><P>PERFORMANCE </P><P> </P><P>The following table gives a survey about the Core area and performance in the ASIC devices : </P><P> </P><Table><TR><TD><P>Device </P></TD><TD><P>Optimization </P></TD><TD><P>Gates </P></TD><TD><P>Fmax </P></TD></TR><TR><TD><P>0.25u typical </P></TD><TD><P>area </P></TD><TD><P>2950 </P></TD><TD><P>100 MHz </P></TD></TR><TR><TD/><TD><P>speed </P></TD><TD><P>6900 </P></TD><TD><P>220 MHz </P></TD></TR><TR><TD><P>0.18u typical </P></TD><TD><P>area </P></TD><TD><P>2900 </P></TD><TD><P>150 MHz </P></TD></TR><TR><TD/><TD><P>speed </P></TD><TD><P>6150 </P></TD><TD><P>350 MHz </P></TD></TR></Table><P>Core performance in ASIC devices </P><P> </P><P>CONTACT </P><P>For any modification or special request, please  </P><P>contact Digital Core Design or local distributors. </P><P> </P><P>Headquarters: </P><P>Wroclawska 94 </P><P>41-902 Bytom, POLAND </P><P>e-mail: : <Link>info@dcd.pl</Link> </P><P>tel.     : +48 32 282 82 66 </P><P>fax     : +48 32 282 74 37 </P><P>Distributors: </P><P>Please check: http://dcd.pl/sales/ </P><P> </P></Part></TaggedPDF-doc>