The top level of this project is a schematic file from Xilinx ISE.
