
---------- Begin Simulation Statistics ----------
final_tick                                20684884375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    286                       # Simulator instruction rate (inst/s)
host_mem_usage                                8375488                       # Number of bytes of host memory used
host_op_rate                                      293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26278.49                       # Real time elapsed on the host
host_tick_rate                                 643338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7505789                       # Number of instructions simulated
sim_ops                                       7698715                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016906                       # Number of seconds simulated
sim_ticks                                 16905964375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.290112                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  297519                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               305806                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                428                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2976                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            303736                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2543                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3484                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              941                       # Number of indirect misses.
system.cpu.branchPred.lookups                  323591                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6715                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          611                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1902260                       # Number of instructions committed
system.cpu.committedOps                       1929862                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.372817                       # CPI: cycles per instruction
system.cpu.discardedOps                          8375                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             969344                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72722                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           585655                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1993236                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296488                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      410                       # number of quiesce instructions executed
system.cpu.numCycles                          6415974                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       410                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1258642     65.22%     65.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                    945      0.05%     65.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73479      3.81%     69.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                596796     30.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1929862                       # Class of committed instruction
system.cpu.quiesceCycles                     20633569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4422738                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        548353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              180946                       # Transaction distribution
system.membus.trans_dist::ReadResp             181427                       # Transaction distribution
system.membus.trans_dist::WriteReq              97097                       # Transaction distribution
system.membus.trans_dist::WriteResp             97097                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          202                       # Transaction distribution
system.membus.trans_dist::WriteClean               53                       # Transaction distribution
system.membus.trans_dist::CleanEvict              176                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            279                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           202                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       273693                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        273693                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       548299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       557044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       547386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       547386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1105073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        34752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        49056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17516012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17516012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17582924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            826159                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000046                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006782                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  826121    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      38      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              826159                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1380216261                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8814625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              597906                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1713500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6530420                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1094698370                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1416750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       220672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       220672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       398797                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       398797                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1097728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1122304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1238938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17563648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17956864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     19721124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2042863500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1668673066                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1061581000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3876502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2907376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3876502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10660380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3876502                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2907376                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6783878                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3876502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6783878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6783878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17444258                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2907376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6783878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9691254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2907376                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       999647                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3907023                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2907376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9691254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       999647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13598278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       180509                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       180509                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        93184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        93184                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       536576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       547386                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17170432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17516012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       337771                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       337771    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       337771                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    765808875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    995716000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1902079011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15506007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23259010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1940844028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38765017                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38824168                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77589185                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1940844028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54330175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23259010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2018433213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5636096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21692416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11927552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20447232                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       176128                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4061184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       372736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2502656                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34888515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    914854406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    333379148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1283122070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    503945224                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    705523313                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1209468537                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34888515                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1418799630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1038902461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2492590607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17856                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17856                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          279                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          297                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1056195                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68142                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1124337                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1056195                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1056195                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1056195                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68142                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1124337                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11534336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11570668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5636096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5980096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          255                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        88064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93439                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    682264303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       999647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1090266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             684413367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         965340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15506007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    333379148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3876502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            353726996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         965340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15565158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1015643451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3876502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       999647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1090266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038140363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    268103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448805250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          241                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          241                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              329863                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99608                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93439                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5837676290                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  903055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10578715040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32321.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58571.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       141                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   168486                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  159415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    282                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.795033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.835009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.528163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          427      2.30%      2.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          370      1.99%      4.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          332      1.78%      6.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          200      1.08%      7.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          472      2.54%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          238      1.28%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          313      1.68%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          257      1.38%     14.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15994     85.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18603                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     749.452282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1125.500148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           151     62.66%     62.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.41%     63.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           28     11.62%     74.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.41%     75.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.83%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     17.01%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.90%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.41%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.41%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      3.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           241                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     387.738589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    111.405496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    470.316323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            121     50.21%     50.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      4.98%     55.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      3.73%     58.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      2.07%     61.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.41%     61.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      2.49%     63.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.41%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.41%     64.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.41%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      3.73%     68.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           75     31.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           241                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11559104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5980480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11570668                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5980096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       683.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       353.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    684.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    353.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16905843125                       # Total gap between requests
system.mem_ctrls.avgGap                      61647.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11522496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5635136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59150.722065803478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 681563958.400332331657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 999647.202912078821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1086480.462904678425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1044838.354570352705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15506006.885217988864                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 333322363.339003562927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3876501.721304497216                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       180224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          255                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        88064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1553900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10545322850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19944495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11893795                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10615682625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2960134500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 283617340750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3168984500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77695.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58512.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     75262.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41297.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41630127.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    722689.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3220582.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3094711.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12668845870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    914550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3324074505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 820                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     31453988.109756                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    179174733.168544                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          410    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1743000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7788749250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  12896135125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1003192                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1003192                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1003192                       # number of overall hits
system.cpu.icache.overall_hits::total         1003192                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          279                       # number of overall misses
system.cpu.icache.overall_misses::total           279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12157500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12157500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12157500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12157500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1003471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1003471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1003471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1003471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000278                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000278                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000278                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000278                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43575.268817                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43575.268817                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43575.268817                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43575.268817                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11719875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11719875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11719875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11719875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000278                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000278                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000278                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000278                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42006.720430                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42006.720430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42006.720430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42006.720430                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1003192                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1003192                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12157500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12157500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1003471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1003471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43575.268817                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43575.268817                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11719875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11719875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42006.720430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42006.720430                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.190437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7555.658824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   367.190437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.717169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.717169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2007221                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2007221                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       117742                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           117742                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       117742                       # number of overall hits
system.cpu.dcache.overall_hits::total          117742                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          399                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          399                       # number of overall misses
system.cpu.dcache.overall_misses::total           399                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29647625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29647625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29647625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29647625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       118141                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       118141                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       118141                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       118141                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003377                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003377                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003377                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003377                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74304.824561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74304.824561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74304.824561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74304.824561                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          202                       # number of writebacks
system.cpu.dcache.writebacks::total               202                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           93                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           93                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          306                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          306                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4350                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4350                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22043625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22043625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22043625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22043625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9503875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9503875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72037.990196                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72037.990196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72037.990196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72037.990196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.798851                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.798851                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    293                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        72914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          211                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           211                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14727875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14727875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69800.355450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69800.355450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          437                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          437                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9503875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9503875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68606.435644                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68606.435644                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.997712                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.997712                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        44828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14919750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14919750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79360.372340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79360.372340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3913                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3913                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8185125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8185125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78703.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78703.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       273693                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       273693                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2849656750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2849656750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10411.872974                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10411.872974                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        64576                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        64576                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       209117                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       209117                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2762823136                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2762823136                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13211.853345                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13211.853345                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           483.485265                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.682081                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   483.485265                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2662414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2662414                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20684884375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20685021875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    286                       # Simulator instruction rate (inst/s)
host_mem_usage                                8375488                       # Number of bytes of host memory used
host_op_rate                                      293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26278.65                       # Real time elapsed on the host
host_tick_rate                                 643340                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7505798                       # Number of instructions simulated
sim_ops                                       7698730                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016906                       # Number of seconds simulated
sim_ticks                                 16906101875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.289493                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  297521                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               305810                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                429                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2978                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            303736                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2543                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3484                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              941                       # Number of indirect misses.
system.cpu.branchPred.lookups                  323597                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6717                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          611                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1902269                       # Number of instructions committed
system.cpu.committedOps                       1929877                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.372916                       # CPI: cycles per instruction
system.cpu.discardedOps                          8382                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             969361                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72722                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           585656                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1993409                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296479                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      410                       # number of quiesce instructions executed
system.cpu.numCycles                          6416194                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       410                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1258650     65.22%     65.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                    945      0.05%     65.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.27% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73485      3.81%     69.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                596796     30.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1929877                       # Class of committed instruction
system.cpu.quiesceCycles                     20633569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4422785                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        548359                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              180946                       # Transaction distribution
system.membus.trans_dist::ReadResp             181430                       # Transaction distribution
system.membus.trans_dist::WriteReq              97097                       # Transaction distribution
system.membus.trans_dist::WriteResp             97097                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          203                       # Transaction distribution
system.membus.trans_dist::WriteClean               53                       # Transaction distribution
system.membus.trans_dist::CleanEvict              178                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            280                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           204                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       273693                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        273693                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       548305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       557050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       547386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       547386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1105082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        34944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        49248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17516012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17516012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17583180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            826162                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000046                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006782                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  826124    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      38      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              826162                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1380225886                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8814625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              601031                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1713500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6541420                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1094698370                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1421750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       220672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       220672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       398797                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       398797                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1097728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1122304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1238938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17563648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17956864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     19721124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2042863500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1668673066                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1061581000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3876470                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2907353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3876470                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10660293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3876470                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2907353                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6783823                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3876470                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6783823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6783823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17444116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2907353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6783823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9691175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2907353                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       999639                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3906992                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2907353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9691175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       999639                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13598167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       180509                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       180509                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        93184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        93184                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       536576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       547386                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17170432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17516012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       337771                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       337771    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       337771                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    765808875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    995716000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1902063541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15505881                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23258821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1940828243                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38764702                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38823852                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77588554                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1940828243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54329733                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23258821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2018416797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5636096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21692416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11927552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20447232                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       176128                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4061184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       372736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2502656                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34888232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    914846966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    333376437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1283111634                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    503941125                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    705517575                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1209458700                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34888232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1418788091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1038894012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2492570334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17920                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          280                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          298                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1059972                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68141                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1128113                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1059972                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1059972                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1059972                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68141                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1128113                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11534336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11570796                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5636096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5980160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        88064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93440                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    682258754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       999639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1097828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             684415372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         969118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15505881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    333376437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3876470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            353727905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         969118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15565031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1015635191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3876470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       999639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1097828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038143277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    268103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448805250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          241                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          241                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              329868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99608                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180799                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93440                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5837684790                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  903065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10578776040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32321.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58571.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       141                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   168488                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93440                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  159415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    282                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.795033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.835009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.528163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          427      2.30%      2.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          370      1.99%      4.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          332      1.78%      6.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          200      1.08%      7.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          472      2.54%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          238      1.28%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          313      1.68%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          257      1.38%     14.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15994     85.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18603                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     749.452282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1125.500148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           151     62.66%     62.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.41%     63.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           28     11.62%     74.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.41%     75.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.83%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     17.01%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.90%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.41%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.41%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      3.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           241                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     387.738589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    111.405496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    470.316323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            121     50.21%     50.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      4.98%     55.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      3.73%     58.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      2.07%     61.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.41%     61.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      2.49%     63.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.41%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.41%     64.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.41%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      3.73%     68.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           75     31.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           241                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11559232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5980480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11570796                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5980160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       683.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       353.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    684.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    353.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16906106875                       # Total gap between requests
system.mem_ctrls.avgGap                      61647.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11522496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5635136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59150.240983627104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 681558415.132879376411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 999639.072623298038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1094042.857233166927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1044829.856734789209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15505880.772411944345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 333319652.375512480736                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3876470.193102986086                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       180224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        88064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1553900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10545322850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19944495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11954795                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10615682625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2960134500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 283617340750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3168984500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77695.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58512.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     75262.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41223.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41467510.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    722689.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3220582.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3094711.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12668845870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    914550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3324212005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 820                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     31453988.109756                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    179174733.168544                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          410    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1743000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7788886750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  12896135125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1003202                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1003202                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1003202                       # number of overall hits
system.cpu.icache.overall_hits::total         1003202                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            280                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          280                       # number of overall misses
system.cpu.icache.overall_misses::total           280                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12200625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12200625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12200625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12200625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1003482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1003482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1003482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1003482                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000279                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000279                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43573.660714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43573.660714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43573.660714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43573.660714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          280                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          280                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          280                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          280                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11761625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11761625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11761625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11761625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000279                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000279                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000279                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000279                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42005.803571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42005.803571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42005.803571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42005.803571                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1003202                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1003202                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           280                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12200625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12200625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1003482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1003482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43573.660714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43573.660714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11761625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11761625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42005.803571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42005.803571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.190451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2746129                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               455                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6035.448352                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   367.190451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.717169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.717169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2007244                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2007244                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       117746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           117746                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       117746                       # number of overall hits
system.cpu.dcache.overall_hits::total          117746                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          401                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            401                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          401                       # number of overall misses
system.cpu.dcache.overall_misses::total           401                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29776375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29776375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29776375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29776375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       118147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       118147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       118147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       118147                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003394                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003394                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003394                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003394                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74255.299252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74255.299252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74255.299252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74255.299252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          203                       # number of writebacks
system.cpu.dcache.writebacks::total               203                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           93                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           93                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          308                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          308                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4350                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4350                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22169500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22169500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22169500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22169500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9503875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9503875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002607                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002607                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71978.896104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71978.896104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71978.896104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71978.896104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.798851                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.798851                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        72918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14856625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14856625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69749.413146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69749.413146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          437                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          437                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13984375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13984375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9503875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9503875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68550.857843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68550.857843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.997712                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.997712                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        44828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14919750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14919750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79360.372340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79360.372340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3913                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3913                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8185125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8185125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78703.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78703.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       273693                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       273693                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2849656750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2849656750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10411.872974                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10411.872974                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        64576                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        64576                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       209117                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       209117                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2762823136                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2762823136                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13211.853345                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13211.853345                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           483.485171                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              121980                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            148.756098                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   483.485171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2662440                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2662440                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20685021875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
