#ifndef PCIE_ANA_PXP_2L_HAL_REG
#define PCIE_ANA_PXP_2L_HAL_REG

typedef struct {
u32 rg_pxp_2l_cmn_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cmn_mpxseltop_dc :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cmn_vrefsel :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cmn_trim :5;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CMN_EN, *pHAL_RG_PXP_2L_CMN_EN;

typedef struct {
u32 rg_pxp_2l_jcpll_ib_ext_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_lpf_shck_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_chp_ibias :6;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_chp_iofst :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_IB_EXT_EN, *pHAL_RG_PXP_2L_JCPLL_IB_EXT_EN;

typedef struct {
u32 rg_pxp_2l_jcpll_lpf_br :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_lpf_bc :5;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_lpf_bp :5;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_lpf_bwr :5;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_LPF_BR, *pHAL_RG_PXP_2L_JCPLL_LPF_BR;

typedef struct {
u32 rg_pxp_2l_jcpll_lpf_bwc :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_kband_option :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_kband_code :8;
u32 rg_pxp_2l_jcpll_kband_div :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_LPF_BWC, *pHAL_RG_PXP_2L_JCPLL_LPF_BWC;

typedef struct {
u32 rg_pxp_2l_jcpll_kband_kfc :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_kband_kf :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_kband_ks :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_postdiv_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_KBAND_KFC, *pHAL_RG_PXP_2L_JCPLL_KBAND_KFC;

typedef struct {
u32 rg_pxp_2l_jcpll_mmd_prediv_mode :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_mmd_dl_code :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_postdiv_d2 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_postdiv_d5 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_MMD_PREDIV_MODE, *pHAL_RG_PXP_2L_JCPLL_MMD_PREDIV_MODE;

typedef struct {
u32 rg_pxp_2l_jcpll_monck_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_monck_sel :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_refin_internal :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_refin_div :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_MONCK_EN, *pHAL_RG_PXP_2L_JCPLL_MONCK_EN;

typedef struct {
u32 rg_pxp_2l_jcpll_rst_dly :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_pll_rstb :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_sdm_di_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_sdm_di_ls :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_RST_DLY, *pHAL_RG_PXP_2L_JCPLL_RST_DLY;

typedef struct {
u32 rg_pxp_2l_jcpll_sdm_ifm :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_sdm_mode :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_sdm_ord :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_sdm_out :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_SDM_IFM, *pHAL_RG_PXP_2L_JCPLL_SDM_IFM;

typedef struct {
u32 rg_pxp_2l_jcpll_sdm_hren :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_tcl_amp_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_tcl_amp_gain :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_tcl_amp_vref :5;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_SDM_HREN, *pHAL_RG_PXP_2L_JCPLL_SDM_HREN;

typedef struct {
u32 rg_pxp_2l_jcpll_tcl_cmp_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_tcl_cmp_vth :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_tcl_lpf_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_tcl_lpf_bw :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_TCL_CMP_EN, *pHAL_RG_PXP_2L_JCPLL_TCL_CMP_EN;

typedef struct {
u32 rg_pxp_2l_jcpll_vcodiv :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_vco_cfix :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_vco_halflsb_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_vco_scapwr :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_VCODIV, *pHAL_RG_PXP_2L_JCPLL_VCODIV;

typedef struct {
u32 rg_pxp_2l_jcpll_vco_tclvar :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_vco_vcovar_bias_h :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_vco_vcovar_bias_l :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_vco_var_ibias_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_VCO_TCLVAR, *pHAL_RG_PXP_2L_JCPLL_VCO_TCLVAR;

typedef struct {
u32 rg_pxp_2l_jcpll_vco_tclvar_vbias_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_vco_vcovar_vbias_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_vco_tclvar_vbias_sel :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_vco_vcovar_vbias_sel :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_VCO_TCLVAR_VBIAS_EN, *pHAL_RG_PXP_2L_JCPLL_VCO_TCLVAR_VBIAS_EN;

typedef struct {
u32 rg_pxp_2l_jcpll_ssc_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_ssc_phase_ini :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_ssc_tri_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_SSC_EN, *pHAL_RG_PXP_2L_JCPLL_SSC_EN;

typedef struct {
u32 rg_pxp_2l_jcpll_ssc_delta1 :16;
u32 rg_pxp_2l_jcpll_ssc_delta :16;
}HAL_RG_PXP_2L_JCPLL_SSC_DELTA1, *pHAL_RG_PXP_2L_JCPLL_SSC_DELTA1;

typedef struct {
u32 rg_pxp_2l_jcpll_ssc_period :16;
u32 rg_pxp_2l_jcpll_ldo_out :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_ldo_vco_out :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_SSC_PERIOD, *pHAL_RG_PXP_2L_JCPLL_SSC_PERIOD;

typedef struct {
u32 rg_pxp_2l_jcpll_vtp_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_vtp :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_ldo_vco_vtp_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_ldo_vco_vtp :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_VTP_EN, *pHAL_RG_PXP_2L_JCPLL_VTP_EN;

typedef struct {
u32 rg_pxp_2l_jcpll_vco_vtp_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_vco_vtp :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_ldo_vtp_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_ldo_vtp :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_VCO_VTP_EN, *pHAL_RG_PXP_2L_JCPLL_VCO_VTP_EN;

typedef struct {
u32 rg_pxp_2l_jcpll_tcl_vtp_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_tcl_vtp :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_spare_h :8;
u32 rg_pxp_2l_jcpll_spare_l :8;
}HAL_RG_PXP_2L_JCPLL_TCL_VTP_EN, *pHAL_RG_PXP_2L_JCPLL_TCL_VTP_EN;

typedef struct {
u32 rg_pxp_2l_jcpll_tcl_kband_vref :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_jcpll_vref_sel :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_jcpll_freq_meas_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_jcpll_vco_kband_meas_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_JCPLL_TCL_KBAND_VREF, *pHAL_RG_PXP_2L_JCPLL_TCL_KBAND_VREF;

typedef struct {
u32 rg_pxp_2l_750m_sys_ck_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_ib_ext_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_lpf_shck_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_chp_ibias :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_750M_SYS_CK_EN, *pHAL_RG_PXP_2L_750M_SYS_CK_EN;

typedef struct {
u32 rg_pxp_2l_txpll_chp_iofst :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_lpf_br :5;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_lpf_bc :5;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_lpf_bp :5;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_CHP_IOFST, *pHAL_RG_PXP_2L_TXPLL_CHP_IOFST;

typedef struct {
u32 rg_pxp_2l_txpll_lpf_bwr :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_lpf_bwc :5;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_kband_option :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_kband_code :8;
}HAL_RG_PXP_2L_TXPLL_LPF_BWR, *pHAL_RG_PXP_2L_TXPLL_LPF_BWR;

typedef struct {
u32 rg_pxp_2l_txpll_kband_div :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_kband_kfc :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_kband_kf :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_kband_ks :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_KBAND_DIV, *pHAL_RG_PXP_2L_TXPLL_KBAND_DIV;

typedef struct {
u32 rg_pxp_2l_txpll_postdiv_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_mmd_prediv_mode :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_mmd_dl_code :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_phy_ck1_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_POSTDIV_EN, *pHAL_RG_PXP_2L_TXPLL_POSTDIV_EN;

typedef struct {
u32 rg_pxp_2l_txpll_phy_ck2_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_monck_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_monck_sel :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_refin_internal :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_PHY_CK2_EN, *pHAL_RG_PXP_2L_TXPLL_PHY_CK2_EN;

typedef struct {
u32 rg_pxp_2l_txpll_refin_div :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_rst_dly :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_pll_rstb :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_sdm_di_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_REFIN_DIV, *pHAL_RG_PXP_2L_TXPLL_REFIN_DIV;

typedef struct {
u32 rg_pxp_2l_txpll_sdm_di_ls :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_sdm_ifm :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_sdm_mode :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_sdm_ord :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_SDM_DI_LS, *pHAL_RG_PXP_2L_TXPLL_SDM_DI_LS;

typedef struct {
u32 rg_pxp_2l_txpll_sdm_out :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_sdm_hren :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_tcl_amp_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_tcl_amp_gain :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_SDM_OUT, *pHAL_RG_PXP_2L_TXPLL_SDM_OUT;

typedef struct {
u32 rg_pxp_2l_txpll_tcl_amp_vref :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_tcl_cmp_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_tcl_cmp_vth :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_tcl_lpf_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_TCL_AMP_VREF, *pHAL_RG_PXP_2L_TXPLL_TCL_AMP_VREF;

typedef struct {
u32 rg_pxp_2l_txpll_tcl_lpf_bw :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_vcodiv :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_vco_cfix :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_vco_halflsb_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_TCL_LPF_BW, *pHAL_RG_PXP_2L_TXPLL_TCL_LPF_BW;

typedef struct {
u32 rg_pxp_2l_txpll_vco_scapwr :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_vco_tclvar :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_vco_vcovar_bias_h :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_vco_vcovar_bias_l :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_VCO_SCAPWR, *pHAL_RG_PXP_2L_TXPLL_VCO_SCAPWR;

typedef struct {
u32 rg_pxp_2l_txpll_ssc_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_ssc_phase_ini :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_ssc_tri_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_SSC_EN, *pHAL_RG_PXP_2L_TXPLL_SSC_EN;

typedef struct {
u32 rg_pxp_2l_txpll_ssc_delta1 :16;
u32 rg_pxp_2l_txpll_ssc_delta :16;
}HAL_RG_PXP_2L_TXPLL_SSC_DELTA1, *pHAL_RG_PXP_2L_TXPLL_SSC_DELTA1;

typedef struct {
u32 rg_pxp_2l_txpll_ssc_period :16;
u32 rg_pxp_2l_txpll_ldo_out :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_ldo_vco_out :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_SSC_PERIOD, *pHAL_RG_PXP_2L_TXPLL_SSC_PERIOD;

typedef struct {
u32 rg_pxp_2l_txpll_vtp_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_vtp :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_ldo_vco_vtp_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_ldo_vco_vtp :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_VTP_EN, *pHAL_RG_PXP_2L_TXPLL_VTP_EN;

typedef struct {
u32 rg_pxp_2l_txpll_vco_vtp_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_vco_vtp :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_ldo_vtp_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_ldo_vtp :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_VCO_VTP_EN, *pHAL_RG_PXP_2L_TXPLL_VCO_VTP_EN;

typedef struct {
u32 rg_pxp_2l_txpll_tcl_vtp_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_tcl_vtp :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_spare_h :8;
u32 rg_pxp_2l_txpll_spare_l :8;
}HAL_RG_PXP_2L_TXPLL_TCL_VTP_EN, *pHAL_RG_PXP_2L_TXPLL_TCL_VTP_EN;

typedef struct {
u32 rg_pxp_2l_txpll_tcl_kband_vref :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_txpll_vref_sel :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_txpll_freq_meas_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_txpll_vco_kband_meas_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_TCL_KBAND_VREF, *pHAL_RG_PXP_2L_TXPLL_TCL_KBAND_VREF;

typedef struct {
u32 rg_pxp_2l_txpll_postdiv_d256_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pcie_clktx0_amp :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pcie_clktx0_offset :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pcie_clktx0_sr :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TXPLL_POSTDIV_D256_EN, *pHAL_RG_PXP_2L_TXPLL_POSTDIV_D256_EN;

typedef struct {
u32 rg_pcie_clktx0_force_out1 :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_pcie_clktx0_hz :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_pcie_clktx0_imp_sel :5;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pcie_clktx1_amp :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PCIE_CLKTX0_FORCE_OUT1, *pHAL_RG_PCIE_CLKTX0_FORCE_OUT1;

typedef struct {
u32 rg_pcie_clktx1_offset :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pcie_clktx1_sr :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pcie_clktx1_force_out1 :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_pcie_clktx1_hz :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PCIE_CLKTX1_OFFSET, *pHAL_RG_PCIE_CLKTX1_OFFSET;

typedef struct {
u32 rg_pxp_2l_pcie_clktx1_imp_sel :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_pll_monclk_sel :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_pll_vtp :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_pll_vtp_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_PCIE_CLKTX1_IMP_SEL, *pHAL_RG_PXP_2L_PCIE_CLKTX1_IMP_SEL;

typedef struct {
u32 rg_pxp_2l_pll_cmn_reserve0 :8;
u32 rg_pxp_2l_pll_cmn_reserve1 :8;
u32 rg_pxp_2l_tdc_autoen :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tdc_txck_sel :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_PLL_CMN_RESERVE0, *pHAL_RG_PXP_2L_PLL_CMN_RESERVE0;

typedef struct {
u32 rg_pxp_2l_tdc_rxck_sel :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tdc_ft_ck_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tdc_mon_ck_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tdc_sync_ck_sel :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TDC_RXCK_SEL, *pHAL_RG_PXP_2L_TDC_RXCK_SEL;

typedef struct {
u32 rgs_pxp_2l_jcpll_kband_code :8;
u32 rgs_pxp_2l_txpll_kband_code :8;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RGS_PXP_2L_JCPLL_KBAND_CODE, *pHAL_RGS_PXP_2L_JCPLL_KBAND_CODE;

typedef struct {
u32 rg_pxp_2l_tx0_ser_loadsel :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx0_digff_ck_inv :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx0_sr_reduction :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx0_ckmon_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX0_SER_LOADSEL, *pHAL_RG_PXP_2L_TX0_SER_LOADSEL;

typedef struct {
u32 rg_pxp_2l_tx0_ckmon_sel :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx0_lsdata_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx0_lsdata :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx0_fir_chgplr_cn1 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX0_CKMON_SEL, *pHAL_RG_PXP_2L_TX0_CKMON_SEL;

typedef struct {
u32 rg_pxp_2l_tx0_fir_chgplr_c1 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx0_fir_chgplr_c2 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx0_vmon_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx0_vmon_sel :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX0_FIR_CHGPLR_C1, *pHAL_RG_PXP_2L_TX0_FIR_CHGPLR_C1;

typedef struct {
u32 rg_pxp_2l_tx0_txlbrx_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx0_int_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx0_termcal_vref_h :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx0_termcal_vref_l :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX0_TXLBRX_EN, *pHAL_RG_PXP_2L_TX0_TXLBRX_EN;

typedef struct {
u32 rg_pxp_2l_tx0_ckldo_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx0_ckldo_lvr :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx0_rxdet_method :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx0_dmedgegen_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX0_CKLDO_EN, *pHAL_RG_PXP_2L_TX0_CKLDO_EN;

typedef struct {
u32 rg_pxp_2l_tx0_multlane_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx0_termcal_selpn :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx0_tdc_ck_sel :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx0_reserved :8;
}HAL_RG_PXP_2L_TX0_MULTLANE_EN, *pHAL_RG_PXP_2L_TX0_MULTLANE_EN;

typedef struct {
u32 rg_pxp_2l_tx0_autozero_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX0_AUTOZERO_EN, *pHAL_RG_PXP_2L_TX0_AUTOZERO_EN;

typedef struct {
u32 rg_pxp_2l_tx1_ser_loadsel :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx1_digff_ck_inv :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx1_sr_reduction :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx1_ckmon_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX1_SER_LOADSEL, *pHAL_RG_PXP_2L_TX1_SER_LOADSEL;

typedef struct {
u32 rg_pxp_2l_tx1_ckmon_sel :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx1_lsdata_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx1_lsdata :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx1_fir_chgplr_cn1 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX1_CKMON_SEL, *pHAL_RG_PXP_2L_TX1_CKMON_SEL;

typedef struct {
u32 rg_pxp_2l_tx1_fir_chgplr_c1 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx1_fir_chgplr_c2 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx1_vmon_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx1_vmon_sel :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX1_FIR_CHGPLR_C1, *pHAL_RG_PXP_2L_TX1_FIR_CHGPLR_C1;

typedef struct {
u32 rg_pxp_2l_tx1_txlbrx_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx1_int_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx1_termcal_vref_h :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx1_termcal_vref_l :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX1_TXLBRX_EN, *pHAL_RG_PXP_2L_TX1_TXLBRX_EN;

typedef struct {
u32 rg_pxp_2l_tx1_ckldo_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx1_ckldo_lvr :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx1_rxdet_method :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx1_dmedgegen_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX1_CKLDO_EN, *pHAL_RG_PXP_2L_TX1_CKLDO_EN;

typedef struct {
u32 rg_pxp_2l_tx1_multlane_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_tx1_termcal_selpn :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_tx1_tdc_ck_sel :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_tx1_reserved :8;
}HAL_RG_PXP_2L_TX1_MULTLANE_EN, *pHAL_RG_PXP_2L_TX1_MULTLANE_EN;

typedef struct {
u32 rg_pxp_2l_tx1_autozero_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_TX1_AUTOZERO_EN, *pHAL_RG_PXP_2L_TX1_AUTOZERO_EN;

typedef struct {
u32 rg_pxp_2l_rx0_busbit_sel :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_busbit_sel_force :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_phy_ck_sel :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_phy_ck_sel_force :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_BUSBIT_SEL, *pHAL_RG_PXP_2L_RX0_BUSBIT_SEL;

typedef struct {
u32 rg_pxp_2l_rx0_mpxsel :8;
u32 rg_pxp_2l_rx0_dbgsel :8;
u32 rg_pxp_2l_rx0_sync_inv :5;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_MPXSEL, *pHAL_RG_PXP_2L_RX0_MPXSEL;

typedef struct {
u32 rg_pxp_2l_rx0_rev_0 :16;
u32 rg_pxp_2l_rx0_rev_1 :16;
}HAL_RG_PXP_2L_RX0_REV_0, *pHAL_RG_PXP_2L_RX0_REV_0;

typedef struct {
u32 rg_pxp_2l_rx0_phyck_div :8;
u32 rg_pxp_2l_rx0_phyck_sel :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_phyck_rstb :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_tdc_ck_sel :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_PHYCK_DIV, *pHAL_RG_PXP_2L_RX0_PHYCK_DIV;

typedef struct {
u32 rg_pxp_2l_cdr0_pd_pical_ckd8_inv :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_pd_edge_dis :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_PD_PICAL_CKD8_INV, *pHAL_RG_PXP_2L_CDR0_PD_PICAL_CKD8_INV;

typedef struct {
u32 rg_pxp_2l_cdr0_lpf_bot_lim :19;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr0_lpf_ki_gain :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_LPF_BOT_LIM, *pHAL_RG_PXP_2L_CDR0_LPF_BOT_LIM;

typedef struct {
u32 rg_pxp_2l_cdr0_lpf_kp_gain :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_lpf_lin_lim :5;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr0_lpf_mjv_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr0_lpf_mjv_lim :5;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_LPF_KP_GAIN, *pHAL_RG_PXP_2L_CDR0_LPF_KP_GAIN;

typedef struct {
u32 rg_pxp_2l_cdr0_lpf_ratio :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_lpf_top_lim :19;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_LPF_RATIO, *pHAL_RG_PXP_2L_CDR0_LPF_RATIO;

typedef struct {
u32 rg_pxp_2l_cdr0_lpf_snapshot :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_lpf_set :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_LPF_SNAPSHOT, *pHAL_RG_PXP_2L_CDR0_LPF_SNAPSHOT;

typedef struct {
u32 rg_pxp_2l_cdr0_lpf_setvalue :19;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr0_lpf_pistep_ctrl :8;
}HAL_RG_PXP_2L_CDR0_LPF_SETVALUE, *pHAL_RG_PXP_2L_CDR0_LPF_SETVALUE;

typedef struct {
u32 rg_pxp_2l_cdr0_pr_inj_mode :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_pr_input_mode :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr0_pr_inj_force_on :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr0_pr_inj_force_off :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_PR_INJ_MODE, *pHAL_RG_PXP_2L_CDR0_PR_INJ_MODE;

typedef struct {
u32 rg_pxp_2l_cdr0_pr_beta_dac :7;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_pr_vcoadc_os :4;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr0_pr_beta_sel :4;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr0_pr_kband_div :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_PR_BETA_DAC, *pHAL_RG_PXP_2L_CDR0_PR_BETA_DAC;

typedef struct {
u32 rg_pxp_2l_cdr0_pr_vreg_iband_val :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_pr_vreg_ckbuf_val :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr0_pr_dac_band :5;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr0_pr_fbksel :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_PR_VREG_IBAND_VAL, *pHAL_RG_PXP_2L_CDR0_PR_VREG_IBAND_VAL;

typedef struct {
u32 rg_pxp_2l_cdr0_pr_ckref_div :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_pr_rst_dly :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr0_pr_rstb_bypass :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr0_pr_monmuxvc :8;
}HAL_RG_PXP_2L_CDR0_PR_CKREF_DIV, *pHAL_RG_PXP_2L_CDR0_PR_CKREF_DIV;

typedef struct {
u32 rg_pxp_2l_cdr0_pr_monck_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_pr_monck_mux :4;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr0_pr_reserve0 :4;
u32 rg_pxp_2l_cdr0_pr_reserve1 :4;
u32 rg_pxp_2l_cdr0_pr_tdc_ref_sel :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_PR_MONCK_EN, *pHAL_RG_PXP_2L_CDR0_PR_MONCK_EN;

typedef struct {
u32 rg_pxp_2l_cdr0_pr_cor_hbw_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_pr_ldo_force_on :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr0_pr_ckref_div1 :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr0_pr_monpr_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_PR_COR_HBW_EN, *pHAL_RG_PXP_2L_CDR0_PR_COR_HBW_EN;

typedef struct {
u32 rg_pxp_2l_cdr0_pr_monpi_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_pr_xfick_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr0_pr_vreg_pi_val :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr0_pi_ldo_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_PR_MONPI_EN, *pHAL_RG_PXP_2L_CDR0_PR_MONPI_EN;

typedef struct {
u32 rg_pxp_2l_cdr0_pr_buf_in_sr :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr0_pr_cap_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR0_PR_BUF_IN_SR, *pHAL_RG_PXP_2L_CDR0_PR_BUF_IN_SR;

typedef struct {
u32 rg_pxp_2l_rx0_dac_mon :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_dac_range :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_dac_range_eye :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_DAC_MON, *pHAL_RG_PXP_2L_RX0_DAC_MON;

typedef struct {
u32 rg_pxp_2l_rx0_sigdet_dctest_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_sigdet_lpf_ctrl :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_sigdet_novth :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_sigdet_peak :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_SIGDET_DCTEST_EN, *pHAL_RG_PXP_2L_RX0_SIGDET_DCTEST_EN;

typedef struct {
u32 rg_pxp_2l_rx0_sigdet_vth_sel :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_fe_50ohms_sel :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_fe_eq_hzen :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_fe_vb_eq1_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_SIGDET_VTH_SEL, *pHAL_RG_PXP_2L_RX0_SIGDET_VTH_SEL;

typedef struct {
u32 rg_pxp_2l_rx0_fe_vb_eq2_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_fe_vb_eq3_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_fe_vcm_gen_pwdb :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_fe_vcm_sel :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_FE_VB_EQ2_EN, *pHAL_RG_PXP_2L_RX0_FE_VB_EQ2_EN;

typedef struct {
u32 rsv_0 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_oscal_ck_inv :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_oscal_wait_wndw :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_oscal_watch_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_OSCAL_CK_INV, *pHAL_RG_PXP_2L_RX0_OSCAL_CK_INV;

typedef struct {
u32 rsv_0 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_oscal_force :10;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_oscal_compos :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_OSCAL_FORCE, *pHAL_RG_PXP_2L_RX0_OSCAL_FORCE;

typedef struct {
u32 rsv_0 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_oscal_option :16;
u32 rg_pxp_2l_rx0_oscal_lvshos :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_OSCAL_OPTION, *pHAL_RG_PXP_2L_RX0_OSCAL_OPTION;

typedef struct {
u32 rg_pxp_2l_rx0_oscal_ctle1ios :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_oscal_ctle2ios :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_oscal_ctle2vos :6;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_oscal_vga1ios :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_OSCAL_CTLE1IOS, *pHAL_RG_PXP_2L_RX0_OSCAL_CTLE1IOS;

typedef struct {
u32 rg_pxp_2l_rx0_oscal_vga1vos :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_oscal_vga2ios :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_oscal_vga2vos :6;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_OSCAL_VGA1VOS, *pHAL_RG_PXP_2L_RX0_OSCAL_VGA1VOS;

typedef struct {
u32 rsv_0 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq0_ck_inv :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq0_wait_wndw :4;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq0_watch_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ0_CK_INV, *pHAL_RG_PXP_2L_AEQ0_CK_INV;

typedef struct {
u32 rg_pxp_2l_aeq0_fr2hr_mode :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq0_flag_dfe_tune_rdy :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq0_flag_txfir_cp1_back :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq0_flag_txfir_req_rdy :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ0_FR2HR_MODE, *pHAL_RG_PXP_2L_AEQ0_FR2HR_MODE;

typedef struct {
u32 rg_pxp_2l_aeq0_flag_txfir_req_update :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq0_flag_txfir_tune_rdy :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq0_state :8;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ0_FLAG_TXFIR_REQ_UPDATE, *pHAL_RG_PXP_2L_AEQ0_FLAG_TXFIR_REQ_UPDATE;

typedef struct {
u32 rg_pxp_2l_aeq0_option :16;
u32 rg_pxp_2l_aeq0_option2 :8;
u32 rg_pxp_2l_aeq0_option3 :8;
}HAL_RG_PXP_2L_AEQ0_OPTION, *pHAL_RG_PXP_2L_AEQ0_OPTION;

typedef struct {
u32 rg_pxp_2l_aeq0_cforce :4;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq0_oforce :12;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq0_ctle_err_type :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ0_CFORCE, *pHAL_RG_PXP_2L_AEQ0_CFORCE;

typedef struct {
u32 rg_pxp_aeq0_ctle_max :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_aeq0_ctle_sttl :8;
u32 rg_pxp_aeq0_ctle_th :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_aeq0_ctle_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_AEQ0_CTLE_MAX, *pHAL_RG_PXP_AEQ0_CTLE_MAX;

typedef struct {
u32 rg_pxp_2l_rx0_fe_peaking_ctrl_msb :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_fe_peaking_ctrl_lsb :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq0_saos_th :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_FE_PEAKING_CTRL_MSB, *pHAL_RG_PXP_2L_RX0_FE_PEAKING_CTRL_MSB;

typedef struct {
u32 rg_pxp_2l_rx0_dac_d0_bypass_aeq :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_dac_d1_bypass_aeq :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_dac_e0_bypass_aeq :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_dac_e1_bypass_aeq :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_DAC_D0_BYPASS_AEQ, *pHAL_RG_PXP_2L_RX0_DAC_D0_BYPASS_AEQ;

typedef struct {
u32 rg_pxp_2l_rx0_dac_eye_bypass_aeq :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx0_dac_err0_bypass_aeq :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx0_dac_err1_bypass_aeq :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx0_dac_err0 :7;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_DAC_EYE_BYPASS_AEQ, *pHAL_RG_PXP_2L_RX0_DAC_EYE_BYPASS_AEQ;

typedef struct {
u32 rg_pxp_2l_rx0_dac_err1 :7;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq0_cm1_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX0_DAC_ERR1, *pHAL_RG_PXP_2L_RX0_DAC_ERR1;

typedef struct {
u32 rg_pxp_2l_aeq0_cp1_wndw :4;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq0_vga_wndw :4;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq0_dfetp1_wndw :4;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq0_dfetp2_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ0_CP1_WNDW, *pHAL_RG_PXP_2L_AEQ0_CP1_WNDW;

typedef struct {
u32 rg_pxp_2l_aeq0_dfetp3_wndw :4;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq0_dfetp4_wndw :4;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq0_dfetp5_wndw :4;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq0_dfetp6_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ0_DFETP3_WNDW, *pHAL_RG_PXP_2L_AEQ0_DFETP3_WNDW;

typedef struct {
u32 rg_pxp_2l_aeq0_dfetp7_wndw :4;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq0_trn_dfenum :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ0_DFETP7_WNDW, *pHAL_RG_PXP_2L_AEQ0_DFETP7_WNDW;

typedef struct {
u32 rgs_pxp_rx0_oscal_fe_vos :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rgs_pxp_rx0_oscal_compos :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rgs_pxp_rx0_oscal_lvshos :6;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rgs_pxp_rx0_oscal_ctle1ios :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RGS_PXP_RX0_OSCAL_FE_VOS, *pHAL_RGS_PXP_RX0_OSCAL_FE_VOS;

typedef struct {
u32 rgs_pxp_2l_rx0_oscal_ctle2ios :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rgs_pxp_2l_rx0_oscal_ctle2vos :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rgs_pxp_2l_rx0_oscal_vga1ios :6;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rgs_pxp_2l_rx0_oscal_vga1vos :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RGS_PXP_2L_RX0_OSCAL_CTLE2IOS, *pHAL_RGS_PXP_2L_RX0_OSCAL_CTLE2IOS;

typedef struct {
u32 rgs_pxp_2l_rx0_oscal_vga2ios :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rgs_pxp_2l_rx0_oscal_vga2vos :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RGS_PXP_2L_RX0_OSCAL_VGA2IOS, *pHAL_RGS_PXP_2L_RX0_OSCAL_VGA2IOS;

typedef struct {
u32 rsv_0 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rgs_pxp_aeq0_ctle :5;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rgs_pxp_aeq0_saosc_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rgs_pxp_aeq0_d0_os :7;
u32 rsv_31 :1;
}HAL_RGS_PXP_AEQ0_CTLE, *pHAL_RGS_PXP_AEQ0_CTLE;

typedef struct {
u32 rgs_pxp_aeq0_d1_os :7;
u32 rsv_7 :1;
u32 rgs_pxp_aeq0_e0_os :7;
u32 rsv_15 :1;
u32 rgs_pxp_aeq0_e1_os :7;
u32 rsv_23 :1;
u32 rgs_pxp_aeq0_eye_os :7;
u32 rsv_31 :1;
}HAL_RGS_PXP_AEQ0_D1_OS, *pHAL_RGS_PXP_AEQ0_D1_OS;

typedef struct {
u32 rgs_pxp_aeq0_err0_os :7;
u32 rsv_7 :1;
u32 rgs_pxp_aeq0_err1_os :7;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RGS_PXP_AEQ0_ERR0_OS, *pHAL_RGS_PXP_AEQ0_ERR0_OS;

typedef struct {
u32 rg_pxp_2l_rx1_busbit_sel :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx1_busbit_sel_force :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_phy_ck_sel :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_phy_ck_sel_force :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_BUSBIT_SEL, *pHAL_RG_PXP_2L_RX1_BUSBIT_SEL;

typedef struct {
u32 rg_pxp_2l_rx1_mpxsel :8;
u32 rg_pxp_2l_rx1_dbgsel :8;
u32 rg_pxp_2l_rx1_sync_inv :5;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_MPXSEL, *pHAL_RG_PXP_2L_RX1_MPXSEL;

typedef struct {
u32 rg_pxp_2l_rx1_rev_0 :16;
u32 rg_pxp_2l_rx1_rev_1 :16;
}HAL_RG_PXP_2L_RX1_REV_0, *pHAL_RG_PXP_2L_RX1_REV_0;

typedef struct {
u32 rg_pxp_2l_rx1_phyck_div :8;
u32 rg_pxp_2l_rx1_phyck_sel :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_phyck_rstb :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_tdc_ck_sel :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_PHYCK_DIV, *pHAL_RG_PXP_2L_RX1_PHYCK_DIV;

typedef struct {
u32 rg_pxp_2l_cdr1_pd_pical_ckd8_inv :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_pd_edge_dis :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_PD_PICAL_CKD8_INV, *pHAL_RG_PXP_2L_CDR1_PD_PICAL_CKD8_INV;

typedef struct {
u32 rg_pxp_2l_cdr1_lpf_bot_lim :19;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr1_lpf_ki_gain :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_LPF_BOT_LIM, *pHAL_RG_PXP_2L_CDR1_LPF_BOT_LIM;

typedef struct {
u32 rg_pxp_2l_cdr1_lpf_kp_gain :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_lpf_lin_lim :5;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr1_lpf_mjv_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr1_lpf_mjv_lim :5;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_LPF_KP_GAIN, *pHAL_RG_PXP_2L_CDR1_LPF_KP_GAIN;

typedef struct {
u32 rg_pxp_2l_cdr1_lpf_ratio :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_lpf_top_lim :19;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_LPF_RATIO, *pHAL_RG_PXP_2L_CDR1_LPF_RATIO;

typedef struct {
u32 rg_pxp_2l_cdr1_lpf_snapshot :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_lpf_set :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_LPF_SNAPSHOT, *pHAL_RG_PXP_2L_CDR1_LPF_SNAPSHOT;

typedef struct {
u32 rg_pxp_2l_cdr1_lpf_setvalue :19;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr1_lpf_pistep_ctrl :8;
}HAL_RG_PXP_2L_CDR1_LPF_SETVALUE, *pHAL_RG_PXP_2L_CDR1_LPF_SETVALUE;

typedef struct {
u32 rg_pxp_2l_cdr1_pr_inj_mode :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_pr_input_mode :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr1_pr_inj_force_on :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr1_pr_inj_force_off :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_PR_INJ_MODE, *pHAL_RG_PXP_2L_CDR1_PR_INJ_MODE;

typedef struct {
u32 rg_pxp_2l_cdr1_pr_beta_dac :7;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_pr_vcoadc_os :4;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr1_pr_beta_sel :4;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr1_pr_kband_div :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_PR_BETA_DAC, *pHAL_RG_PXP_2L_CDR1_PR_BETA_DAC;

typedef struct {
u32 rg_pxp_2l_cdr1_pr_vreg_iband_val :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_pr_vreg_ckbuf_val :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr1_pr_dac_band :5;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr1_pr_fbksel :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_PR_VREG_IBAND_VAL, *pHAL_RG_PXP_2L_CDR1_PR_VREG_IBAND_VAL;

typedef struct {
u32 rg_pxp_2l_cdr1_pr_ckref_div :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_pr_rst_dly :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr1_pr_rstb_bypass :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr1_pr_monmuxvc :8;
}HAL_RG_PXP_2L_CDR1_PR_CKREF_DIV, *pHAL_RG_PXP_2L_CDR1_PR_CKREF_DIV;

typedef struct {
u32 rg_pxp_2l_cdr1_pr_monck_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_pr_monck_mux :4;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr1_pr_reserve0 :4;
u32 rg_pxp_2l_cdr1_pr_reserve1 :4;
u32 rg_pxp_2l_cdr1_pr_tdc_ref_sel :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_PR_MONCK_EN, *pHAL_RG_PXP_2L_CDR1_PR_MONCK_EN;

typedef struct {
u32 rg_pxp_2l_cdr1_pr_cor_hbw_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_pr_ldo_force_on :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr1_pr_ckref_div1 :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr1_pr_monpr_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_PR_COR_HBW_EN, *pHAL_RG_PXP_2L_CDR1_PR_COR_HBW_EN;

typedef struct {
u32 rg_pxp_2l_cdr1_pr_monpi_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_pr_xfick_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_cdr1_pr_vreg_pi_val :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_cdr1_pi_ldo_en :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_PR_MONPI_EN, *pHAL_RG_PXP_2L_CDR1_PR_MONPI_EN;

typedef struct {
u32 rg_pxp_2l_cdr1_pr_buf_in_sr :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_cdr1_pr_cap_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_dac_mon :5;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_dac_range :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_CDR1_PR_BUF_IN_SR, *pHAL_RG_PXP_2L_CDR1_PR_BUF_IN_SR;

typedef struct {
u32 rg_pxp_2l_rx1_dac_range_eye :2;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_sigdet_dctest_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_sigdet_lpf_ctrl :2;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_DAC_RANGE_EYE, *pHAL_RG_PXP_2L_RX1_DAC_RANGE_EYE;

typedef struct {
u32 rg_pxp_2l_rx1_sigdet_novth :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx1_sigdet_peak :2;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_sigdet_vth_sel :5;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_SIGDET_NOVTH, *pHAL_RG_PXP_2L_RX1_SIGDET_NOVTH;

typedef struct {
u32 rsv_0 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_fe_50ohms_sel :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_fe_eq_hzen :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_FE_50OHMS_SEL, *pHAL_RG_PXP_2L_RX1_FE_50OHMS_SEL;

typedef struct {
u32 rg_pxp_2l_rx1_fe_vb_eq1_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx1_fe_vb_eq2_en :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_fe_vb_eq3_en :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_fe_vcm_gen_pwdb :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_FE_VB_EQ1_EN, *pHAL_RG_PXP_2L_RX1_FE_VB_EQ1_EN;

typedef struct {
u32 rg_pxp_2l_rx1_fe_vcm_sel :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_oscal_ck_inv :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_oscal_wait_wndw :3;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_FE_VCM_SEL, *pHAL_RG_PXP_2L_RX1_FE_VCM_SEL;

typedef struct {
u32 rg_pxp_2l_rx1_oscal_watch_wndw :4;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_oscal_force :10;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_OSCAL_WATCH_WNDW, *pHAL_RG_PXP_2L_RX1_OSCAL_WATCH_WNDW;

typedef struct {
u32 rg_pxp_2l_rx1_oscal_compos :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_oscal_option :16;
}HAL_RG_PXP_2L_RX1_OSCAL_COMPOS, *pHAL_RG_PXP_2L_RX1_OSCAL_COMPOS;

typedef struct {
u32 rg_pxp_2l_rx1_oscal_lvshos :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx1_oscal_ctle1ios :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_oscal_ctle2ios :6;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_oscal_ctle2vos :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_OSCAL_LVSHOS, *pHAL_RG_PXP_2L_RX1_OSCAL_LVSHOS;

typedef struct {
u32 rg_pxp_2l_rx1_oscal_vga1ios :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx1_oscal_vga1vos :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_oscal_vga2ios :6;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_oscal_vga2vos :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_OSCAL_VGA1IOS, *pHAL_RG_PXP_2L_RX1_OSCAL_VGA1IOS;

typedef struct {
u32 rsv_0 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_ck_inv :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq1_wait_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ1_CK_INV, *pHAL_RG_PXP_2L_AEQ1_CK_INV;

typedef struct {
u32 rg_pxp_2l_aeq1_watch_wndw :4;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq1_fr2hr_mode :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_flag_dfe_tune_rdy :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq1_flag_txfir_cp1_back :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ1_WATCH_WNDW, *pHAL_RG_PXP_2L_AEQ1_WATCH_WNDW;

typedef struct {
u32 rg_pxp_2l_aeq1_flag_txfir_req_rdy :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq1_flag_txfir_req_update :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_flag_txfir_tune_rdy :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq1_state :8;
}HAL_RG_PXP_2L_AEQ1_FLAG_TXFIR_REQ_RDY, *pHAL_RG_PXP_2L_AEQ1_FLAG_TXFIR_REQ_RDY;

typedef struct {
u32 rg_pxp_2l_aeq1_option :16;
u32 rg_pxp_2l_aeq1_option2 :8;
u32 rg_pxp_2l_aeq1_option3 :8;
}HAL_RG_PXP_2L_AEQ1_OPTION, *pHAL_RG_PXP_2L_AEQ1_OPTION;

typedef struct {
u32 rg_pxp_2l_aeq1_cforce :4;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_oforce :12;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ1_CFORCE, *pHAL_RG_PXP_2L_AEQ1_CFORCE;

typedef struct {
u32 rsv_0 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_ctle_err_type :2;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq1_ctle_max :5;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ1_CTLE_ERR_TYPE, *pHAL_RG_PXP_2L_AEQ1_CTLE_ERR_TYPE;

typedef struct {
u32 rg_pxp_2l_aeq1_ctle_sttl :8;
u32 rg_pxp_2l_aeq1_ctle_th :3;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_ctle_wndw :4;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_fe_peaking_ctrl_msb :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ1_CTLE_STTL, *pHAL_RG_PXP_2L_AEQ1_CTLE_STTL;

typedef struct {
u32 rg_pxp_2l_rx1_fe_peaking_ctrl_lsb :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_saos_th :3;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_dac_d0_bypass_aeq :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_FE_PEAKING_CTRL_LSB, *pHAL_RG_PXP_2L_RX1_FE_PEAKING_CTRL_LSB;

typedef struct {
u32 rg_pxp_2l_rx1_dac_d1_bypass_aeq :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx1_dac_e0_bypass_aeq :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_dac_e1_bypass_aeq :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_dac_eye_bypass_aeq :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_DAC_D1_BYPASS_AEQ, *pHAL_RG_PXP_2L_RX1_DAC_D1_BYPASS_AEQ;

typedef struct {
u32 rg_pxp_2l_rx1_dac_err0_bypass_aeq :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_rx1_dac_err1_bypass_aeq :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_rx1_dac_err0 :7;
u32 rsv_23 :1;
u32 rg_pxp_2l_rx1_dac_err1 :7;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_RX1_DAC_ERR0_BYPASS_AEQ, *pHAL_RG_PXP_2L_RX1_DAC_ERR0_BYPASS_AEQ;

typedef struct {
u32 rsv_0 :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_cm1_wndw :4;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq1_cp1_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ1_CM1_WNDW, *pHAL_RG_PXP_2L_AEQ1_CM1_WNDW;

typedef struct {
u32 rg_pxp_2l_aeq1_vga_wndw :4;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq1_dfetp1_wndw :4;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_dfetp2_wndw :4;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq1_dfetp3_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ1_VGA_WNDW, *pHAL_RG_PXP_2L_AEQ1_VGA_WNDW;

typedef struct {
u32 rg_pxp_2l_aeq1_dfetp4_wndw :4;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rg_pxp_2l_aeq1_dfetp5_wndw :4;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rg_pxp_2l_aeq1_dfetp6_wndw :4;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rg_pxp_2l_aeq1_dfetp7_wndw :4;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ1_DFETP4_WNDW, *pHAL_RG_PXP_2L_AEQ1_DFETP4_WNDW;

typedef struct {
u32 rg_pxp_2l_aeq1_trn_dfenum :3;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RG_PXP_2L_AEQ1_TRN_DFENUM, *pHAL_RG_PXP_2L_AEQ1_TRN_DFENUM;

typedef struct {
u32 rgs_pxp_rx1_oscal_fe_vos :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rgs_pxp_rx1_oscal_compos :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rgs_pxp_rx1_oscal_lvshos :6;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rgs_pxp_rx1_oscal_ctle1ios :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RGS_PXP_RX1_OSCAL_FE_VOS, *pHAL_RGS_PXP_RX1_OSCAL_FE_VOS;

typedef struct {
u32 rgs_pxp_2l_rx1_oscal_ctle2ios :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rgs_pxp_2l_rx1_oscal_ctle2vos :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rgs_pxp_2l_rx1_oscal_vga1ios :6;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rgs_pxp_2l_rx1_oscal_vga1vos :6;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RGS_PXP_2L_RX1_OSCAL_CTLE2IOS, *pHAL_RGS_PXP_2L_RX1_OSCAL_CTLE2IOS;

typedef struct {
u32 rgs_pxp_2l_rx1_oscal_vga2ios :6;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rgs_pxp_2l_rx1_oscal_vga2vos :6;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RGS_PXP_2L_RX1_OSCAL_VGA2IOS, *pHAL_RGS_PXP_2L_RX1_OSCAL_VGA2IOS;

typedef struct {
u32 rgs_pxp_aeq1_ctle :5;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rsv_8 :1;
u32 rsv_9 :1;
u32 rsv_10 :1;
u32 rsv_11 :1;
u32 rsv_12 :1;
u32 rsv_13 :1;
u32 rsv_14 :1;
u32 rsv_15 :1;
u32 rsv_16 :1;
u32 rsv_17 :1;
u32 rsv_18 :1;
u32 rsv_19 :1;
u32 rsv_20 :1;
u32 rsv_21 :1;
u32 rsv_22 :1;
u32 rsv_23 :1;
u32 rsv_24 :1;
u32 rsv_25 :1;
u32 rsv_26 :1;
u32 rsv_27 :1;
u32 rsv_28 :1;
u32 rsv_29 :1;
u32 rsv_30 :1;
u32 rsv_31 :1;
}HAL_RGS_PXP_AEQ1_CTLE, *pHAL_RGS_PXP_AEQ1_CTLE;

typedef struct {
u32 rgs_pxp_2l_aeq1_saosc_en :1;
u32 rsv_1 :1;
u32 rsv_2 :1;
u32 rsv_3 :1;
u32 rsv_4 :1;
u32 rsv_5 :1;
u32 rsv_6 :1;
u32 rsv_7 :1;
u32 rgs_pxp_aeq1_d0_os :7;
u32 rsv_15 :1;
u32 rgs_pxp_aeq1_d1_os :7;
u32 rsv_23 :1;
u32 rgs_pxp_aeq1_e0_os :7;
u32 rsv_31 :1;
}HAL_RGS_PXP_AEQ1_SAOSC_EN, *pHAL_RGS_PXP_AEQ1_SAOSC_EN;

typedef struct {
u32 rgs_pxp_aeq1_e1_os :7;
u32 rsv_7 :1;
u32 rgs_pxp_aeq1_eye_os :7;
u32 rsv_15 :1;
u32 rgs_pxp_aeq1_err0_os :7;
u32 rsv_23 :1;
u32 rgs_pxp_aeq1_err1_os :7;
u32 rsv_31 :1;
}HAL_RGS_PXP_AEQ1_E1_OS, *pHAL_RGS_PXP_AEQ1_E1_OS;

#endif
