<dec f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h' l='41' type='130'/>
<doc f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h' l='33'>/// A 12-bit PC-relative fixup for the family of branches
  /// which take 12-bit targets (RJMP,RCALL,etc).
  /// \note Although the fixup is labelled as 13 bits, it
  ///       is actually only encoded in 12. The reason for
  ///       The nonmenclature is that AVR branch targets are
  ///       rightshifted by 1, because instructions are always
  ///       aligned to 2 bytes, so the 0&apos;th bit is always 0.
  ///       This way there is 13-bits of precision.</doc>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp' l='256' c='_ZNK4llvm13AVRAsmBackend16adjustFixupValueERKNS_7MCFixupERKNS_7MCValueERmPNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp' l='475' c='_ZN4llvm13AVRAsmBackend21shouldForceRelocationERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueE'/>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRELFObjectWriter.cpp' l='83' c='_ZNK4llvm18AVRELFObjectWriter12getRelocTypeERNS_9MCContextERKNS_7MCValueERKNS_7MCFixupEb'/>
<use f='llvm/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc' l='530' u='m' c='_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
