Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: LED_DRV.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LED_DRV.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LED_DRV"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : LED_DRV
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\susica\LEDP2S\sevenseg_SCH.vf" into library work
Parsing module <sevenseg_SCH>.
Analyzing Verilog file "E:\susica\LEDP2S\Mux4to1b4.vf" into library work
Parsing module <Mux4to1b4>.
Analyzing Verilog file "E:\susica\LEDP2S\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "E:\susica\LEDP2S\CreateNumber.v" into library work
Parsing module <CreateNumber>.
Parsing module <pbdebounce>.
Analyzing Verilog file "E:\susica\LEDP2S\clk_div.v" into library work
Parsing module <clkdiv_t>.
Analyzing Verilog file "E:\susica\LEDP2S\scoreboard_sch.vf" into library work
Parsing module <scoreboard_sch>.
Analyzing Verilog file "E:\susica\LEDP2S\fir.v" into library work
Parsing module <shift_reg>.
Analyzing Verilog file "E:\susica\LEDP2S\LED_DRV.v" into library work
Parsing module <LED_DRV>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <LED_DRV>.
WARNING:HDLCompiler:604 - "E:\susica\LEDP2S\LED_DRV.v" Line 43: Module instantiation should have an instance name

Elaborating module <scoreboard_sch>.

Elaborating module <sevenseg_SCH>.

Elaborating module <AND4>.

Elaborating module <OR2>.

Elaborating module <OR3>.

Elaborating module <OR4>.

Elaborating module <AND3>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <Mux4to1>.

Elaborating module <Mux4to1b4>.

Elaborating module <CreateNumber>.

Elaborating module <pbdebounce>.

Elaborating module <clkdiv_t>.

Elaborating module <BUF>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <XNOR2>.
WARNING:HDLCompiler:604 - "E:\susica\LEDP2S\LED_DRV.v" Line 52: Module instantiation should have an instance name

Elaborating module <shift_reg>.

Elaborating module <FD>.
WARNING:HDLCompiler:189 - "E:\susica\LEDP2S\LED_DRV.v" Line 52: Size mismatch in connection of port <s_in>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:604 - "E:\susica\LEDP2S\LED_DRV.v" Line 53: Module instantiation should have an instance name
WARNING:HDLCompiler:634 - "E:\susica\LEDP2S\LED_DRV.v" Line 38: Net <Q[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LED_DRV>.
    Related source file is "E:\susica\LEDP2S\LED_DRV.v".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <LED_DRV> synthesized.

Synthesizing Unit <scoreboard_sch>.
    Related source file is "E:\susica\LEDP2S\scoreboard_sch.vf".
    Summary:
	no macro.
Unit <scoreboard_sch> synthesized.

Synthesizing Unit <sevenseg_SCH>.
    Related source file is "E:\susica\LEDP2S\sevenseg_SCH.vf".
    Summary:
	no macro.
Unit <sevenseg_SCH> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "E:\susica\LEDP2S\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <Mux4to1b4>.
    Related source file is "E:\susica\LEDP2S\Mux4to1b4.vf".
    Summary:
	no macro.
Unit <Mux4to1b4> synthesized.

Synthesizing Unit <CreateNumber>.
    Related source file is "E:\susica\LEDP2S\CreateNumber.v".
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<11>>.
    Found 1-bit register for signal <num<10>>.
    Found 1-bit register for signal <num<9>>.
    Found 1-bit register for signal <num<8>>.
    Found 1-bit register for signal <num<15>>.
    Found 1-bit register for signal <num<14>>.
    Found 1-bit register for signal <num<13>>.
    Found 1-bit register for signal <num<12>>.
    Found 1-bit register for signal <num<3>>.
    Found 4-bit adder for signal <A> created at line 31.
    Found 4-bit adder for signal <B> created at line 32.
    Found 4-bit adder for signal <C> created at line 33.
    Found 4-bit adder for signal <D> created at line 34.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CreateNumber> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "E:\susica\LEDP2S\CreateNumber.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <clkdiv_t>.
    Related source file is "E:\susica\LEDP2S\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_15_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv_t> synthesized.

Synthesizing Unit <shift_reg>.
    Related source file is "E:\susica\LEDP2S\fir.v".
    Summary:
	no macro.
Unit <shift_reg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 4-bit adder                                           : 4
# Registers                                            : 13
 1-bit register                                        : 4
 32-bit register                                       : 1
 4-bit register                                        : 4
 7-bit register                                        : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CreateNumber>.
The following registers are absorbed into counter <num<3:0>>: 1 register on signal <num<3:0>>.
The following registers are absorbed into counter <num<8>_num<9>_num<10>_num<11>>: 1 register on signal <num<8>_num<9>_num<10>_num<11>>.
The following registers are absorbed into counter <num<4>_num<5>_num<6>_num<7>>: 1 register on signal <num<4>_num<5>_num<6>_num<7>>.
The following registers are absorbed into counter <num<12>_num<13>_num<14>_num<15>>: 1 register on signal <num<12>_num<13>_num<14>_num<15>>.
Unit <CreateNumber> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv_t>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv_t> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit LED_DRV : the following signal(s) form a combinatorial loop: q0, q1.

Optimizing unit <LED_DRV> ...

Optimizing unit <scoreboard_sch> ...

Optimizing unit <Mux4to1b4> ...

Optimizing unit <sevenseg_SCH> ...

Optimizing unit <shift_reg> ...

Optimizing unit <CreateNumber> ...

Optimizing unit <pbdebounce> ...
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_31> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_30> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_29> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_28> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_27> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_26> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_25> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_24> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_23> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_22> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_21> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_20> of sequential type is unconnected in block <LED_DRV>.
WARNING:Xst:2677 - Node <_i000001/XLXI_7/clkdiv_19> of sequential type is unconnected in block <LED_DRV>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LED_DRV, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LED_DRV.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 268
#      AND2                        : 90
#      AND3                        : 11
#      AND4                        : 14
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 18
#      LUT2                        : 4
#      LUT3                        : 8
#      LUT4                        : 8
#      LUT5                        : 4
#      LUT6                        : 4
#      MUXCY                       : 18
#      MUXF7                       : 4
#      OR2                         : 23
#      OR3                         : 3
#      OR4                         : 14
#      VCC                         : 1
#      XNOR2                       : 2
#      XORCY                       : 19
# FlipFlops/Latches                : 83
#      FD                          : 64
#      FDC                         : 19
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 7
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              83  out of  202800     0%  
 Number of Slice LUTs:                   67  out of  101400     0%  
    Number used as Logic:                67  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    104
   Number with an unused Flip Flop:      21  out of    104    20%  
   Number with an unused LUT:            37  out of    104    35%  
   Number of fully used LUT-FF pairs:    46  out of    104    44%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  25  out of    400     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                  | Load  |
-----------------------------------+--------------------------------------------------------+-------+
clk                                | BUFGP                                                  | 19    |
_i000001/XLXI_6/p1/pbreg           | NONE(_i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_0)    | 4     |
_i000001/XLXI_6/p3/pbreg           | NONE(_i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_0)| 4     |
_i000001/XLXI_6/p2/pbreg           | NONE(_i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_0)  | 4     |
_i000001/XLXI_6/p0/pbreg           | NONE(_i000001/XLXI_6/num<3:0>_0)                       | 4     |
_i000001/XLXI_7/clkdiv_17          | BUFG                                                   | 48    |
-----------------------------------+--------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.276ns (Maximum Frequency: 439.367MHz)
   Minimum input arrival time before clock: 5.327ns
   Maximum output required time after clock: 7.246ns
   Maximum combinational path delay: 1.191ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.625ns (frequency: 615.385MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               1.625ns (Levels of Logic = 20)
  Source:            _i000001/XLXI_7/clkdiv_0 (FF)
  Destination:       _i000001/XLXI_7/clkdiv_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: _i000001/XLXI_7/clkdiv_0 to _i000001/XLXI_7/clkdiv_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.399  _i000001/XLXI_7/clkdiv_0 (_i000001/XLXI_7/clkdiv_0)
     INV:I->O              1   0.067   0.000  _i000001/XLXI_7/Mcount_clkdiv_lut<0>_INV_0 (_i000001/XLXI_7/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.291   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<0> (_i000001/XLXI_7/Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<1> (_i000001/XLXI_7/Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<2> (_i000001/XLXI_7/Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<3> (_i000001/XLXI_7/Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<4> (_i000001/XLXI_7/Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<5> (_i000001/XLXI_7/Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<6> (_i000001/XLXI_7/Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<7> (_i000001/XLXI_7/Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<8> (_i000001/XLXI_7/Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<9> (_i000001/XLXI_7/Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<10> (_i000001/XLXI_7/Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<11> (_i000001/XLXI_7/Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<12> (_i000001/XLXI_7/Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<13> (_i000001/XLXI_7/Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<14> (_i000001/XLXI_7/Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<15> (_i000001/XLXI_7/Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<16> (_i000001/XLXI_7/Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           0   0.015   0.000  _i000001/XLXI_7/Mcount_clkdiv_cy<17> (_i000001/XLXI_7/Mcount_clkdiv_cy<17>)
     XORCY:CI->O           1   0.320   0.000  _i000001/XLXI_7/Mcount_clkdiv_xor<18> (_i000001/Result<18>)
     FDC:D                     0.011          _i000001/XLXI_7/clkdiv_18
    ----------------------------------------
    Total                      1.625ns (1.226ns logic, 0.399ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/XLXI_6/p1/pbreg'
  Clock period: 1.191ns (frequency: 839.630MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.191ns (Levels of Logic = 1)
  Source:            _i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_3 (FF)
  Destination:       _i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_3 (FF)
  Source Clock:      _i000001/XLXI_6/p1/pbreg rising
  Destination Clock: _i000001/XLXI_6/p1/pbreg rising

  Data Path: _i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_3 to _i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.282   0.432  _i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_3 (_i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_3)
     INV:I->O              1   0.067   0.399  _i000001/XLXI_6/Mcount_num<4>_num<5>_num<6>_num<7>_xor<0>11_INV_0 (_i000001/XLXI_6/Result<0>2)
     FD:D                      0.011          _i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_3
    ----------------------------------------
    Total                      1.191ns (0.360ns logic, 0.831ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/XLXI_6/p3/pbreg'
  Clock period: 1.191ns (frequency: 839.630MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.191ns (Levels of Logic = 1)
  Source:            _i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_3 (FF)
  Destination:       _i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_3 (FF)
  Source Clock:      _i000001/XLXI_6/p3/pbreg rising
  Destination Clock: _i000001/XLXI_6/p3/pbreg rising

  Data Path: _i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_3 to _i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.282   0.432  _i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_3 (_i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_3)
     INV:I->O              1   0.067   0.399  _i000001/XLXI_6/Mcount_num<12>_num<13>_num<14>_num<15>_xor<0>11_INV_0 (_i000001/XLXI_6/Result<0>3)
     FD:D                      0.011          _i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_3
    ----------------------------------------
    Total                      1.191ns (0.360ns logic, 0.831ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/XLXI_6/p2/pbreg'
  Clock period: 1.191ns (frequency: 839.630MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.191ns (Levels of Logic = 1)
  Source:            _i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_3 (FF)
  Destination:       _i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_3 (FF)
  Source Clock:      _i000001/XLXI_6/p2/pbreg rising
  Destination Clock: _i000001/XLXI_6/p2/pbreg rising

  Data Path: _i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_3 to _i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.282   0.432  _i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_3 (_i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_3)
     INV:I->O              1   0.067   0.399  _i000001/XLXI_6/Mcount_num<8>_num<9>_num<10>_num<11>_xor<0>11_INV_0 (_i000001/XLXI_6/Result<0>1)
     FD:D                      0.011          _i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_3
    ----------------------------------------
    Total                      1.191ns (0.360ns logic, 0.831ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/XLXI_6/p0/pbreg'
  Clock period: 1.191ns (frequency: 839.630MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.191ns (Levels of Logic = 1)
  Source:            _i000001/XLXI_6/num<3:0>_3 (FF)
  Destination:       _i000001/XLXI_6/num<3:0>_3 (FF)
  Source Clock:      _i000001/XLXI_6/p0/pbreg rising
  Destination Clock: _i000001/XLXI_6/p0/pbreg rising

  Data Path: _i000001/XLXI_6/num<3:0>_3 to _i000001/XLXI_6/num<3:0>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.282   0.432  _i000001/XLXI_6/num<3:0>_3 (_i000001/XLXI_6/num<3:0>_3)
     INV:I->O              1   0.067   0.399  _i000001/XLXI_6/Mcount_num<3:0>_xor<0>11_INV_0 (_i000001/XLXI_6/Result<0>)
     FD:D                      0.011          _i000001/XLXI_6/num<3:0>_3
    ----------------------------------------
    Total                      1.191ns (0.360ns logic, 0.831ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/XLXI_7/clkdiv_17'
  Clock period: 2.276ns (frequency: 439.367MHz)
  Total number of paths / destination ports: 99 / 43
-------------------------------------------------------------------------
Delay:               2.276ns (Levels of Logic = 2)
  Source:            _i000003/dt_1 (FF)
  Destination:       _i000003/dt_0 (FF)
  Source Clock:      _i000001/XLXI_7/clkdiv_17 rising
  Destination Clock: _i000001/XLXI_7/clkdiv_17 rising

  Data Path: _i000003/dt_1 to _i000003/dt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.739  _i000003/dt_1 (_i000003/Q<1>)
     AND2:I0->O            1   0.053   0.739  _i000003/sh0 (_i000003/s0)
     OR2:I0->O             1   0.053   0.399  _i000003/or0 (_i000003/D<0>)
     FD:D                      0.011          _i000003/dt_0
    ----------------------------------------
    Total                      2.276ns (0.399ns logic, 1.877ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              0.849ns (Levels of Logic = 1)
  Source:            RSTN (PAD)
  Destination:       _i000001/XLXI_7/clkdiv_18 (FF)
  Destination Clock: clk rising

  Data Path: RSTN to _i000001/XLXI_7/clkdiv_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.000   0.524  RSTN_IBUF (LED_CLR_OBUF)
     FDC:CLR                   0.325          _i000001/XLXI_7/clkdiv_0
    ----------------------------------------
    Total                      0.849ns (0.325ns logic, 0.524ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000001/XLXI_7/clkdiv_17'
  Total number of paths / destination ports: 44 / 24
-------------------------------------------------------------------------
Offset:              5.327ns (Levels of Logic = 7)
  Source:            start (PAD)
  Destination:       _i000003/dt_0 (FF)
  Destination Clock: _i000001/XLXI_7/clkdiv_17 rising

  Data Path: start to _i000003/dt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.739  start_IBUF (start_IBUF)
     AND2:I0->O            1   0.053   0.739  L (o0)
     XNOR2:I0->O           1   0.053   0.725  B0 (q0)
     XNOR2:I1->O          19   0.067   0.518  B1 (q1)
     INV:I->O              8   0.393   0.771  _i000003/inv_0 (_i000003/NS_L)
     AND2:I1->O            1   0.067   0.739  _i000003/sh7 (_i000003/s7)
     OR2:I0->O             1   0.053   0.399  _i000003/or7 (_i000003/D<7>)
     FD:D                      0.011          _i000003/dt_7
    ----------------------------------------
    Total                      5.327ns (0.697ns logic, 4.630ns route)
                                       (13.1% logic, 86.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 785 / 13
-------------------------------------------------------------------------
Offset:              7.246ns (Levels of Logic = 9)
  Source:            _i000001/XLXI_7/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: _i000001/XLXI_7/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.282   0.484  _i000001/XLXI_7/clkdiv_17 (_i000001/XLXI_7/clkdiv_17)
     INV:I->O              2   0.393   0.731  _i000001/XLXI_4/XLXI_2 (_i000001/XLXI_4/XLXN_5)
     AND2:I1->O            4   0.067   0.745  _i000001/XLXI_4/XLXI_5 (_i000001/XLXI_4/XLXN_67)
     AND2:I1->O            1   0.067   0.725  _i000001/XLXI_4/XLXI_13 (_i000001/XLXI_4/XLXN_20)
     OR4:I1->O            11   0.067   0.465  _i000001/XLXI_4/XLXI_24 (_i000001/o<1>)
     INV:I->O              8   0.393   0.681  _i000001/XLXI_1/XLXI_115 (_i000001/XLXI_1/ND1)
     AND4:I2->O            2   0.157   0.608  _i000001/XLXI_1/XLXI_112 (_i000001/XLXI_1/XLXN_28)
     OR4:I3->O             1   0.190   0.725  _i000001/XLXI_1/XLXI_20 (_i000001/XLXI_1/XLXN_13)
     OR2:I1->O             1   0.067   0.399  _i000001/XLXI_1/XLXI_4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.246ns (1.683ns logic, 5.563ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000001/XLXI_6/p3/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 7)
  Source:            _i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_2 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      _i000001/XLXI_6/p3/pbreg rising

  Data Path: _i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_2 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  _i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_2 (_i000001/XLXI_6/num<12>_num<13>_num<14>_num<15>_2)
     AND2:I0->O            1   0.053   0.739  _i000001/XLXI_4/XLXI_14 (_i000001/XLXI_4/XLXN_21)
     OR4:I0->O            11   0.053   0.465  _i000001/XLXI_4/XLXI_24 (_i000001/o<1>)
     INV:I->O              8   0.393   0.681  _i000001/XLXI_1/XLXI_115 (_i000001/XLXI_1/ND1)
     AND4:I2->O            2   0.157   0.608  _i000001/XLXI_1/XLXI_112 (_i000001/XLXI_1/XLXN_28)
     OR4:I3->O             1   0.190   0.725  _i000001/XLXI_1/XLXI_20 (_i000001/XLXI_1/XLXN_13)
     OR2:I1->O             1   0.067   0.399  _i000001/XLXI_1/XLXI_4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.578ns (1.195ns logic, 4.383ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000001/XLXI_6/p2/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 7)
  Source:            _i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_2 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      _i000001/XLXI_6/p2/pbreg rising

  Data Path: _i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_2 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  _i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_2 (_i000001/XLXI_6/num<8>_num<9>_num<10>_num<11>_2)
     AND2:I0->O            1   0.053   0.725  _i000001/XLXI_4/XLXI_13 (_i000001/XLXI_4/XLXN_20)
     OR4:I1->O            11   0.067   0.465  _i000001/XLXI_4/XLXI_24 (_i000001/o<1>)
     INV:I->O              8   0.393   0.681  _i000001/XLXI_1/XLXI_115 (_i000001/XLXI_1/ND1)
     AND4:I2->O            2   0.157   0.608  _i000001/XLXI_1/XLXI_112 (_i000001/XLXI_1/XLXN_28)
     OR4:I3->O             1   0.190   0.725  _i000001/XLXI_1/XLXI_20 (_i000001/XLXI_1/XLXN_13)
     OR2:I1->O             1   0.067   0.399  _i000001/XLXI_1/XLXI_4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.578ns (1.209ns logic, 4.369ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000001/XLXI_6/p1/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 7)
  Source:            _i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_2 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      _i000001/XLXI_6/p1/pbreg rising

  Data Path: _i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_2 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  _i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_2 (_i000001/XLXI_6/num<4>_num<5>_num<6>_num<7>_2)
     AND2:I0->O            1   0.053   0.635  _i000001/XLXI_4/XLXI_12 (_i000001/XLXI_4/XLXN_19)
     OR4:I2->O            11   0.157   0.465  _i000001/XLXI_4/XLXI_24 (_i000001/o<1>)
     INV:I->O              8   0.393   0.681  _i000001/XLXI_1/XLXI_115 (_i000001/XLXI_1/ND1)
     AND4:I2->O            2   0.157   0.608  _i000001/XLXI_1/XLXI_112 (_i000001/XLXI_1/XLXN_28)
     OR4:I3->O             1   0.190   0.725  _i000001/XLXI_1/XLXI_20 (_i000001/XLXI_1/XLXN_13)
     OR2:I1->O             1   0.067   0.399  _i000001/XLXI_1/XLXI_4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.578ns (1.299ns logic, 4.279ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000001/XLXI_6/p0/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 7)
  Source:            _i000001/XLXI_6/num<3:0>_2 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      _i000001/XLXI_6/p0/pbreg rising

  Data Path: _i000001/XLXI_6/num<3:0>_2 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  _i000001/XLXI_6/num<3:0>_2 (_i000001/XLXI_6/num<3:0>_2)
     AND2:I0->O            1   0.053   0.602  _i000001/XLXI_4/XLXI_11 (_i000001/XLXI_4/XLXN_18)
     OR4:I3->O            11   0.190   0.465  _i000001/XLXI_4/XLXI_24 (_i000001/o<1>)
     INV:I->O              8   0.393   0.681  _i000001/XLXI_1/XLXI_115 (_i000001/XLXI_1/ND1)
     AND4:I2->O            2   0.157   0.608  _i000001/XLXI_1/XLXI_112 (_i000001/XLXI_1/XLXN_28)
     OR4:I3->O             1   0.190   0.725  _i000001/XLXI_1/XLXI_20 (_i000001/XLXI_1/XLXN_13)
     OR2:I1->O             1   0.067   0.399  _i000001/XLXI_1/XLXI_4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.578ns (1.332ns logic, 4.246ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000001/XLXI_7/clkdiv_17'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            _i000003/dt_0 (FF)
  Destination:       LED_DO (PAD)
  Source Clock:      _i000001/XLXI_7/clkdiv_17 rising

  Data Path: _i000003/dt_0 to LED_DO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  _i000003/dt_0 (LED_DO_OBUF)
     OBUF:I->O                 0.000          LED_DO_OBUF (LED_DO)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.191ns (Levels of Logic = 3)
  Source:            BN (PAD)
  Destination:       K_ROW (PAD)

  Data Path: BN to K_ROW
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  BN_IBUF (BN_IBUF)
     BUF:I->O              1   0.393   0.399  _i000001/XLXI_14 (K_ROW_OBUF)
     OBUF:I->O                 0.000          K_ROW_OBUF (K_ROW)
    ----------------------------------------
    Total                      1.191ns (0.393ns logic, 0.798ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _i000001/XLXI_6/p0/pbreg
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_i000001/XLXI_6/p0/pbreg|    1.191|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000001/XLXI_6/p1/pbreg
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_i000001/XLXI_6/p1/pbreg|    1.191|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000001/XLXI_6/p2/pbreg
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_i000001/XLXI_6/p2/pbreg|    1.191|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000001/XLXI_6/p3/pbreg
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_i000001/XLXI_6/p3/pbreg|    1.191|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000001/XLXI_7/clkdiv_17
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
_i000001/XLXI_6/p0/pbreg |    2.309|         |         |         |
_i000001/XLXI_6/p1/pbreg |    2.309|         |         |         |
_i000001/XLXI_6/p2/pbreg |    2.309|         |         |         |
_i000001/XLXI_6/p3/pbreg |    2.309|         |         |         |
_i000001/XLXI_7/clkdiv_17|    2.276|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.625|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.33 secs
 
--> 

Total memory usage is 412380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    1 (   0 filtered)

