Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sadAlgorithm_3x3.vhd" into library work
Parsing entity <sadAlgorithm_3x3>.
Parsing architecture <Behavioral> of entity <sadalgorithm_3x3>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sad_wrapper.vhd" into library work
Parsing entity <sad_wrapper>.
Parsing architecture <Behavioral> of entity <sad_wrapper>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/comm_fpga_fx2.vhd" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <behavioural> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <behavioural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behavioural>) from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <behavioural>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/top_level.vhd" Line 286: Assignment to flags ignored, since the identifier is never used

Elaborating entity <sad_wrapper> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sad_wrapper.vhd" Line 90: Assignment to sum_array ignored, since the identifier is never used

Elaborating entity <sadAlgorithm_3x3> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/top_level.vhd".
    Found 8-bit register for signal <reg1>.
    Found 8-bit register for signal <reg2>.
    Found 8-bit register for signal <reg3>.
    Found 8-bit 4-to-1 multiplexer for signal <_n0059> created at line 61.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/comm_fpga_fx2.vhd".
    Found 32-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_18_OUT<31:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 222
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  49 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <sad_wrapper>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sad_wrapper.vhd".
        window = 3
        win = 1
        ncol_c = 19
        nrow_c = 3
        PIXEL_CNT = 57
        DISP_RANGE = 16
    Found 8-bit register for signal <templ_array<1>>.
    Found 8-bit register for signal <templ_array<2>>.
    Found 8-bit register for signal <templ_array<3>>.
    Found 8-bit register for signal <templ_array<4>>.
    Found 8-bit register for signal <templ_array<5>>.
    Found 8-bit register for signal <templ_array<6>>.
    Found 8-bit register for signal <templ_array<7>>.
    Found 8-bit register for signal <templ_array<8>>.
    Found 8-bit register for signal <templ_array<9>>.
    Found 8-bit register for signal <templ_array<10>>.
    Found 8-bit register for signal <templ_array<11>>.
    Found 8-bit register for signal <templ_array<12>>.
    Found 8-bit register for signal <templ_array<13>>.
    Found 8-bit register for signal <templ_array<14>>.
    Found 8-bit register for signal <templ_array<15>>.
    Found 8-bit register for signal <templ_array<16>>.
    Found 8-bit register for signal <templ_array<17>>.
    Found 8-bit register for signal <templ_array<18>>.
    Found 8-bit register for signal <templ_array<19>>.
    Found 8-bit register for signal <templ_array<20>>.
    Found 8-bit register for signal <templ_array<21>>.
    Found 8-bit register for signal <templ_array<22>>.
    Found 8-bit register for signal <templ_array<23>>.
    Found 8-bit register for signal <templ_array<24>>.
    Found 8-bit register for signal <templ_array<25>>.
    Found 8-bit register for signal <templ_array<26>>.
    Found 8-bit register for signal <templ_array<27>>.
    Found 8-bit register for signal <templ_array<28>>.
    Found 8-bit register for signal <templ_array<29>>.
    Found 8-bit register for signal <templ_array<30>>.
    Found 8-bit register for signal <templ_array<31>>.
    Found 8-bit register for signal <templ_array<32>>.
    Found 8-bit register for signal <templ_array<33>>.
    Found 8-bit register for signal <templ_array<34>>.
    Found 8-bit register for signal <templ_array<35>>.
    Found 8-bit register for signal <templ_array<36>>.
    Found 8-bit register for signal <templ_array<37>>.
    Found 8-bit register for signal <templ_array<38>>.
    Found 8-bit register for signal <templ_array<39>>.
    Found 8-bit register for signal <templ_array<40>>.
    Found 8-bit register for signal <templ_array<41>>.
    Found 8-bit register for signal <templ_array<42>>.
    Found 8-bit register for signal <templ_array<43>>.
    Found 8-bit register for signal <templ_array<44>>.
    Found 8-bit register for signal <templ_array<45>>.
    Found 8-bit register for signal <templ_array<46>>.
    Found 8-bit register for signal <templ_array<47>>.
    Found 8-bit register for signal <templ_array<48>>.
    Found 8-bit register for signal <templ_array<49>>.
    Found 8-bit register for signal <templ_array<50>>.
    Found 8-bit register for signal <templ_array<51>>.
    Found 8-bit register for signal <templ_array<52>>.
    Found 8-bit register for signal <templ_array<53>>.
    Found 8-bit register for signal <templ_array<54>>.
    Found 8-bit register for signal <templ_array<55>>.
    Found 8-bit register for signal <templ_array<56>>.
    Found 8-bit register for signal <search_array<0>>.
    Found 8-bit register for signal <search_array<1>>.
    Found 8-bit register for signal <search_array<2>>.
    Found 8-bit register for signal <search_array<3>>.
    Found 8-bit register for signal <search_array<4>>.
    Found 8-bit register for signal <search_array<5>>.
    Found 8-bit register for signal <search_array<6>>.
    Found 8-bit register for signal <search_array<7>>.
    Found 8-bit register for signal <search_array<8>>.
    Found 8-bit register for signal <search_array<9>>.
    Found 8-bit register for signal <search_array<10>>.
    Found 8-bit register for signal <search_array<11>>.
    Found 8-bit register for signal <search_array<12>>.
    Found 8-bit register for signal <search_array<13>>.
    Found 8-bit register for signal <search_array<14>>.
    Found 8-bit register for signal <search_array<15>>.
    Found 8-bit register for signal <search_array<16>>.
    Found 8-bit register for signal <search_array<17>>.
    Found 8-bit register for signal <search_array<18>>.
    Found 8-bit register for signal <search_array<19>>.
    Found 8-bit register for signal <search_array<20>>.
    Found 8-bit register for signal <search_array<21>>.
    Found 8-bit register for signal <search_array<22>>.
    Found 8-bit register for signal <search_array<23>>.
    Found 8-bit register for signal <search_array<24>>.
    Found 8-bit register for signal <search_array<25>>.
    Found 8-bit register for signal <search_array<26>>.
    Found 8-bit register for signal <search_array<27>>.
    Found 8-bit register for signal <search_array<28>>.
    Found 8-bit register for signal <search_array<29>>.
    Found 8-bit register for signal <search_array<30>>.
    Found 8-bit register for signal <search_array<31>>.
    Found 8-bit register for signal <search_array<32>>.
    Found 8-bit register for signal <search_array<33>>.
    Found 8-bit register for signal <search_array<34>>.
    Found 8-bit register for signal <search_array<35>>.
    Found 8-bit register for signal <search_array<36>>.
    Found 8-bit register for signal <search_array<37>>.
    Found 8-bit register for signal <search_array<38>>.
    Found 8-bit register for signal <search_array<39>>.
    Found 8-bit register for signal <search_array<40>>.
    Found 8-bit register for signal <search_array<41>>.
    Found 8-bit register for signal <search_array<42>>.
    Found 8-bit register for signal <search_array<43>>.
    Found 8-bit register for signal <search_array<44>>.
    Found 8-bit register for signal <search_array<45>>.
    Found 8-bit register for signal <search_array<46>>.
    Found 8-bit register for signal <search_array<47>>.
    Found 8-bit register for signal <search_array<48>>.
    Found 8-bit register for signal <search_array<49>>.
    Found 8-bit register for signal <search_array<50>>.
    Found 8-bit register for signal <search_array<51>>.
    Found 8-bit register for signal <search_array<52>>.
    Found 8-bit register for signal <search_array<53>>.
    Found 8-bit register for signal <search_array<54>>.
    Found 8-bit register for signal <search_array<55>>.
    Found 8-bit register for signal <search_array<56>>.
    Found 8-bit register for signal <sad_array<0>>.
    Found 8-bit register for signal <sad_array<1>>.
    Found 8-bit register for signal <sad_array<2>>.
    Found 8-bit register for signal <sad_array<3>>.
    Found 8-bit register for signal <sad_array<4>>.
    Found 8-bit register for signal <sad_array<5>>.
    Found 8-bit register for signal <sad_array<6>>.
    Found 8-bit register for signal <sad_array<7>>.
    Found 8-bit register for signal <sad_array<8>>.
    Found 8-bit register for signal <sad_array<9>>.
    Found 8-bit register for signal <sad_array<10>>.
    Found 8-bit register for signal <sad_array<11>>.
    Found 8-bit register for signal <sad_array<12>>.
    Found 8-bit register for signal <sad_array<13>>.
    Found 8-bit register for signal <sad_array<14>>.
    Found 8-bit register for signal <sad_array<15>>.
    Found 32-bit register for signal <ndx_t>.
    Found 32-bit register for signal <ndx_s>.
    Found 32-bit register for signal <f2h_t_rd>.
    Found 32-bit register for signal <f2h_s_rd>.
    Found 32-bit register for signal <f2h_sad_rd>.
    Found 8-bit register for signal <templ_array<0>>.
    Found 32-bit adder for signal <ndx_t[31]_GND_14_o_add_223_OUT> created at line 143.
    Found 32-bit adder for signal <ndx_s[31]_GND_14_o_add_287_OUT> created at line 158.
    Found 32-bit adder for signal <f2h_t_rd[31]_GND_14_o_add_290_OUT> created at line 164.
    Found 32-bit adder for signal <f2h_s_rd[31]_GND_14_o_add_293_OUT> created at line 167.
    Found 32-bit adder for signal <f2h_sad_rd[31]_GND_14_o_add_296_OUT> created at line 170.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <templ_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <search_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <templ_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <search_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 57-to-1 multiplexer for signal <ndx_t[5]_X_14_o_wide_mux_162_OUT> created at line 135.
    Found 8-bit 57-to-1 multiplexer for signal <ndx_s[5]_X_14_o_wide_mux_226_OUT> created at line 150.
    Found 8-bit 57-to-1 multiplexer for signal <templ_O> created at line 232.
    Found 8-bit 57-to-1 multiplexer for signal <search_O> created at line 233.
    Found 8-bit 16-to-1 multiplexer for signal <disp_O> created at line 234.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 1200 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <sad_wrapper> synthesized.

Synthesizing Unit <sadAlgorithm_3x3>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sadAlgorithm_3x3.vhd".
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_1_OUT<8:0>> created at line 74.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT<8:0>> created at line 75.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_6_OUT<8:0>> created at line 76.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_9_OUT<8:0>> created at line 77.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_12_OUT<8:0>> created at line 78.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_15_OUT<8:0>> created at line 79.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_18_OUT<8:0>> created at line 80.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_21_OUT<8:0>> created at line 81.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_24_OUT<8:0>> created at line 82.
    Found 9-bit adder for signal <_n0249> created at line 74.
    Found 9-bit adder for signal <_n0250> created at line 74.
    Found 9-bit adder for signal <_n0251> created at line 74.
    Found 9-bit adder for signal <_n0252> created at line 74.
    Found 9-bit adder for signal <_n0253> created at line 74.
    Found 9-bit adder for signal <_n0254> created at line 74.
    Found 9-bit adder for signal <_n0255> created at line 74.
    Found 9-bit adder for signal <_n0256> created at line 74.
    Found 9-bit adder for signal <_n0257> created at line 74.
    Found 9-bit adder for signal <_n0258> created at line 74.
    Found 9-bit adder for signal <_n0259> created at line 74.
    Found 9-bit adder for signal <_n0260> created at line 74.
    Found 9-bit adder for signal <_n0261> created at line 74.
    Found 9-bit adder for signal <_n0262> created at line 74.
    Found 9-bit adder for signal <_n0263> created at line 74.
    Found 9-bit adder for signal <_n0264> created at line 74.
    Found 9-bit adder for signal <sum_sign> created at line 74.
    Summary:
	inferred  26 Adder/Subtractor(s).
Unit <sadAlgorithm_3x3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 422
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
 9-bit adder                                           : 272
 9-bit subtractor                                      : 144
# Registers                                            : 142
 1-bit register                                        : 2
 32-bit register                                       : 6
 7-bit register                                        : 1
 8-bit register                                        : 133
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 35
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 6
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 57-to-1 multiplexer                             : 4
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1
# Xors                                                 : 1152
 1-bit xor2                                            : 1152

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sadAlgorithm_3x3>.
	The following adders/subtractors are grouped into adder tree <Madd_sum_sign_Madd1> :
 	<Madd__n0249_Madd> in block <sadAlgorithm_3x3>, 	<Madd__n0250_Madd> in block <sadAlgorithm_3x3>, 	<Madd__n0252_Madd> in block <sadAlgorithm_3x3>, 	<Madd__n0263_Madd> in block <sadAlgorithm_3x3>.
	The following adders/subtractors are grouped into adder tree <Madd__n02611> :
 	<Madd__n0254> in block <sadAlgorithm_3x3>, 	<Madd__n0255_Madd> in block <sadAlgorithm_3x3>, 	<Madd__n0256> in block <sadAlgorithm_3x3>, 	<Madd__n0257> in block <sadAlgorithm_3x3>, 	<Madd__n0259_Madd> in block <sadAlgorithm_3x3>, 	<Madd__n0261> in block <sadAlgorithm_3x3>.
Unit <sadAlgorithm_3x3> synthesized (advanced).

Synthesizing (advanced) Unit <sad_wrapper>.
The following registers are absorbed into counter <f2h_sad_rd>: 1 register on signal <f2h_sad_rd>.
The following registers are absorbed into counter <ndx_t>: 1 register on signal <ndx_t>.
The following registers are absorbed into counter <ndx_s>: 1 register on signal <ndx_s>.
The following registers are absorbed into counter <f2h_t_rd>: 1 register on signal <f2h_t_rd>.
The following registers are absorbed into counter <f2h_s_rd>: 1 register on signal <f2h_s_rd>.
Unit <sad_wrapper> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 162
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 9-bit adder                                           : 16
 9-bit subtractor                                      : 144
# Adder Trees                                          : 32
 8-bit / 8-inputs adder tree                           : 16
 9-bit / 8-inputs adder tree                           : 16
# Counters                                             : 5
 32-bit up counter                                     : 5
# Registers                                            : 1105
 Flip-Flops                                            : 1105
# Multiplexers                                         : 94
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 57-to-1 multiplexer                             : 32
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 6
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 1152
 1-bit xor2                                            : 1152

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_idle                 | 0000
 s_get_count0           | 0001
 s_get_count1           | 0010
 s_get_count2           | 0011
 s_get_count3           | 0100
 s_begin_write          | 0101
 s_write                | 0110
 s_end_write_aligned    | 0111
 s_end_write_nonaligned | 1000
 s_read                 | 1001
------------------------------------

Optimizing unit <top_level> ...

Optimizing unit <sad_wrapper> ...

Optimizing unit <sadAlgorithm_3x3> ...
WARNING:Xst:1293 - FF/Latch <sad_wrappings/f2h_sad_rd_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_8> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_9> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_10> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_11> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_12> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_13> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_14> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_15> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_16> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_17> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_18> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_19> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_20> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_21> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_22> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_23> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_24> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_25> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_26> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_27> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_28> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_29> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_30> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_31> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1241
 Flip-Flops                                            : 1241

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8837
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 132
#      LUT2                        : 2101
#      LUT3                        : 290
#      LUT4                        : 532
#      LUT5                        : 238
#      LUT6                        : 1023
#      MUXCY                       : 2098
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 2361
# FlipFlops/Latches                : 1241
#      FD                          : 156
#      FDE                         : 953
#      FDR                         : 4
#      FDRE                        : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1241  out of  54576     2%  
 Number of Slice LUTs:                 4352  out of  27288    15%  
    Number used as Logic:              4352  out of  27288    15%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5093
   Number with an unused Flip Flop:    3852  out of   5093    75%  
   Number with an unused LUT:           741  out of   5093    14%  
   Number of fully used LUT-FF pairs:   500  out of   5093     9%  
   Number of unique control sets:       123

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 1241  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.266ns (Maximum Frequency: 107.926MHz)
   Minimum input arrival time before clock: 6.316ns
   Maximum output required time after clock: 7.732ns
   Maximum combinational path delay: 8.465ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 9.266ns (frequency: 107.925MHz)
  Total number of paths / destination ports: 15093773 / 2446
-------------------------------------------------------------------------
Delay:               9.266ns (Levels of Logic = 24)
  Source:            sad_wrappings/templ_array_2_0 (FF)
  Destination:       sad_wrappings/sad_array_14_7 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: sad_wrappings/templ_array_2_0 to sad_wrappings/sad_array_14_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.447   1.050  sad_wrappings/templ_array_2_0 (sad_wrappings/templ_array_2_0)
     LUT2:I1->O            1   0.205   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_lut<0> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<0> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<1> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<2> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<3> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<4> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<5> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<6> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<7> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_cy<7>)
     XORCY:CI->O          14   0.180   1.302  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<8:0>_xor<8> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<8>)
     LUT5:I0->O            1   0.203   0.684  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<2>_SW2 (N230)
     LUT4:I2->O            1   0.203   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<2> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<2>)
     MUXCY:S->O            1   0.172   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<2> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<2>)
     XORCY:CI->O           1   0.180   0.580  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<3> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_36)
     LUT2:I1->O            1   0.205   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<3> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<3>)
     MUXCY:S->O            1   0.172   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>)
     XORCY:CI->O           2   0.180   0.617  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<4> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411)
     LUT3:I2->O            1   0.205   0.580  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124 (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124)
     LUT4:I3->O            1   0.205   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>5 (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>5)
     MUXCY:S->O            1   0.172   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_4 (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>5)
     XORCY:CI->O           1   0.180   0.580  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_5 (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612)
     LUT2:I1->O            1   0.205   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>)
     MUXCY:S->O            0   0.172   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<6> (sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<6>)
     XORCY:CI->O           1   0.180   0.000  sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7> (sad_wrappings/sad_array_next<15><7>)
     FD:D                      0.102          sad_wrappings/sad_array_15_7
    ----------------------------------------
    Total                      9.266ns (3.873ns logic, 5.393ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 2114 / 1132
-------------------------------------------------------------------------
Offset:              6.316ns (Levels of Logic = 3)
  Source:            fx2GotData_in (PAD)
  Destination:       sad_wrappings/ndx_s_31 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to sad_wrappings/ndx_s_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.778  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I0->O           18   0.203   1.297  comm_fpga_fx2/Mmux_h2fValid_out11 (h2fValid)
     LUT4:I0->O           32   0.203   1.291  sad_wrappings/GND_14_o_h2fValid_I_AND_143_o1 (sad_wrappings/GND_14_o_h2fValid_I_AND_143_o)
     FDRE:CE                   0.322          sad_wrappings/ndx_s_0
    ----------------------------------------
    Total                      6.316ns (1.950ns logic, 4.366ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 200 / 21
-------------------------------------------------------------------------
Offset:              7.732ns (Levels of Logic = 4)
  Source:            comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd1 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              50   0.447   1.776  comm_fpga_fx2/state_FSM_FFd1 (comm_fpga_fx2/state_FSM_FFd1)
     LUT5:I2->O            1   0.205   0.580  comm_fpga_fx2/Mmux_dataOut12_SW0 (N20)
     LUT6:I5->O            8   0.205   1.167  comm_fpga_fx2/Mmux_dataOut12 (comm_fpga_fx2/Mmux_dataOut12)
     LUT6:I0->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut1 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      7.732ns (3.631ns logic, 4.101ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 249 / 19
-------------------------------------------------------------------------
Delay:               8.465ns (Levels of Logic = 6)
  Source:            sw_in<7> (PAD)
  Destination:       led_out<7> (PAD)

  Data Path: sw_in<7> to led_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  sw_in_7_IBUF (sw_in_7_IBUF)
     LUT5:I0->O            6   0.203   0.745  sad_wrappings/GND_14_o_sw_I[7]_equal_302_o<7>11 (sad_wrappings/GND_14_o_sw_I[7]_equal_302_o<7>1)
     LUT4:I3->O            6   0.205   0.992  sad_wrappings/GND_14_o_sw_I[7]_equal_305_o<7>1 (sad_wrappings/GND_14_o_sw_I[7]_equal_305_o)
     LUT4:I0->O            1   0.203   0.580  sad_wrappings/led_O<0>_SW0 (N38)
     LUT6:I5->O            1   0.205   0.579  sad_wrappings/led_O<0> (led_out_0_OBUF)
     OBUF:I->O                 2.571          led_out_0_OBUF (led_out<0>)
    ----------------------------------------
    Total                      8.465ns (4.609ns logic, 3.856ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    9.266|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.63 secs
 
--> 


Total memory usage is 421808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    4 (   0 filtered)

