<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: Output Compare management functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Output Compare management functions<div class="ingroups"><a class="el" href="group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group__TIM.html">TIM</a> &raquo; <a class="el" href="group__TIM__Private__Functions.html">TIM_Private_Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Output Compare management functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafcdb6ff00158862aef7fed5e7a554a3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:gafcdb6ff00158862aef7fed5e7a554a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct.  <a href="#gafcdb6ff00158862aef7fed5e7a554a3e">More...</a><br /></td></tr>
<tr class="separator:gafcdb6ff00158862aef7fed5e7a554a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2017455121d910d6ff63ac6f219842c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:ga2017455121d910d6ff63ac6f219842c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct.  <a href="#ga2017455121d910d6ff63ac6f219842c5">More...</a><br /></td></tr>
<tr class="separator:ga2017455121d910d6ff63ac6f219842c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct.  <a href="#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">More...</a><br /></td></tr>
<tr class="separator:ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64571ebbb58cac39a9e760050175f11c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:ga64571ebbb58cac39a9e760050175f11c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct.  <a href="#ga64571ebbb58cac39a9e760050175f11c">More...</a><br /></td></tr>
<tr class="separator:ga64571ebbb58cac39a9e760050175f11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394683c78ae02837882e36014e11643e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a> (<a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:ga394683c78ae02837882e36014e11643e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each TIM_OCInitStruct member with its default value.  <a href="#ga394683c78ae02837882e36014e11643e">More...</a><br /></td></tr>
<tr class="separator:ga394683c78ae02837882e36014e11643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ea0af5a7c1af521236ce5e4d2c42b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</td></tr>
<tr class="memdesc:ga83ea0af5a7c1af521236ce5e4d2c42b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the TIM Output Compare Mode.  <a href="#ga83ea0af5a7c1af521236ce5e4d2c42b0">More...</a><br /></td></tr>
<tr class="separator:ga83ea0af5a7c1af521236ce5e4d2c42b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48631e66c32bb905946664f4722b2546"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Compare1)</td></tr>
<tr class="memdesc:ga48631e66c32bb905946664f4722b2546"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIMx Capture Compare1 Register value.  <a href="#ga48631e66c32bb905946664f4722b2546">More...</a><br /></td></tr>
<tr class="separator:ga48631e66c32bb905946664f4722b2546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de36754f3ba5d46b9ef2bf8e77575c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Compare2)</td></tr>
<tr class="memdesc:ga3de36754f3ba5d46b9ef2bf8e77575c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIMx Capture Compare2 Register value.  <a href="#ga3de36754f3ba5d46b9ef2bf8e77575c7">More...</a><br /></td></tr>
<tr class="separator:ga3de36754f3ba5d46b9ef2bf8e77575c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac372fbbbbc20329802659dd6c6b4e051"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Compare3)</td></tr>
<tr class="memdesc:gac372fbbbbc20329802659dd6c6b4e051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIMx Capture Compare3 Register value.  <a href="#gac372fbbbbc20329802659dd6c6b4e051">More...</a><br /></td></tr>
<tr class="separator:gac372fbbbbc20329802659dd6c6b4e051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ba6c2afa87a239c9d32a49762b4245"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Compare4)</td></tr>
<tr class="memdesc:ga99ba6c2afa87a239c9d32a49762b4245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIMx Capture Compare4 Register value.  <a href="#ga99ba6c2afa87a239c9d32a49762b4245">More...</a><br /></td></tr>
<tr class="separator:ga99ba6c2afa87a239c9d32a49762b4245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f58c12e6493a0d8b9555c9097b831d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr class="memdesc:ga4f58c12e6493a0d8b9555c9097b831d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces the TIMx output 1 waveform to active or inactive level.  <a href="#ga4f58c12e6493a0d8b9555c9097b831d6">More...</a><br /></td></tr>
<tr class="separator:ga4f58c12e6493a0d8b9555c9097b831d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2902b6fbab8dd55cd531055ffcc63d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr class="memdesc:ga3d2902b6fbab8dd55cd531055ffcc63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces the TIMx output 2 waveform to active or inactive level.  <a href="#ga3d2902b6fbab8dd55cd531055ffcc63d">More...</a><br /></td></tr>
<tr class="separator:ga3d2902b6fbab8dd55cd531055ffcc63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920b0fb4ca44fceffd1c3e441feebd8f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr class="memdesc:ga920b0fb4ca44fceffd1c3e441feebd8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces the TIMx output 3 waveform to active or inactive level.  <a href="#ga920b0fb4ca44fceffd1c3e441feebd8f">More...</a><br /></td></tr>
<tr class="separator:ga920b0fb4ca44fceffd1c3e441feebd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a0bbe74251e56d4b835d20b0a3aa63"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr class="memdesc:gaf0a0bbe74251e56d4b835d20b0a3aa63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces the TIMx output 4 waveform to active or inactive level.  <a href="#gaf0a0bbe74251e56d4b835d20b0a3aa63">More...</a><br /></td></tr>
<tr class="separator:gaf0a0bbe74251e56d4b835d20b0a3aa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e6c29ad8f919bef616cf8e3306dd64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr class="memdesc:ga60e6c29ad8f919bef616cf8e3306dd64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR1.  <a href="#ga60e6c29ad8f919bef616cf8e3306dd64">More...</a><br /></td></tr>
<tr class="separator:ga60e6c29ad8f919bef616cf8e3306dd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b4614c6dd2cd52f2c5becdb6590c10"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr class="memdesc:ga75b4614c6dd2cd52f2c5becdb6590c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR2.  <a href="#ga75b4614c6dd2cd52f2c5becdb6590c10">More...</a><br /></td></tr>
<tr class="separator:ga75b4614c6dd2cd52f2c5becdb6590c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2391685a519e60e596b7d596f86f09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr class="memdesc:ga8b2391685a519e60e596b7d596f86f09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR3.  <a href="#ga8b2391685a519e60e596b7d596f86f09">More...</a><br /></td></tr>
<tr class="separator:ga8b2391685a519e60e596b7d596f86f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf4dfb35ff0c7b494dd96579f50b1ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr class="memdesc:ga8bf4dfb35ff0c7b494dd96579f50b1ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR4.  <a href="#ga8bf4dfb35ff0c7b494dd96579f50b1ec">More...</a><br /></td></tr>
<tr class="separator:ga8bf4dfb35ff0c7b494dd96579f50b1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec82031ca62f31f5483195c09752a83a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr class="memdesc:gaec82031ca62f31f5483195c09752a83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Output Compare 1 Fast feature.  <a href="#gaec82031ca62f31f5483195c09752a83a">More...</a><br /></td></tr>
<tr class="separator:gaec82031ca62f31f5483195c09752a83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413359c87f46c69f1ffe2dc8fb3a65e7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr class="memdesc:ga413359c87f46c69f1ffe2dc8fb3a65e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Output Compare 2 Fast feature.  <a href="#ga413359c87f46c69f1ffe2dc8fb3a65e7">More...</a><br /></td></tr>
<tr class="separator:ga413359c87f46c69f1ffe2dc8fb3a65e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f3698e6e56bd9b0a4be7056ba789e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr class="memdesc:gab2f3698e6e56bd9b0a4be7056ba789e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Output Compare 3 Fast feature.  <a href="#gab2f3698e6e56bd9b0a4be7056ba789e1">More...</a><br /></td></tr>
<tr class="separator:gab2f3698e6e56bd9b0a4be7056ba789e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58279a04e8ea5333f1079d3cce8dde12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr class="memdesc:ga58279a04e8ea5333f1079d3cce8dde12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Output Compare 4 Fast feature.  <a href="#ga58279a04e8ea5333f1079d3cce8dde12">More...</a><br /></td></tr>
<tr class="separator:ga58279a04e8ea5333f1079d3cce8dde12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e926cd8a99cfcc7480b2d6de5118b6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr class="memdesc:ga34e926cd8a99cfcc7480b2d6de5118b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears or safeguards the OCREF1 signal on an external event.  <a href="#ga34e926cd8a99cfcc7480b2d6de5118b6">More...</a><br /></td></tr>
<tr class="separator:ga34e926cd8a99cfcc7480b2d6de5118b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac474ebc815d24c8a589969e0c68b27b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr class="memdesc:gac474ebc815d24c8a589969e0c68b27b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears or safeguards the OCREF2 signal on an external event.  <a href="#gac474ebc815d24c8a589969e0c68b27b0">More...</a><br /></td></tr>
<tr class="separator:gac474ebc815d24c8a589969e0c68b27b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd9476a14bd346c319945ec4fa2bc67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr class="memdesc:ga0bd9476a14bd346c319945ec4fa2bc67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears or safeguards the OCREF3 signal on an external event.  <a href="#ga0bd9476a14bd346c319945ec4fa2bc67">More...</a><br /></td></tr>
<tr class="separator:ga0bd9476a14bd346c319945ec4fa2bc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee5fa66b26e7c6f71850272dc3028f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr class="memdesc:gaeee5fa66b26e7c6f71850272dc3028f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears or safeguards the OCREF4 signal on an external event.  <a href="#gaeee5fa66b26e7c6f71850272dc3028f3">More...</a><br /></td></tr>
<tr class="separator:gaeee5fa66b26e7c6f71850272dc3028f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03878f78163485c8a3508cff2111c297"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr class="memdesc:ga03878f78163485c8a3508cff2111c297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx channel 1 polarity.  <a href="#ga03878f78163485c8a3508cff2111c297">More...</a><br /></td></tr>
<tr class="separator:ga03878f78163485c8a3508cff2111c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb91578e7dd34ea7d09862482960445"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr class="memdesc:ga3cb91578e7dd34ea7d09862482960445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Channel 1N polarity.  <a href="#ga3cb91578e7dd34ea7d09862482960445">More...</a><br /></td></tr>
<tr class="separator:ga3cb91578e7dd34ea7d09862482960445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6831cacaac1ef50291af94db94450797"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr class="memdesc:ga6831cacaac1ef50291af94db94450797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx channel 2 polarity.  <a href="#ga6831cacaac1ef50291af94db94450797">More...</a><br /></td></tr>
<tr class="separator:ga6831cacaac1ef50291af94db94450797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa6ea3a89f446b52b4e699272b70cad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr class="memdesc:ga2fa6ea3a89f446b52b4e699272b70cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Channel 2N polarity.  <a href="#ga2fa6ea3a89f446b52b4e699272b70cad">More...</a><br /></td></tr>
<tr class="separator:ga2fa6ea3a89f446b52b4e699272b70cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef43b03fe666495e80aac9741ae7ab0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr class="memdesc:ga1ef43b03fe666495e80aac9741ae7ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx channel 3 polarity.  <a href="#ga1ef43b03fe666495e80aac9741ae7ab0">More...</a><br /></td></tr>
<tr class="separator:ga1ef43b03fe666495e80aac9741ae7ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac710acc5b682e892584fc6f089f61dc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr class="memdesc:gac710acc5b682e892584fc6f089f61dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Channel 3N polarity.  <a href="#gac710acc5b682e892584fc6f089f61dc2">More...</a><br /></td></tr>
<tr class="separator:gac710acc5b682e892584fc6f089f61dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad678410f7c7244f83daad93ce9d1056e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr class="memdesc:gad678410f7c7244f83daad93ce9d1056e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx channel 4 polarity.  <a href="#gad678410f7c7244f83daad93ce9d1056e">More...</a><br /></td></tr>
<tr class="separator:gad678410f7c7244f83daad93ce9d1056e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecc4647d9ede261beb5e0535cf29ebb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</td></tr>
<tr class="memdesc:ga3ecc4647d9ede261beb5e0535cf29ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIM Capture Compare Channel x.  <a href="#ga3ecc4647d9ede261beb5e0535cf29ebb">More...</a><br /></td></tr>
<tr class="separator:ga3ecc4647d9ede261beb5e0535cf29ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304ff7c8a1615498da749bf2507e9f2b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group2.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</td></tr>
<tr class="memdesc:ga304ff7c8a1615498da749bf2507e9f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIM Capture Compare Channel xN.  <a href="#ga304ff7c8a1615498da749bf2507e9f2b">More...</a><br /></td></tr>
<tr class="separator:ga304ff7c8a1615498da749bf2507e9f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Output Compare management functions. </p>
<pre class="fragment"> ===============================================================================
                        Output Compare management functions
 ===============================================================================  
   
       ===================================================================      
              TIM Driver: how to use it in Output Compare Mode
       =================================================================== 
       To use the Timer in Output Compare mode, the following steps are mandatory:
       
       1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
       
       2. Configure the TIM pins by configuring the corresponding GPIO pins
       
       2. Configure the Time base unit as described in the first part of this driver, 
          if needed, else the Timer will run with the default configuration:
          - Autoreload value = 0xFFFF
          - Prescaler value = 0x0000
          - Counter mode = Up counting
          - Clock Division = TIM_CKD_DIV1
          
       3. Fill the TIM_OCInitStruct with the desired parameters including:
          - The TIM Output Compare mode: TIM_OCMode
          - TIM Output State: TIM_OutputState
          - TIM Pulse value: TIM_Pulse
          - TIM Output Compare Polarity : TIM_OCPolarity
       
       4. Call TIM_OCxInit(TIMx, &amp;TIM_OCInitStruct) to configure the desired channel with the 
          corresponding configuration
       
       5. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
       
       Note1: All other functions can be used separately to modify, if needed,
              a specific feature of the Timer. 
          
       Note2: In case of PWM mode, this function is mandatory:
              TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
              
       Note3: If the corresponding interrupt or DMA request are needed, the user should:
                1. Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
                2. Enable the corresponding interrupt (or DMA request) using the function 
                   TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   </pre> <h2 class="groupheader">Function Documentation</h2>
<a id="ga3ecc4647d9ede261beb5e0535cf29ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ecc4647d9ede261beb5e0535cf29ebb">&#9670;&nbsp;</a></span>TIM_CCxCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_CCxCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_Channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_CCx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIM Capture Compare Channel x. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_Channel</td><td>specifies the TIM Channel This parameter can be one of the following values: <ul>
<li>TIM_Channel_1: TIM Channel 1 </li>
<li>TIM_Channel_2: TIM Channel 2 </li>
<li>TIM_Channel_3: TIM Channel 3 </li>
<li>TIM_Channel_4: TIM Channel 4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">TIM_CCx</td><td>specifies the TIM Channel CCxE bit new state. This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01778">1778</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;{</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  uint16_t tmp = 0;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx)); </div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a>(TIM_Channel));</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Capture__Compare__State.html#ga5b7461e8c9c25f6fa082118c95b02ba1">IS_TIM_CCX</a>(TIM_CCx));</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  tmp = <a class="code" href="group__TIM.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a> &lt;&lt; TIM_Channel;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="comment">/* Reset the CCxE Bit */</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~ tmp;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="comment">/* Set or reset the CCxE Bit */</span> </div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> |=  (uint16_t)(TIM_CCx &lt;&lt; TIM_Channel);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Capture__Compare__State_html_ga5b7461e8c9c25f6fa082118c95b02ba1"><div class="ttname"><a href="group__TIM__Capture__Compare__State.html#ga5b7461e8c9c25f6fa082118c95b02ba1">IS_TIM_CCX</a></div><div class="ttdeci">#define IS_TIM_CCX(CCX)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00379">stm32f4xx_tim.h:379</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
<div class="ttc" id="group__TIM__Channel_html_gae9721e3731e5fd983c83a9c1d32ef03d"><div class="ttname"><a href="group__TIM__Channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a></div><div class="ttdeci">#define IS_TIM_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00279">stm32f4xx_tim.h:279</a></div></div>
<div class="ttc" id="group__TIM_html_gac721c0fff405ca1dc4bfe9c84868e928"><div class="ttname"><a href="group__TIM.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a></div><div class="ttdeci">#define CCER_CCE_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00132">stm32f4xx_tim.c:132</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga304ff7c8a1615498da749bf2507e9f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga304ff7c8a1615498da749bf2507e9f2b">&#9670;&nbsp;</a></span>TIM_CCxNCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_CCxNCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_Channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_CCxN</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIM Capture Compare Channel xN. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_Channel</td><td>specifies the TIM Channel This parameter can be one of the following values: <ul>
<li>TIM_Channel_1: TIM Channel 1 </li>
<li>TIM_Channel_2: TIM Channel 2 </li>
<li>TIM_Channel_3: TIM Channel 3 </li>
</ul>
</td></tr>
    <tr><td class="paramname">TIM_CCxN</td><td>specifies the TIM Channel CCxNE bit new state. This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01808">1808</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;{</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  uint16_t tmp = 0;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Channel.html#ga6f44459b7dfc4138bbc2c3795311c48c">IS_TIM_COMPLEMENTARY_CHANNEL</a>(TIM_Channel));</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Capture__Compare__N__State.html#gad5a9f961e44c8d7c24066ac37ec79cbc">IS_TIM_CCXN</a>(TIM_CCxN));</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  tmp = <a class="code" href="group__TIM.html#ga82e4fa29e85adee9247914e00323fe34">CCER_CCNE_SET</a> &lt;&lt; TIM_Channel;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="comment">/* Reset the CCxNE Bit */</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t) ~tmp;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="comment">/* Set or reset the CCxNE Bit */</span> </div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> |=  (uint16_t)(TIM_CCxN &lt;&lt; TIM_Channel);</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Channel_html_ga6f44459b7dfc4138bbc2c3795311c48c"><div class="ttname"><a href="group__TIM__Channel.html#ga6f44459b7dfc4138bbc2c3795311c48c">IS_TIM_COMPLEMENTARY_CHANNEL</a></div><div class="ttdeci">#define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00286">stm32f4xx_tim.h:286</a></div></div>
<div class="ttc" id="group__TIM__Capture__Compare__N__State_html_gad5a9f961e44c8d7c24066ac37ec79cbc"><div class="ttname"><a href="group__TIM__Capture__Compare__N__State.html#gad5a9f961e44c8d7c24066ac37ec79cbc">IS_TIM_CCXN</a></div><div class="ttdeci">#define IS_TIM_CCXN(CCXN)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00391">stm32f4xx_tim.h:391</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00214">stm32f4xx_tim.h:214</a></div></div>
<div class="ttc" id="group__TIM_html_ga82e4fa29e85adee9247914e00323fe34"><div class="ttname"><a href="group__TIM.html#ga82e4fa29e85adee9247914e00323fe34">CCER_CCNE_SET</a></div><div class="ttdeci">#define CCER_CCNE_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00133">stm32f4xx_tim.c:133</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga34e926cd8a99cfcc7480b2d6de5118b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e926cd8a99cfcc7480b2d6de5118b6">&#9670;&nbsp;</a></span>TIM_ClearOC1Ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ClearOC1Ref </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCClear</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears or safeguards the OCREF1 signal on an external event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCClear</td><td>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCClear_Enable: TIM Output clear enable </li>
<li>TIM_OCClear_Disable: TIM Output clear disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01468">1468</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;{</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Clear__State.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="comment">/* Reset the OC1CE Bit */</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  tmpccmr1 |= TIM_OCClear;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Clear__State_html_ga5297586b42da9263ac4f767c83202fed"><div class="ttname"><a href="group__TIM__Output__Compare__Clear__State.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a></div><div class="ttdeci">#define IS_TIM_OCCLEAR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00851">stm32f4xx_tim.h:851</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06179">stm32f4xx.h:6179</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac474ebc815d24c8a589969e0c68b27b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac474ebc815d24c8a589969e0c68b27b0">&#9670;&nbsp;</a></span>TIM_ClearOC2Ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ClearOC2Ref </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCClear</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears or safeguards the OCREF2 signal on an external event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCClear</td><td>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCClear_Enable: TIM Output clear enable </li>
<li>TIM_OCClear_Disable: TIM Output clear disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01498">1498</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;{</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Clear__State.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="comment">/* Reset the OC2CE Bit */</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_OCClear &lt;&lt; 8);</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06193">stm32f4xx.h:6193</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00198">stm32f4xx_tim.h:198</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Clear__State_html_ga5297586b42da9263ac4f767c83202fed"><div class="ttname"><a href="group__TIM__Output__Compare__Clear__State.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a></div><div class="ttdeci">#define IS_TIM_OCCLEAR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00851">stm32f4xx_tim.h:851</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0bd9476a14bd346c319945ec4fa2bc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bd9476a14bd346c319945ec4fa2bc67">&#9670;&nbsp;</a></span>TIM_ClearOC3Ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ClearOC3Ref </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCClear</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears or safeguards the OCREF3 signal on an external event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCClear</td><td>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCClear_Enable: TIM Output clear enable </li>
<li>TIM_OCClear_Disable: TIM Output clear disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01527">1527</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;{</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Clear__State.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="comment">/* Reset the OC3CE Bit */</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  tmpccmr2 |= TIM_OCClear;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga4209d414df704ce96c54abb2ea2df66a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06230">stm32f4xx.h:6230</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Clear__State_html_ga5297586b42da9263ac4f767c83202fed"><div class="ttname"><a href="group__TIM__Output__Compare__Clear__State.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a></div><div class="ttdeci">#define IS_TIM_OCCLEAR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00851">stm32f4xx_tim.h:851</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaeee5fa66b26e7c6f71850272dc3028f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeee5fa66b26e7c6f71850272dc3028f3">&#9670;&nbsp;</a></span>TIM_ClearOC4Ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ClearOC4Ref </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCClear</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears or safeguards the OCREF4 signal on an external event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCClear</td><td>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCClear_Enable: TIM Output clear enable </li>
<li>TIM_OCClear_Disable: TIM Output clear disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01556">1556</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;{</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Clear__State.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="comment">/* Reset the OC4CE Bit */</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_OCClear &lt;&lt; 8);</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga1447dfe94bdd234382bb1f43307ea5c3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06244">stm32f4xx.h:6244</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Clear__State_html_ga5297586b42da9263ac4f767c83202fed"><div class="ttname"><a href="group__TIM__Output__Compare__Clear__State.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a></div><div class="ttdeci">#define IS_TIM_OCCLEAR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00851">stm32f4xx_tim.h:851</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga4f58c12e6493a0d8b9555c9097b831d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f58c12e6493a0d8b9555c9097b831d6">&#9670;&nbsp;</a></span>TIM_ForcedOC1Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ForcedOC1Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_ForcedAction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces the TIMx output 1 waveform to active or inactive level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_ForcedAction</td><td>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <ul>
<li>TIM_ForcedAction_Active: Force active level on OC1REF </li>
<li>TIM_ForcedAction_InActive: Force inactive level on OC1REF. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01116">1116</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;{</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Forced__Action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="comment">/* Reset the OC1M Bits */</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  tmpccmr1 |= TIM_ForcedAction;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06174">stm32f4xx.h:6174</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
<div class="ttc" id="group__TIM__Forced__Action_html_gaa2cb16f281d32c95ab974dc5157bfa63"><div class="ttname"><a href="group__TIM__Forced__Action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a></div><div class="ttdeci">#define IS_TIM_FORCED_ACTION(ACTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00765">stm32f4xx_tim.h:765</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3d2902b6fbab8dd55cd531055ffcc63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d2902b6fbab8dd55cd531055ffcc63d">&#9670;&nbsp;</a></span>TIM_ForcedOC2Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ForcedOC2Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_ForcedAction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces the TIMx output 2 waveform to active or inactive level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_ForcedAction</td><td>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <ul>
<li>TIM_ForcedAction_Active: Force active level on OC2REF </li>
<li>TIM_ForcedAction_InActive: Force inactive level on OC2REF. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01145">1145</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;{</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Forced__Action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="comment">/* Reset the OC2M Bits */</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_ForcedAction &lt;&lt; 8);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00198">stm32f4xx_tim.h:198</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
<div class="ttc" id="group__TIM__Forced__Action_html_gaa2cb16f281d32c95ab974dc5157bfa63"><div class="ttname"><a href="group__TIM__Forced__Action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a></div><div class="ttdeci">#define IS_TIM_FORCED_ACTION(ACTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00765">stm32f4xx_tim.h:765</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06188">stm32f4xx.h:6188</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga920b0fb4ca44fceffd1c3e441feebd8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga920b0fb4ca44fceffd1c3e441feebd8f">&#9670;&nbsp;</a></span>TIM_ForcedOC3Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ForcedOC3Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_ForcedAction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces the TIMx output 3 waveform to active or inactive level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_ForcedAction</td><td>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <ul>
<li>TIM_ForcedAction_Active: Force active level on OC3REF </li>
<li>TIM_ForcedAction_InActive: Force inactive level on OC3REF. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01173">1173</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;{</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Forced__Action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="comment">/* Reset the OC1M Bits */</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  tmpccmr2 |= TIM_ForcedAction;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06225">stm32f4xx.h:6225</a></div></div>
<div class="ttc" id="group__TIM__Forced__Action_html_gaa2cb16f281d32c95ab974dc5157bfa63"><div class="ttname"><a href="group__TIM__Forced__Action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a></div><div class="ttdeci">#define IS_TIM_FORCED_ACTION(ACTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00765">stm32f4xx_tim.h:765</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf0a0bbe74251e56d4b835d20b0a3aa63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a0bbe74251e56d4b835d20b0a3aa63">&#9670;&nbsp;</a></span>TIM_ForcedOC4Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ForcedOC4Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_ForcedAction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces the TIMx output 4 waveform to active or inactive level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_ForcedAction</td><td>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <ul>
<li>TIM_ForcedAction_Active: Force active level on OC4REF </li>
<li>TIM_ForcedAction_InActive: Force inactive level on OC4REF. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01202">1202</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;{</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Forced__Action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="comment">/* Reset the OC2M Bits */</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_ForcedAction &lt;&lt; 8);</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06239">stm32f4xx.h:6239</a></div></div>
<div class="ttc" id="group__TIM__Forced__Action_html_gaa2cb16f281d32c95ab974dc5157bfa63"><div class="ttname"><a href="group__TIM__Forced__Action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a></div><div class="ttdeci">#define IS_TIM_FORCED_ACTION(ACTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00765">stm32f4xx_tim.h:765</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaec82031ca62f31f5483195c09752a83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec82031ca62f31f5483195c09752a83a">&#9670;&nbsp;</a></span>TIM_OC1FastConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1FastConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCFast</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Output Compare 1 Fast feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCFast</td><td>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCFast_Enable: TIM output compare fast enable </li>
<li>TIM_OCFast_Disable: TIM output compare fast disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01347">1347</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;{</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Fast__State.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="comment">/* Reset the OC1FE Bit */</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  tmpccmr1 |= TIM_OCFast;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;}</div><div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06171">stm32f4xx.h:6171</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Fast__State_html_ga65ad85cb4ba48660e8f519a1f6c298d2"><div class="ttname"><a href="group__TIM__Output__Compare__Fast__State.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a></div><div class="ttdeci">#define IS_TIM_OCFAST_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00838">stm32f4xx_tim.h:838</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gafcdb6ff00158862aef7fed5e7a554a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcdb6ff00158862aef7fed5e7a554a3e">&#9670;&nbsp;</a></span>TIM_OC1Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIM_OCInitStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="structTIM__OCInitTypeDef.html" title="TIM Output Compare Init structure definition. ">TIM_OCInitTypeDef</a> structure that contains the configuration information for the specified TIM peripheral. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00665">665</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__tim_8h_source.html#l00100">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00080">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00104">TIM_OCInitTypeDef::TIM_OCNIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00096">TIM_OCInitTypeDef::TIM_OCNPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00093">TIM_OCInitTypeDef::TIM_OCPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00086">TIM_OCInitTypeDef::TIM_OutputNState</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00083">TIM_OCInitTypeDef::TIM_OutputState</a>.</p>
<div class="fragment"><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;{</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;   </div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__and__PWM__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__State.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  </div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  </div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">/* Reset the Output Compare Mode Bits */</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group__Peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  {</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__State.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>));</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__Idle__State.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Idle__State.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    </div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    </div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  }</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  </div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmrx;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  </div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a> = TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  </div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;}</div><div class="ttc" id="group__TIM__Output__Compare__and__PWM__modes_html_ga93d898976e236c135bfd02a0c213c8ec"><div class="ttname"><a href="group__TIM__Output__Compare__and__PWM__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a></div><div class="ttdeci">#define IS_TIM_OC_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00240">stm32f4xx_tim.h:240</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_acc7066b59671f62f2696c382c879c9c8"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">uint16_t TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00093">stm32f4xx_tim.h:93</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2e87451fea8dc9380056d3cfc5ed81fb"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a></div><div class="ttdeci">#define TIM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01168">stm32f4xx.h:1168</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06174">stm32f4xx.h:6174</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afd7020848ac0ad264aa3c4687f3c3ec4"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">uint32_t TIM_Pulse</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00090">stm32f4xx_tim.h:90</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06272">stm32f4xx.h:6272</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afa69e616eb0b11bd238062dd8a5ceaa5"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">uint16_t TIM_OCMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00080">stm32f4xx_tim.h:80</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__State_html_ga81e27a982d9707f699451f30314c4274"><div class="ttname"><a href="group__TIM__Output__Compare__N__State.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUTN_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00367">stm32f4xx_tim.h:367</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga9a3660400b17735e91331f256095810e"><div class="ttname"><a href="group__Peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a></div><div class="ttdeci">#define TIM8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01169">stm32f4xx.h:1169</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06167">stm32f4xx.h:6167</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00901">stm32f4xx.h:901</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga3f494b9881e7b97bb2d79f7ad4e79937"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></div><div class="ttdeci">#define TIM_CCER_CC1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06269">stm32f4xx.h:6269</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gae61f8d54923999fffb6db381e81f2b69"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a></div><div class="ttdeci">#define TIM_CR2_OIS1N</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06092">stm32f4xx.h:6092</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afb328e9ef4de6eb9d78390d7366b9a6e"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">uint16_t TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00100">stm32f4xx_tim.h:100</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a1e88e3081574da1e1abc089df87985ba"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">uint16_t TIM_OutputState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00083">stm32f4xx_tim.h:83</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a68f0241aa8d57bb42cd8e56c153f8e48"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCInitTypeDef::TIM_OCNIdleState</a></div><div class="ttdeci">uint16_t TIM_OCNIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00104">stm32f4xx_tim.h:104</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a74a30f1a994c6676c0ce2b56243ed184"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OCInitTypeDef::TIM_OutputNState</a></div><div class="ttdeci">uint16_t TIM_OutputNState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00086">stm32f4xx_tim.h:86</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga813056b3f90a13c4432aeba55f28957e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></div><div class="ttdeci">#define TIM_CCER_CC1NE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06271">stm32f4xx.h:6271</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Idle__State_html_ga0987091d1d03ba2db065efb66eff3951"><div class="ttname"><a href="group__TIM__Output__Compare__N__Idle__State.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCNIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00491">stm32f4xx_tim.h:491</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_aa392739b843a7974702c5ec71864f982"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCInitTypeDef::TIM_OCNPolarity</a></div><div class="ttdeci">uint16_t TIM_OCNPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00096">stm32f4xx_tim.h:96</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00331">stm32f4xx_tim.h:331</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__State_html_ga5848617f830d2de688eaff50ed279679"><div class="ttname"><a href="group__TIM__Output__Compare__State.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00355">stm32f4xx_tim.h:355</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00879">stm32f4xx.h:879</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06091">stm32f4xx.h:6091</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06270">stm32f4xx.h:6270</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Idle__State_html_ga69c62dcc15f9d39108b19b64205d689e"><div class="ttname"><a href="group__TIM__Output__Compare__Idle__State.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00479">stm32f4xx_tim.h:479</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Polarity_html_gad7385dee1d2b6ce0daf23ceaac4439cd"><div class="ttname"><a href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OCN_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00343">stm32f4xx_tim.h:343</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3cb91578e7dd34ea7d09862482960445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cb91578e7dd34ea7d09862482960445">&#9670;&nbsp;</a></span>TIM_OC1NPolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1NPolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCNPolarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Channel 1N polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCNPolarity</td><td>specifies the OC1N Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCNPolarity_High: Output Compare active high </li>
<li>TIM_OCNPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01612">1612</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;{</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;   </div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="comment">/* Set or Reset the CC1NP Bit */</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  tmpccer |= TIM_OCNPolarity;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06272">stm32f4xx.h:6272</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00214">stm32f4xx_tim.h:214</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Polarity_html_gad7385dee1d2b6ce0daf23ceaac4439cd"><div class="ttname"><a href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OCN_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00343">stm32f4xx_tim.h:343</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga03878f78163485c8a3508cff2111c297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03878f78163485c8a3508cff2111c297">&#9670;&nbsp;</a></span>TIM_OC1PolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1PolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCPolarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx channel 1 polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPolarity</td><td>specifies the OC1 Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCPolarity_High: Output Compare active high </li>
<li>TIM_OCPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01585">1585</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;{</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="comment">/* Set or Reset the CC1P Bit */</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  tmpccer &amp;= (uint16_t)(~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  tmpccer |= TIM_OCPolarity;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00331">stm32f4xx_tim.h:331</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06270">stm32f4xx.h:6270</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga60e6c29ad8f919bef616cf8e3306dd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e6c29ad8f919bef616cf8e3306dd64">&#9670;&nbsp;</a></span>TIM_OC1PreloadConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1PreloadConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCPreload</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIMx peripheral Preload register on CCR1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPreload</td><td>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <ul>
<li>TIM_OCPreload_Enable </li>
<li>TIM_OCPreload_Disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01230">1230</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;{</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Preload__State.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="comment">/* Reset the OC1PE Bit */</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  tmpccmr1 &amp;= (uint16_t)(~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  tmpccmr1 |= TIM_OCPreload;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06172">stm32f4xx.h:6172</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Preload__State_html_ga48cc07c5e87b5fd7549b7668f1598ab5"><div class="ttname"><a href="group__TIM__Output__Compare__Preload__State.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a></div><div class="ttdeci">#define IS_TIM_OCPRELOAD_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00826">stm32f4xx_tim.h:826</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga413359c87f46c69f1ffe2dc8fb3a65e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga413359c87f46c69f1ffe2dc8fb3a65e7">&#9670;&nbsp;</a></span>TIM_OC2FastConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2FastConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCFast</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Output Compare 2 Fast feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCFast</td><td>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCFast_Enable: TIM output compare fast enable </li>
<li>TIM_OCFast_Disable: TIM output compare fast disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01378">1378</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;{</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Fast__State.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="comment">/* Reset the OC2FE Bit */</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  tmpccmr1 &amp;= (uint16_t)(~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>);</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_OCFast &lt;&lt; 8);</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga3bf610cf77c3c6c936ce7c4f85992e6c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06185">stm32f4xx.h:6185</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Fast__State_html_ga65ad85cb4ba48660e8f519a1f6c298d2"><div class="ttname"><a href="group__TIM__Output__Compare__Fast__State.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a></div><div class="ttdeci">#define IS_TIM_OCFAST_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00838">stm32f4xx_tim.h:838</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00198">stm32f4xx_tim.h:198</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2017455121d910d6ff63ac6f219842c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2017455121d910d6ff63ac6f219842c5">&#9670;&nbsp;</a></span>TIM_OC2Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIM_OCInitStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="structTIM__OCInitTypeDef.html" title="TIM Output Compare Init structure definition. ">TIM_OCInitTypeDef</a> structure that contains the configuration information for the specified TIM peripheral. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00746">746</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__tim_8h_source.html#l00100">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00080">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00104">TIM_OCInitTypeDef::TIM_OCNIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00096">TIM_OCInitTypeDef::TIM_OCNPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00093">TIM_OCInitTypeDef::TIM_OCPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00086">TIM_OCInitTypeDef::TIM_OutputNState</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00083">TIM_OCInitTypeDef::TIM_OutputState</a>.</p>
<div class="fragment"><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;{</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;   </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__and__PWM__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__State.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  </div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span>  </div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  </div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    </div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  </div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  tmpccmrx |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a> &lt;&lt; 8);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  </div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> &lt;&lt; 4);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  </div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> &lt;&lt; 4);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    </div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group__Peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__State.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>));</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__Idle__State.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Idle__State.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a> &lt;&lt; 4);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    </div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a> &lt;&lt; 4);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> &lt;&lt; 2);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a> &lt;&lt; 2);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  </div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmrx;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  </div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a> = TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  </div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;}</div><div class="ttc" id="group__TIM__Output__Compare__and__PWM__modes_html_ga93d898976e236c135bfd02a0c213c8ec"><div class="ttname"><a href="group__TIM__Output__Compare__and__PWM__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a></div><div class="ttdeci">#define IS_TIM_OC_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00240">stm32f4xx_tim.h:240</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_acc7066b59671f62f2696c382c879c9c8"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">uint16_t TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00093">stm32f4xx_tim.h:93</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2e87451fea8dc9380056d3cfc5ed81fb"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a></div><div class="ttdeci">#define TIM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01168">stm32f4xx.h:1168</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afd7020848ac0ad264aa3c4687f3c3ec4"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">uint32_t TIM_Pulse</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00090">stm32f4xx_tim.h:90</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afa69e616eb0b11bd238062dd8a5ceaa5"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">uint16_t TIM_OCMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00080">stm32f4xx_tim.h:80</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__State_html_ga81e27a982d9707f699451f30314c4274"><div class="ttname"><a href="group__TIM__Output__Compare__N__State.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUTN_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00367">stm32f4xx_tim.h:367</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga9a3660400b17735e91331f256095810e"><div class="ttname"><a href="group__Peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a></div><div class="ttdeci">#define TIM8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01169">stm32f4xx.h:1169</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00902">stm32f4xx.h:902</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afb328e9ef4de6eb9d78390d7366b9a6e"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">uint16_t TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00100">stm32f4xx_tim.h:100</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a1e88e3081574da1e1abc089df87985ba"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">uint16_t TIM_OutputState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00083">stm32f4xx_tim.h:83</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a68f0241aa8d57bb42cd8e56c153f8e48"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCInitTypeDef::TIM_OCNIdleState</a></div><div class="ttdeci">uint16_t TIM_OCNIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00104">stm32f4xx_tim.h:104</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga769146db660b832f3ef26f892b567bd4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a></div><div class="ttdeci">#define TIM_CR2_OIS2N</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06094">stm32f4xx.h:6094</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00198">stm32f4xx_tim.h:198</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06276">stm32f4xx.h:6276</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a74a30f1a994c6676c0ce2b56243ed184"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OCInitTypeDef::TIM_OutputNState</a></div><div class="ttdeci">uint16_t TIM_OutputNState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00086">stm32f4xx_tim.h:86</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06274">stm32f4xx.h:6274</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga76392a4d63674cd0db0a55762458f16c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></div><div class="ttdeci">#define TIM_CCER_CC2E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06273">stm32f4xx.h:6273</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga6a784649120eddec31998f34323d4156"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></div><div class="ttdeci">#define TIM_CCER_CC2NE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06275">stm32f4xx.h:6275</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gacdb0986b78bea5b53ea61e4ddd667cbf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06181">stm32f4xx.h:6181</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Idle__State_html_ga0987091d1d03ba2db065efb66eff3951"><div class="ttname"><a href="group__TIM__Output__Compare__N__Idle__State.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCNIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00491">stm32f4xx_tim.h:491</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_aa392739b843a7974702c5ec71864f982"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCInitTypeDef::TIM_OCNPolarity</a></div><div class="ttdeci">uint16_t TIM_OCNPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00096">stm32f4xx_tim.h:96</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga61467648a433bd887683b9a4760021fa"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a></div><div class="ttdeci">#define TIM_CR2_OIS2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06093">stm32f4xx.h:6093</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00331">stm32f4xx_tim.h:331</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__State_html_ga5848617f830d2de688eaff50ed279679"><div class="ttname"><a href="group__TIM__Output__Compare__State.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00355">stm32f4xx_tim.h:355</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00879">stm32f4xx.h:879</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Idle__State_html_ga69c62dcc15f9d39108b19b64205d689e"><div class="ttname"><a href="group__TIM__Output__Compare__Idle__State.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00479">stm32f4xx_tim.h:479</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Polarity_html_gad7385dee1d2b6ce0daf23ceaac4439cd"><div class="ttname"><a href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OCN_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00343">stm32f4xx_tim.h:343</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06188">stm32f4xx.h:6188</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2fa6ea3a89f446b52b4e699272b70cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa6ea3a89f446b52b4e699272b70cad">&#9670;&nbsp;</a></span>TIM_OC2NPolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2NPolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCNPolarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Channel 2N polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCNPolarity</td><td>specifies the OC2N Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCNPolarity_High: Output Compare active high </li>
<li>TIM_OCNPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01666">1666</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;{</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  </div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <span class="comment">/* Set or Reset the CC2NP Bit */</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  tmpccer |= (uint16_t)(TIM_OCNPolarity &lt;&lt; 4);</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06276">stm32f4xx.h:6276</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00214">stm32f4xx_tim.h:214</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Polarity_html_gad7385dee1d2b6ce0daf23ceaac4439cd"><div class="ttname"><a href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OCN_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00343">stm32f4xx_tim.h:343</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6831cacaac1ef50291af94db94450797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6831cacaac1ef50291af94db94450797">&#9670;&nbsp;</a></span>TIM_OC2PolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2PolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCPolarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx channel 2 polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPolarity</td><td>specifies the OC2 Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCPolarity_High: Output Compare active high </li>
<li>TIM_OCPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01639">1639</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;{</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="comment">/* Set or Reset the CC2P Bit */</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  tmpccer &amp;= (uint16_t)(~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>);</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 4);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00198">stm32f4xx_tim.h:198</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06274">stm32f4xx.h:6274</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00331">stm32f4xx_tim.h:331</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga75b4614c6dd2cd52f2c5becdb6590c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75b4614c6dd2cd52f2c5becdb6590c10">&#9670;&nbsp;</a></span>TIM_OC2PreloadConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2PreloadConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCPreload</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIMx peripheral Preload register on CCR2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPreload</td><td>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <ul>
<li>TIM_OCPreload_Enable </li>
<li>TIM_OCPreload_Disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01260">1260</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;{</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Preload__State.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="comment">/* Reset the OC2PE Bit */</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  tmpccmr1 &amp;= (uint16_t)(~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_OCPreload &lt;&lt; 8);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gabddbf508732039730125ab3e87e9d370"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06186">stm32f4xx.h:6186</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00198">stm32f4xx_tim.h:198</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Preload__State_html_ga48cc07c5e87b5fd7549b7668f1598ab5"><div class="ttname"><a href="group__TIM__Output__Compare__Preload__State.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a></div><div class="ttdeci">#define IS_TIM_OCPRELOAD_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00826">stm32f4xx_tim.h:826</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab2f3698e6e56bd9b0a4be7056ba789e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2f3698e6e56bd9b0a4be7056ba789e1">&#9670;&nbsp;</a></span>TIM_OC3FastConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3FastConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCFast</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Output Compare 3 Fast feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCFast</td><td>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCFast_Enable: TIM output compare fast enable </li>
<li>TIM_OCFast_Disable: TIM output compare fast disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01408">1408</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;{</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  </div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Fast__State.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="comment">/* Reset the OC3FE Bit */</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  tmpccmr2 |= TIM_OCFast;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Fast__State_html_ga65ad85cb4ba48660e8f519a1f6c298d2"><div class="ttname"><a href="group__TIM__Output__Compare__Fast__State.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a></div><div class="ttdeci">#define IS_TIM_OCFAST_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00838">stm32f4xx_tim.h:838</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gae6d8d2847058747ce23a648668ce4dba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06222">stm32f4xx.h:6222</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga90d4a358d4e6d4c5ed17dc1d6beb5f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">&#9670;&nbsp;</a></span>TIM_OC3Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIM_OCInitStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="structTIM__OCInitTypeDef.html" title="TIM Output Compare Init structure definition. ">TIM_OCInitTypeDef</a> structure that contains the configuration information for the specified TIM peripheral. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00827">827</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__tim_8h_source.html#l00100">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00080">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00104">TIM_OCInitTypeDef::TIM_OCNIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00096">TIM_OCInitTypeDef::TIM_OCNPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00093">TIM_OCInitTypeDef::TIM_OCPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00086">TIM_OCInitTypeDef::TIM_OutputNState</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00083">TIM_OCInitTypeDef::TIM_OutputState</a>.</p>
<div class="fragment"><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;{</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;   </div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__and__PWM__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__State.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="comment">/* Disable the Channel 3: Reset the CC2E Bit */</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  </div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  </div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    </div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>;  </div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  </div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> &lt;&lt; 8);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  </div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> &lt;&lt; 8);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    </div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group__Peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  {</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__State.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>));</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__Idle__State.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Idle__State.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    </div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a> &lt;&lt; 8);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    </div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a> &lt;&lt; 8);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> &lt;&lt; 4);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a> &lt;&lt; 4);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  }</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  </div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmrx;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  </div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a> = TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  </div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div><div class="ttc" id="group__TIM__Output__Compare__and__PWM__modes_html_ga93d898976e236c135bfd02a0c213c8ec"><div class="ttname"><a href="group__TIM__Output__Compare__and__PWM__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a></div><div class="ttdeci">#define IS_TIM_OC_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00240">stm32f4xx_tim.h:240</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad46cce61d3bd83b64257ba75e54ee1aa"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></div><div class="ttdeci">#define TIM_CCER_CC3NE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06279">stm32f4xx.h:6279</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_acc7066b59671f62f2696c382c879c9c8"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">uint16_t TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00093">stm32f4xx_tim.h:93</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2e87451fea8dc9380056d3cfc5ed81fb"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a></div><div class="ttdeci">#define TIM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01168">stm32f4xx.h:1168</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afd7020848ac0ad264aa3c4687f3c3ec4"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">uint32_t TIM_Pulse</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00090">stm32f4xx_tim.h:90</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga20fb9b62a7e8d114fbd180abd9f8ceae"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a></div><div class="ttdeci">#define TIM_CR2_OIS3N</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06096">stm32f4xx.h:6096</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afa69e616eb0b11bd238062dd8a5ceaa5"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">uint16_t TIM_OCMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00080">stm32f4xx_tim.h:80</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__State_html_ga81e27a982d9707f699451f30314c4274"><div class="ttname"><a href="group__TIM__Output__Compare__N__State.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUTN_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00367">stm32f4xx_tim.h:367</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga9a3660400b17735e91331f256095810e"><div class="ttname"><a href="group__Peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a></div><div class="ttdeci">#define TIM8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01169">stm32f4xx.h:1169</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06278">stm32f4xx.h:6278</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga2eabcc7e322b02c9c406b3ff70308260"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a></div><div class="ttdeci">#define TIM_CCMR2_CC3S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06218">stm32f4xx.h:6218</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad974d7c91edf6f1bd47e892b3b6f7565"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a></div><div class="ttdeci">#define TIM_CR2_OIS3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06095">stm32f4xx.h:6095</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afb328e9ef4de6eb9d78390d7366b9a6e"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">uint16_t TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00100">stm32f4xx_tim.h:100</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a1e88e3081574da1e1abc089df87985ba"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">uint16_t TIM_OutputState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00083">stm32f4xx_tim.h:83</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a68f0241aa8d57bb42cd8e56c153f8e48"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCInitTypeDef::TIM_OCNIdleState</a></div><div class="ttdeci">uint16_t TIM_OCNIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00104">stm32f4xx_tim.h:104</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00903">stm32f4xx.h:903</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga1da114e666b61f09cf25f50cdaa7f81f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></div><div class="ttdeci">#define TIM_CCER_CC3E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06277">stm32f4xx.h:6277</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06225">stm32f4xx.h:6225</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a74a30f1a994c6676c0ce2b56243ed184"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OCInitTypeDef::TIM_OutputNState</a></div><div class="ttdeci">uint16_t TIM_OutputNState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00086">stm32f4xx_tim.h:86</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06280">stm32f4xx.h:6280</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Idle__State_html_ga0987091d1d03ba2db065efb66eff3951"><div class="ttname"><a href="group__TIM__Output__Compare__N__Idle__State.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCNIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00491">stm32f4xx_tim.h:491</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_aa392739b843a7974702c5ec71864f982"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCInitTypeDef::TIM_OCNPolarity</a></div><div class="ttdeci">uint16_t TIM_OCNPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00096">stm32f4xx_tim.h:96</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00331">stm32f4xx_tim.h:331</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__State_html_ga5848617f830d2de688eaff50ed279679"><div class="ttname"><a href="group__TIM__Output__Compare__State.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00355">stm32f4xx_tim.h:355</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00879">stm32f4xx.h:879</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Idle__State_html_ga69c62dcc15f9d39108b19b64205d689e"><div class="ttname"><a href="group__TIM__Output__Compare__Idle__State.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00479">stm32f4xx_tim.h:479</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Polarity_html_gad7385dee1d2b6ce0daf23ceaac4439cd"><div class="ttname"><a href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OCN_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00343">stm32f4xx_tim.h:343</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac710acc5b682e892584fc6f089f61dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac710acc5b682e892584fc6f089f61dc2">&#9670;&nbsp;</a></span>TIM_OC3NPolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3NPolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCNPolarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Channel 3N polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCNPolarity</td><td>specifies the OC3N Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCNPolarity_High: Output Compare active high </li>
<li>TIM_OCNPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01720">1720</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;{</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160; </div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    </div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="comment">/* Set or Reset the CC3NP Bit */</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  tmpccer |= (uint16_t)(TIM_OCNPolarity &lt;&lt; 8);</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06280">stm32f4xx.h:6280</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00214">stm32f4xx_tim.h:214</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Polarity_html_gad7385dee1d2b6ce0daf23ceaac4439cd"><div class="ttname"><a href="group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OCN_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00343">stm32f4xx_tim.h:343</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1ef43b03fe666495e80aac9741ae7ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ef43b03fe666495e80aac9741ae7ab0">&#9670;&nbsp;</a></span>TIM_OC3PolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3PolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCPolarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx channel 3 polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPolarity</td><td>specifies the OC3 Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCPolarity_High: Output Compare active high </li>
<li>TIM_OCPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01693">1693</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;{</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="comment">/* Set or Reset the CC3P Bit */</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 8);</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06278">stm32f4xx.h:6278</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00331">stm32f4xx_tim.h:331</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8b2391685a519e60e596b7d596f86f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b2391685a519e60e596b7d596f86f09">&#9670;&nbsp;</a></span>TIM_OC3PreloadConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3PreloadConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCPreload</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIMx peripheral Preload register on CCR3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPreload</td><td>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <ul>
<li>TIM_OCPreload_Enable </li>
<li>TIM_OCPreload_Disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01289">1289</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;{</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Preload__State.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="comment">/* Reset the OC3PE Bit */</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  tmpccmr2 &amp;= (uint16_t)(~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>);</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  tmpccmr2 |= TIM_OCPreload;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga276fd2250d2b085b73ef51cb4c099d24"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06223">stm32f4xx.h:6223</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Preload__State_html_ga48cc07c5e87b5fd7549b7668f1598ab5"><div class="ttname"><a href="group__TIM__Output__Compare__Preload__State.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a></div><div class="ttdeci">#define IS_TIM_OCPRELOAD_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00826">stm32f4xx_tim.h:826</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga58279a04e8ea5333f1079d3cce8dde12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58279a04e8ea5333f1079d3cce8dde12">&#9670;&nbsp;</a></span>TIM_OC4FastConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC4FastConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCFast</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Output Compare 4 Fast feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCFast</td><td>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCFast_Enable: TIM output compare fast enable </li>
<li>TIM_OCFast_Disable: TIM output compare fast disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01438">1438</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;{</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Fast__State.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="comment">/* Reset the OC4FE Bit */</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  tmpccmr2 &amp;= (uint16_t)(~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_OCFast &lt;&lt; 8);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Fast__State_html_ga65ad85cb4ba48660e8f519a1f6c298d2"><div class="ttname"><a href="group__TIM__Output__Compare__Fast__State.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a></div><div class="ttdeci">#define IS_TIM_OCFAST_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00838">stm32f4xx_tim.h:838</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga70dc197250c2699d470aea1a7a42ad57"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06236">stm32f4xx.h:6236</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga64571ebbb58cac39a9e760050175f11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64571ebbb58cac39a9e760050175f11c">&#9670;&nbsp;</a></span>TIM_OC4Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC4Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIM_OCInitStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="structTIM__OCInitTypeDef.html" title="TIM Output Compare Init structure definition. ">TIM_OCInitTypeDef</a> structure that contains the configuration information for the specified TIM peripheral. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00907">907</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__tim_8h_source.html#l00100">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00080">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00093">TIM_OCInitTypeDef::TIM_OCPolarity</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00083">TIM_OCInitTypeDef::TIM_OutputState</a>.</p>
<div class="fragment"><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;{</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;   </div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__and__PWM__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__State.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  </div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  </div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    </div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  </div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  tmpccmrx |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a> &lt;&lt; 8);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  </div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> &lt;&lt; 12);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  </div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> &lt;&lt; 12);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  </div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group__Peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Idle__State.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <span class="comment">/* Reset the Output Compare IDLE State */</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    tmpcr2 &amp;=(uint16_t) ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> &lt;&lt; 6);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  }</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  </div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span>  </div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmrx;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    </div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a> = TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  </div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;}</div><div class="ttc" id="group__TIM__Output__Compare__and__PWM__modes_html_ga93d898976e236c135bfd02a0c213c8ec"><div class="ttname"><a href="group__TIM__Output__Compare__and__PWM__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a></div><div class="ttdeci">#define IS_TIM_OC_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00240">stm32f4xx_tim.h:240</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_acc7066b59671f62f2696c382c879c9c8"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">uint16_t TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00093">stm32f4xx_tim.h:93</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06282">stm32f4xx.h:6282</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2e87451fea8dc9380056d3cfc5ed81fb"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a></div><div class="ttdeci">#define TIM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01168">stm32f4xx.h:1168</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga294e216b50edd1c2f891143e1f971048"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a></div><div class="ttdeci">#define TIM_CCMR2_CC4S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06232">stm32f4xx.h:6232</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afd7020848ac0ad264aa3c4687f3c3ec4"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">uint32_t TIM_Pulse</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00090">stm32f4xx_tim.h:90</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afa69e616eb0b11bd238062dd8a5ceaa5"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">uint16_t TIM_OCMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00080">stm32f4xx_tim.h:80</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga9a3660400b17735e91331f256095810e"><div class="ttname"><a href="group__Peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a></div><div class="ttdeci">#define TIM8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01169">stm32f4xx.h:1169</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afb328e9ef4de6eb9d78390d7366b9a6e"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">uint16_t TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00100">stm32f4xx_tim.h:100</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a1e88e3081574da1e1abc089df87985ba"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">uint16_t TIM_OutputState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00083">stm32f4xx_tim.h:83</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga940b041ab5975311f42f26d314a4b621"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></div><div class="ttdeci">#define TIM_CCER_CC4E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06281">stm32f4xx.h:6281</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06239">stm32f4xx.h:6239</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00904">stm32f4xx.h:904</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00331">stm32f4xx_tim.h:331</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__State_html_ga5848617f830d2de688eaff50ed279679"><div class="ttname"><a href="group__TIM__Output__Compare__State.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00355">stm32f4xx_tim.h:355</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00879">stm32f4xx.h:879</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad644f2f4b26e46587abedc8d3164e56e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a></div><div class="ttdeci">#define TIM_CR2_OIS4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06097">stm32f4xx.h:6097</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Idle__State_html_ga69c62dcc15f9d39108b19b64205d689e"><div class="ttname"><a href="group__TIM__Output__Compare__Idle__State.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00479">stm32f4xx_tim.h:479</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad678410f7c7244f83daad93ce9d1056e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad678410f7c7244f83daad93ce9d1056e">&#9670;&nbsp;</a></span>TIM_OC4PolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC4PolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCPolarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx channel 4 polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPolarity</td><td>specifies the OC4 Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCPolarity_High: Output Compare active high </li>
<li>TIM_OCPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01747">1747</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;{</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="comment">/* Set or Reset the CC4P Bit */</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 12);</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06282">stm32f4xx.h:6282</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00331">stm32f4xx_tim.h:331</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8bf4dfb35ff0c7b494dd96579f50b1ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf4dfb35ff0c7b494dd96579f50b1ec">&#9670;&nbsp;</a></span>TIM_OC4PreloadConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC4PreloadConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCPreload</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIMx peripheral Preload register on CCR4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPreload</td><td>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <ul>
<li>TIM_OCPreload_Enable </li>
<li>TIM_OCPreload_Disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01318">1318</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;{</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__Preload__State.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="comment">/* Reset the OC4PE Bit */</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  tmpccmr2 &amp;= (uint16_t)(~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>);</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_OCPreload &lt;&lt; 8);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga3e951cd3f6593e321cf79b662a1deaaa"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06237">stm32f4xx.h:6237</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Preload__State_html_ga48cc07c5e87b5fd7549b7668f1598ab5"><div class="ttname"><a href="group__TIM__Output__Compare__Preload__State.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a></div><div class="ttdeci">#define IS_TIM_OCPRELOAD_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00826">stm32f4xx_tim.h:826</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga394683c78ae02837882e36014e11643e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394683c78ae02837882e36014e11643e">&#9670;&nbsp;</a></span>TIM_OCStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OCStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIM_OCInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each TIM_OCInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="structTIM__OCInitTypeDef.html" title="TIM Output Compare Init structure definition. ">TIM_OCInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00970">970</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__tim_8h_source.html#l00100">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00080">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00104">TIM_OCInitTypeDef::TIM_OCNIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00096">TIM_OCInitTypeDef::TIM_OCNPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00093">TIM_OCInitTypeDef::TIM_OCPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00086">TIM_OCInitTypeDef::TIM_OutputNState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00083">TIM_OCInitTypeDef::TIM_OutputState</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00090">TIM_OCInitTypeDef::TIM_Pulse</a>.</p>
<div class="fragment"><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;{</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a> = <a class="code" href="group__TIM__Output__Compare__and__PWM__modes.html#ga54d5745fade3b2f8ea1325e7447ca760">TIM_OCMode_Timing</a>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> = <a class="code" href="group__TIM__Output__Compare__State.html#ga4ad0f484cfa16b5190654da8278940d0">TIM_OutputState_Disable</a>;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a> = <a class="code" href="group__TIM__Output__Compare__N__State.html#gade8506a50fd6ba58273e9da81f6b0b54">TIM_OutputNState_Disable</a>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a> = 0x00000000;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> = <a class="code" href="group__TIM__Output__Compare__Polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a> = <a class="code" href="group__TIM__Output__Compare__Polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> = <a class="code" href="group__TIM__Output__Compare__Idle__State.html#gace5465bc9e90ba7862b3af9e6cc9b97e">TIM_OCIdleState_Reset</a>;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a> = <a class="code" href="group__TIM__Output__Compare__N__Idle__State.html#ga329a32820cdba0af9c4b7a04177e8fdd">TIM_OCNIdleState_Reset</a>;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;}</div><div class="ttc" id="structTIM__OCInitTypeDef_html_acc7066b59671f62f2696c382c879c9c8"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">uint16_t TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00093">stm32f4xx_tim.h:93</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afd7020848ac0ad264aa3c4687f3c3ec4"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">uint32_t TIM_Pulse</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00090">stm32f4xx_tim.h:90</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afa69e616eb0b11bd238062dd8a5ceaa5"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">uint16_t TIM_OCMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00080">stm32f4xx_tim.h:80</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__Idle__State_html_ga329a32820cdba0af9c4b7a04177e8fdd"><div class="ttname"><a href="group__TIM__Output__Compare__N__Idle__State.html#ga329a32820cdba0af9c4b7a04177e8fdd">TIM_OCNIdleState_Reset</a></div><div class="ttdeci">#define TIM_OCNIdleState_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00490">stm32f4xx_tim.h:490</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__N__State_html_gade8506a50fd6ba58273e9da81f6b0b54"><div class="ttname"><a href="group__TIM__Output__Compare__N__State.html#gade8506a50fd6ba58273e9da81f6b0b54">TIM_OutputNState_Disable</a></div><div class="ttdeci">#define TIM_OutputNState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00365">stm32f4xx_tim.h:365</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_afb328e9ef4de6eb9d78390d7366b9a6e"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">uint16_t TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00100">stm32f4xx_tim.h:100</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a1e88e3081574da1e1abc089df87985ba"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a1e88e3081574da1e1abc089df87985ba">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">uint16_t TIM_OutputState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00083">stm32f4xx_tim.h:83</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a68f0241aa8d57bb42cd8e56c153f8e48"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCInitTypeDef::TIM_OCNIdleState</a></div><div class="ttdeci">uint16_t TIM_OCNIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00104">stm32f4xx_tim.h:104</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a74a30f1a994c6676c0ce2b56243ed184"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OCInitTypeDef::TIM_OutputNState</a></div><div class="ttdeci">uint16_t TIM_OutputNState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00086">stm32f4xx_tim.h:86</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__State_html_ga4ad0f484cfa16b5190654da8278940d0"><div class="ttname"><a href="group__TIM__Output__Compare__State.html#ga4ad0f484cfa16b5190654da8278940d0">TIM_OutputState_Disable</a></div><div class="ttdeci">#define TIM_OutputState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00353">stm32f4xx_tim.h:353</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__and__PWM__modes_html_ga54d5745fade3b2f8ea1325e7447ca760"><div class="ttname"><a href="group__TIM__Output__Compare__and__PWM__modes.html#ga54d5745fade3b2f8ea1325e7447ca760">TIM_OCMode_Timing</a></div><div class="ttdeci">#define TIM_OCMode_Timing</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00234">stm32f4xx_tim.h:234</a></div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_aa392739b843a7974702c5ec71864f982"><div class="ttname"><a href="structTIM__OCInitTypeDef.html#aa392739b843a7974702c5ec71864f982">TIM_OCInitTypeDef::TIM_OCNPolarity</a></div><div class="ttdeci">uint16_t TIM_OCNPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00096">stm32f4xx_tim.h:96</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Polarity_html_gaba2f2de6fd722b8973e0eddeb8644022"><div class="ttname"><a href="group__TIM__Output__Compare__Polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a></div><div class="ttdeci">#define TIM_OCPolarity_High</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00329">stm32f4xx_tim.h:329</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__Idle__State_html_gace5465bc9e90ba7862b3af9e6cc9b97e"><div class="ttname"><a href="group__TIM__Output__Compare__Idle__State.html#gace5465bc9e90ba7862b3af9e6cc9b97e">TIM_OCIdleState_Reset</a></div><div class="ttdeci">#define TIM_OCIdleState_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00478">stm32f4xx_tim.h:478</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga83ea0af5a7c1af521236ce5e4d2c42b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83ea0af5a7c1af521236ce5e4d2c42b0">&#9670;&nbsp;</a></span>TIM_SelectOCxM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SelectOCxM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_Channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TIM_OCMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the TIM Output Compare Mode. </p>
<dl class="section note"><dt>Note</dt><dd>This function disables the selected channel before changing the Output Compare Mode. If needed, user has to enable this channel using <a class="el" href="group__TIM__Group2.html#ga3ecc4647d9ede261beb5e0535cf29ebb" title="Enables or disables the TIM Capture Compare Channel x. ">TIM_CCxCmd()</a> and <a class="el" href="group__TIM__Group2.html#ga304ff7c8a1615498da749bf2507e9f2b" title="Enables or disables the TIM Capture Compare Channel xN. ">TIM_CCxNCmd()</a> functions. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_Channel</td><td>specifies the TIM Channel This parameter can be one of the following values: <ul>
<li>TIM_Channel_1: TIM Channel 1 </li>
<li>TIM_Channel_2: TIM Channel 2 </li>
<li>TIM_Channel_3: TIM Channel 3 </li>
<li>TIM_Channel_4: TIM Channel 4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">TIM_OCMode</td><td>specifies the TIM Output Compare Mode. This parameter can be one of the following values: <ul>
<li>TIM_OCMode_Timing </li>
<li>TIM_OCMode_Active </li>
<li>TIM_OCMode_Toggle </li>
<li>TIM_OCMode_PWM1 </li>
<li>TIM_OCMode_PWM2 </li>
<li>TIM_ForcedAction_Active </li>
<li>TIM_ForcedAction_InActive </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01006">1006</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  uint32_t tmp = 0;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  uint16_t tmp1 = 0;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a>(TIM_Channel));</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Output__Compare__and__PWM__modes.html#ga45f530dd241d3b0787b5c2d62cd1b98f">IS_TIM_OCM</a>(TIM_OCMode));</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  tmp = (uint32_t) TIMx;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  tmp += <a class="code" href="group__TIM.html#ga110aacc88d798c51d324cb360c62c538">CCMR_OFFSET</a>;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  tmp1 = <a class="code" href="group__TIM.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a> &lt;&lt; (uint16_t)TIM_Channel;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="comment">/* Disable the Channel: Reset the CCxE Bit */</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t) ~tmp1;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">if</span>((TIM_Channel == <a class="code" href="group__TIM__Channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>) ||(TIM_Channel == <a class="code" href="group__TIM__Channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a>))</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    tmp += (TIM_Channel&gt;&gt;1);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    *(__IO uint32_t *) tmp &amp;= <a class="code" href="group__TIM.html#ga56a11432b4408650479f5c19dbbafbc8">CCMR_OC13M_MASK</a>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;   </div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    *(__IO uint32_t *) tmp |= TIM_OCMode;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  }</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)&gt;&gt; (uint16_t)1;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    *(__IO uint32_t *) tmp &amp;= <a class="code" href="group__TIM.html#gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2">CCMR_OC24M_MASK</a>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    </div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode &lt;&lt; 8);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  }</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Channel_html_ga012711b19e8c91f6f352801a3dc0bcc9"><div class="ttname"><a href="group__TIM__Channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a></div><div class="ttdeci">#define TIM_Channel_3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00276">stm32f4xx_tim.h:276</a></div></div>
<div class="ttc" id="group__TIM_html_ga110aacc88d798c51d324cb360c62c538"><div class="ttname"><a href="group__TIM.html#ga110aacc88d798c51d324cb360c62c538">CCMR_OFFSET</a></div><div class="ttdeci">#define CCMR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00131">stm32f4xx_tim.c:131</a></div></div>
<div class="ttc" id="group__TIM_html_ga56a11432b4408650479f5c19dbbafbc8"><div class="ttname"><a href="group__TIM.html#ga56a11432b4408650479f5c19dbbafbc8">CCMR_OC13M_MASK</a></div><div class="ttdeci">#define CCMR_OC13M_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00134">stm32f4xx_tim.c:134</a></div></div>
<div class="ttc" id="group__TIM__Output__Compare__and__PWM__modes_html_ga45f530dd241d3b0787b5c2d62cd1b98f"><div class="ttname"><a href="group__TIM__Output__Compare__and__PWM__modes.html#ga45f530dd241d3b0787b5c2d62cd1b98f">IS_TIM_OCM</a></div><div class="ttdeci">#define IS_TIM_OCM(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00246">stm32f4xx_tim.h:246</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
<div class="ttc" id="group__TIM__Channel_html_gae9721e3731e5fd983c83a9c1d32ef03d"><div class="ttname"><a href="group__TIM__Channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a></div><div class="ttdeci">#define IS_TIM_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00279">stm32f4xx_tim.h:279</a></div></div>
<div class="ttc" id="group__TIM_html_gac721c0fff405ca1dc4bfe9c84868e928"><div class="ttname"><a href="group__TIM.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a></div><div class="ttdeci">#define CCER_CCE_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00132">stm32f4xx_tim.c:132</a></div></div>
<div class="ttc" id="group__TIM__Channel_html_ga69ea7f558f02c63dd1082d784d2449bd"><div class="ttname"><a href="group__TIM__Channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a></div><div class="ttdeci">#define TIM_Channel_1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00274">stm32f4xx_tim.h:274</a></div></div>
<div class="ttc" id="group__TIM_html_gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2"><div class="ttname"><a href="group__TIM.html#gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2">CCMR_OC24M_MASK</a></div><div class="ttdeci">#define CCMR_OC24M_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00135">stm32f4xx_tim.c:135</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00893">stm32f4xx.h:893</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga48631e66c32bb905946664f4722b2546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48631e66c32bb905946664f4722b2546">&#9670;&nbsp;</a></span>TIM_SetCompare1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SetCompare1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Compare1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TIMx Capture Compare1 Register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">Compare1</td><td>specifies the Capture Compare1 register new value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01052">1052</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;{</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="comment">/* Set the Capture Compare1 Register value */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a> = Compare1;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00901">stm32f4xx.h:901</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3de36754f3ba5d46b9ef2bf8e77575c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de36754f3ba5d46b9ef2bf8e77575c7">&#9670;&nbsp;</a></span>TIM_SetCompare2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SetCompare2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Compare2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TIMx Capture Compare2 Register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">Compare2</td><td>specifies the Capture Compare2 register new value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01068">1068</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;{</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="comment">/* Set the Capture Compare2 Register value */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a> = Compare2;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00902">stm32f4xx.h:902</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00198">stm32f4xx_tim.h:198</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac372fbbbbc20329802659dd6c6b4e051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac372fbbbbc20329802659dd6c6b4e051">&#9670;&nbsp;</a></span>TIM_SetCompare3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SetCompare3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Compare3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TIMx Capture Compare3 Register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">Compare3</td><td>specifies the Capture Compare3 register new value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01083">1083</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;{</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="comment">/* Set the Capture Compare3 Register value */</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a> = Compare3;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00903">stm32f4xx.h:903</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga99ba6c2afa87a239c9d32a49762b4245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ba6c2afa87a239c9d32a49762b4245">&#9670;&nbsp;</a></span>TIM_SetCompare4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SetCompare4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Compare4</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TIMx Capture Compare4 Register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">Compare4</td><td>specifies the Capture Compare4 register new value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01098">1098</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;{</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="comment">/* Set the Capture Compare4 Register value */</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a> = Compare4;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;}</div><div class="ttc" id="group__TIM__Exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00904">stm32f4xx.h:904</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
