Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 14 23:09:29 2024
| Host         : LAPTOP-O3BSDE06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             133 |           35 |
| Yes          | No                    | No                     |              39 |           10 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |              91 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                    Enable Signal                   |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/cnt_dis/cnt1/E[0]              | design_1_i/top_0/U0/cnt_dis_rst                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/p_0_in                         | design_1_i/top_0/U0/pre_leds[3]_i_1_n_0            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/cnt_dis_enable_reg_n_0         | design_1_i/top_0/U0/cnt_dis_rst                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/animation/VUT_LOGO[62]_i_2_n_0 | design_1_i/top_0/U0/animation/VUT_LOGO[62]_i_1_n_0 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/animation/VUT_LOGO[61]_i_2_n_0 | design_1_i/top_0/U0/animation/VUT_LOGO[61]_i_1_n_0 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/anim_enable                    | design_1_i/top_0/U0/animation/clear                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/time_from_start_1              | design_1_i/top_0/U0/time_from_start[5]_i_1_n_0     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/display_buffer                 | design_1_i/top_0/U0/cnt_dis/screen_value_reg[62]_0 |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                    | design_1_i/top_0/U0/scol[7]_i_1_n_0                |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/display_buffer                 | design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]_0 |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/display_buffer                 | design_1_i/top_0/U0/cnt_dis/screen_value_reg[63]_0 |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                    | design_1_i/top_0/U0/display_buffer                 |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/display_buffer                 | design_1_i/top_0/U0/display_buffer[39]_i_1_n_0     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                    | design_1_i/top_0/U0/anim_ctr[22]_i_1_n_0           |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2_n_0 | design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0 |                7 |             23 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                    | design_1_i/top_0/U0/p_0_in                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/display_buffer                 |                                                    |               10 |             39 |         3.90 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                    | design_1_i/top_0/U0/animation/clear                |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                    |                                                    |               27 |             87 |         3.22 |
+-------------------------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


