<dec f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='414' type='llvm::Register llvm::FastISel::fastEmitInst_rii(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm1, uint64_t Imm2)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2083' ll='2106' type='llvm::Register llvm::FastISel::fastEmitInst_rii(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm1, uint64_t Imm2)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='412'>/// Emit a MachineInstr with one register operand and two immediate
  /// operands.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4034' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4182' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4303' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4412' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4473' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b'/>
