Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1$reg0		6	9		#r2
hw_input_global_wrapper_stencil$d_reg__U10$reg0		8	7		#r3
hw_input_global_wrapper_stencil$d_reg__U11$reg0		7	10		#r4
hw_input_global_wrapper_stencil$d_reg__U12$reg0		6	10		#r5
hw_input_global_wrapper_stencil$d_reg__U13$reg0		7	3		#r6
hw_input_global_wrapper_stencil$d_reg__U14$reg0		7	2		#r7
hw_input_global_wrapper_stencil$d_reg__U2$reg0		9	9		#r8
hw_input_global_wrapper_stencil$d_reg__U3$reg0		10	8		#r9
hw_input_global_wrapper_stencil$d_reg__U4$reg0		9	8		#r10
hw_input_global_wrapper_stencil$d_reg__U5$reg0		8	8		#r11
hw_input_global_wrapper_stencil$d_reg__U6$reg0		8	9		#r12
hw_input_global_wrapper_stencil$d_reg__U7$reg0		8	10		#r13
hw_input_global_wrapper_stencil$d_reg__U8$reg0		9	10		#r14
hw_input_global_wrapper_stencil$d_reg__U9$reg0		7	11		#r15
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet		7	6		#m16
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_0_garnet		3	13		#m17
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_1_garnet		7	13		#m18
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_2_garnet		3	5		#m19
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_3_garnet		3	9		#m20
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_4_garnet		7	11		#m21
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_5_garnet		7	9		#m22
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_6_garnet		3	11		#m23
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_7_garnet		7	4		#m24
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_8_garnet		7	10		#m25
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		4	1		#r40
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I42
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		3	8		#r43
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		5	8		#r44
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		6	8		#r45
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		6	6		#r46
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0		2	0		#I47
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg10		3	12		#r52
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg11		4	13		#r53
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg12		3	6		#r54
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg13		3	10		#r55
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg14		7	12		#r56
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg15		7	8		#r57
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg16		4	11		#r58
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg17		7	6		#r59
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg18		6	11		#r60
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg6		4	9		#r48
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg7		4	10		#r49
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg8		5	10		#r50
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg9		5	11		#r51
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		6	7		#r41
op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651		10	2		#p34
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$_join_i2642_i2231		8	1		#p39
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$_join_i2634_i1176		8	2		#p38
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_0$opN_0$_join_i2610_i1905		9	2		#p35
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_0$opN_1$_join_i2617_i412		6	4		#p37
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$_join_i2633_i2231		8	6		#p33
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$opN_0$_join_i2625_i412		6	11		#p32
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$opN_1$_join_i2632_i412		8	5		#p30
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_1$_join_i2641_i412		8	11		#p28
op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_414_i2613_i1096		6	3		#p36
op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_416_i2621_i1096		6	12		#p31
op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_418_i2628_i1096		8	4		#p29
op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_420_i2637_i1096		9	11		#p27
op_hcompute_hw_output_stencil_port_controller_garnet		7	7		#m26
