

================================================================
== Vitis HLS Report for 'node4'
================================================================
* Date:           Thu Jun 13 11:26:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   207954|   207954|  0.692 ms|  0.692 ms|  207954|  207954|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_node4_Pipeline_loop15_loop16_loop17_fu_28  |node4_Pipeline_loop15_loop16_loop17  |   103974|   103974|  0.346 ms|  0.346 ms|  103974|  103974|       no|
        |grp_node4_Pipeline_loop18_loop19_loop20_fu_34  |node4_Pipeline_loop18_loop19_loop20  |   103977|   103977|  0.346 ms|  0.346 ms|  103977|  103977|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      414|      868|    -|
|Memory               |      203|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      109|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      203|     2|      421|      979|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       14|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_node4_Pipeline_loop15_loop16_loop17_fu_28  |node4_Pipeline_loop15_loop16_loop17  |        0|   1|  145|  342|    0|
    |grp_node4_Pipeline_loop18_loop19_loop20_fu_34  |node4_Pipeline_loop18_loop19_loop20  |        0|   1|  269|  526|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   2|  414|  868|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v60_U  |node4_v60_RAM_AUTO_1R1W  |      203|  0|   0|    0|  103968|   32|     1|      3326976|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                         |      203|  0|   0|    0|  103968|   32|     1|      3326976|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  26|          5|    1|          5|
    |ap_done       |   9|          2|    1|          2|
    |v60_address0  |  14|          3|   17|         51|
    |v60_ce0       |  14|          3|    1|          3|
    |v60_ce1       |   9|          2|    1|          2|
    |v60_d0        |  14|          3|   32|         96|
    |v60_we0       |  14|          3|    1|          3|
    |v76_write     |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 109|         23|   55|        164|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |ap_done_reg                                                 |  1|   0|    1|          0|
    |grp_node4_Pipeline_loop15_loop16_loop17_fu_28_ap_start_reg  |  1|   0|    1|          0|
    |grp_node4_Pipeline_loop18_loop19_loop20_fu_34_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  7|   0|    7|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node4|  return value|
|v69_address0        |  out|   17|   ap_memory|           v69|         array|
|v69_ce0             |  out|    1|   ap_memory|           v69|         array|
|v69_q0              |   in|   32|   ap_memory|           v69|         array|
|v76_din             |  out|   32|     ap_fifo|           v76|       pointer|
|v76_num_data_valid  |   in|   18|     ap_fifo|           v76|       pointer|
|v76_fifo_cap        |   in|   18|     ap_fifo|           v76|       pointer|
|v76_full_n          |   in|    1|     ap_fifo|           v76|       pointer|
|v76_write           |  out|    1|     ap_fifo|           v76|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

