Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May  5 21:28:07 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    256         
TIMING-18  Warning   Missing input or output delay   70          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (35)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.074        0.000                      0                31447        0.013        0.000                      0                31447        3.500        0.000                       0                 17588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.074        0.000                      0                31191        0.013        0.000                      0                31191        3.500        0.000                       0                 17588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.347        0.000                      0                  256        0.403        0.000                      0                  256  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 genblk1[3].u_lstm_unit/u_mac/weights_bf_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 4.719ns (59.434%)  route 3.221ns (40.566%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns = ( 12.528 - 8.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.666     5.047    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X36Y11         FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/weights_bf_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDCE (Prop_fdce_C_Q)         0.478     5.525 r  genblk1[3].u_lstm_unit/u_mac/weights_bf_2_reg[5]/Q
                         net (fo=9, routed)           0.776     6.301    genblk1[3].u_lstm_unit/u_mac/weights_bf_2[5]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.295     6.596 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_50__2/O
                         net (fo=1, routed)           0.000     6.596    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_50__2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.239 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__2/O[3]
                         net (fo=6, routed)           0.611     7.850    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__2_n_4
    SLICE_X31Y10         LUT2 (Prop_lut2_I1_O)        0.307     8.157 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_57__2/O
                         net (fo=1, routed)           0.000     8.157    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_57__2_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.558 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__2_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.892 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__2/O[1]
                         net (fo=8, routed)           0.643     9.535    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__2_n_6
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.303     9.838 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_44__2/O
                         net (fo=2, routed)           0.464    10.302    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_44__2_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_39__2/O
                         net (fo=1, routed)           0.000    10.426    genblk1[3].u_lstm_unit/u_mac/data6[13]
    SLICE_X29Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__2/O
                         net (fo=1, routed)           0.000    10.643    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__2_n_0
    SLICE_X29Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__2/O
                         net (fo=1, routed)           0.727    11.463    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__2_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.316    11.779 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_4__2/O
                         net (fo=1, routed)           0.000    11.779    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_4__2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.312 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.312    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.429 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.429    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__2_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.546 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.546    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.663 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.663    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.986 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]_i_3__2/O[1]
                         net (fo=1, routed)           0.000    12.986    genblk1[3].u_lstm_unit/u_mac/accu_bf[29]
    SLICE_X34Y14         FDRE                                         r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.491    12.528    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[29]/C
                         clock pessimism              0.458    12.987    
                         clock uncertainty           -0.035    12.951    
    SLICE_X34Y14         FDRE (Setup_fdre_C_D)        0.109    13.060    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[29]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 genblk1[3].u_lstm_unit/u_mac/weights_bf_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 4.711ns (59.393%)  route 3.221ns (40.607%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns = ( 12.528 - 8.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.666     5.047    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X36Y11         FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/weights_bf_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDCE (Prop_fdce_C_Q)         0.478     5.525 r  genblk1[3].u_lstm_unit/u_mac/weights_bf_2_reg[5]/Q
                         net (fo=9, routed)           0.776     6.301    genblk1[3].u_lstm_unit/u_mac/weights_bf_2[5]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.295     6.596 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_50__2/O
                         net (fo=1, routed)           0.000     6.596    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_50__2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.239 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__2/O[3]
                         net (fo=6, routed)           0.611     7.850    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__2_n_4
    SLICE_X31Y10         LUT2 (Prop_lut2_I1_O)        0.307     8.157 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_57__2/O
                         net (fo=1, routed)           0.000     8.157    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_57__2_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.558 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__2_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.892 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__2/O[1]
                         net (fo=8, routed)           0.643     9.535    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__2_n_6
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.303     9.838 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_44__2/O
                         net (fo=2, routed)           0.464    10.302    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_44__2_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_39__2/O
                         net (fo=1, routed)           0.000    10.426    genblk1[3].u_lstm_unit/u_mac/data6[13]
    SLICE_X29Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__2/O
                         net (fo=1, routed)           0.000    10.643    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__2_n_0
    SLICE_X29Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__2/O
                         net (fo=1, routed)           0.727    11.463    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__2_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.316    11.779 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_4__2/O
                         net (fo=1, routed)           0.000    11.779    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_4__2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.312 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.312    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.429 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.429    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__2_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.546 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.546    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.663 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.663    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.978 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]_i_3__2/O[3]
                         net (fo=1, routed)           0.000    12.978    genblk1[3].u_lstm_unit/u_mac/accu_bf[31]
    SLICE_X34Y14         FDRE                                         r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.491    12.528    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.458    12.987    
                         clock uncertainty           -0.035    12.951    
    SLICE_X34Y14         FDRE (Setup_fdre_C_D)        0.109    13.060    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -12.978    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 genblk1[12].u_lstm_unit/u_mac/weights_bf_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 4.951ns (62.586%)  route 2.960ns (37.414%))
  Logic Levels:           16  (CARRY4=10 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 12.631 - 8.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.778     5.159    genblk1[12].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X93Y64         FDCE                                         r  genblk1[12].u_lstm_unit/u_mac/weights_bf_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDCE (Prop_fdce_C_Q)         0.419     5.578 r  genblk1[12].u_lstm_unit/u_mac/weights_bf_1_reg[1]/Q
                         net (fo=8, routed)           0.599     6.177    genblk1[12].u_lstm_unit/u_mac/weights_bf_1[1]
    SLICE_X91Y64         LUT2 (Prop_lut2_I1_O)        0.299     6.476 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[3]_i_63__11/O
                         net (fo=1, routed)           0.000     6.476    genblk1[12].u_lstm_unit/u_mac/accu_bf[3]_i_63__11_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__11/CO[3]
                         net (fo=1, routed)           0.000     7.026    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__11_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.248 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__11/O[0]
                         net (fo=6, routed)           0.712     7.960    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__11_n_7
    SLICE_X88Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.259 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[15]_i_60__11/O
                         net (fo=1, routed)           0.000     8.259    genblk1[12].u_lstm_unit/u_mac/accu_bf[15]_i_60__11_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.791 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__11/CO[3]
                         net (fo=1, routed)           0.000     8.791    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__11_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.125 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__11/O[1]
                         net (fo=8, routed)           0.742     9.866    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__11_n_6
    SLICE_X92Y65         LUT6 (Prop_lut6_I5_O)        0.303    10.169 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_47__11/O
                         net (fo=2, routed)           0.454    10.623    genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_47__11_n_0
    SLICE_X92Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.747 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_34__11/O
                         net (fo=1, routed)           0.000    10.747    genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_34__11_n_0
    SLICE_X92Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    10.994 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_14__11/O
                         net (fo=1, routed)           0.453    11.447    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_14__11_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I4_O)        0.298    11.745 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_4__11/O
                         net (fo=1, routed)           0.000    11.745    genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_4__11_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.278 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.278    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_1__11_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.395 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.395    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__11_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.512 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.512    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__11_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.629 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.629    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__11_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.746 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.746    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__11_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.069 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_3__11/O[1]
                         net (fo=1, routed)           0.000    13.069    genblk1[12].u_lstm_unit/u_mac/accu_bf[29]
    SLICE_X90Y69         FDRE                                         r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.594    12.631    genblk1[12].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X90Y69         FDRE                                         r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[29]/C
                         clock pessimism              0.458    13.089    
                         clock uncertainty           -0.035    13.053    
    SLICE_X90Y69         FDRE (Setup_fdre_C_D)        0.109    13.162    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[29]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 genblk1[12].u_lstm_unit/u_mac/weights_bf_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 4.943ns (62.549%)  route 2.960ns (37.451%))
  Logic Levels:           16  (CARRY4=10 LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 12.631 - 8.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.778     5.159    genblk1[12].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X93Y64         FDCE                                         r  genblk1[12].u_lstm_unit/u_mac/weights_bf_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDCE (Prop_fdce_C_Q)         0.419     5.578 r  genblk1[12].u_lstm_unit/u_mac/weights_bf_1_reg[1]/Q
                         net (fo=8, routed)           0.599     6.177    genblk1[12].u_lstm_unit/u_mac/weights_bf_1[1]
    SLICE_X91Y64         LUT2 (Prop_lut2_I1_O)        0.299     6.476 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[3]_i_63__11/O
                         net (fo=1, routed)           0.000     6.476    genblk1[12].u_lstm_unit/u_mac/accu_bf[3]_i_63__11_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__11/CO[3]
                         net (fo=1, routed)           0.000     7.026    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__11_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.248 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__11/O[0]
                         net (fo=6, routed)           0.712     7.960    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__11_n_7
    SLICE_X88Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.259 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[15]_i_60__11/O
                         net (fo=1, routed)           0.000     8.259    genblk1[12].u_lstm_unit/u_mac/accu_bf[15]_i_60__11_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.791 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__11/CO[3]
                         net (fo=1, routed)           0.000     8.791    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__11_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.125 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__11/O[1]
                         net (fo=8, routed)           0.742     9.866    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__11_n_6
    SLICE_X92Y65         LUT6 (Prop_lut6_I5_O)        0.303    10.169 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_47__11/O
                         net (fo=2, routed)           0.454    10.623    genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_47__11_n_0
    SLICE_X92Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.747 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_34__11/O
                         net (fo=1, routed)           0.000    10.747    genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_34__11_n_0
    SLICE_X92Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    10.994 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_14__11/O
                         net (fo=1, routed)           0.453    11.447    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_14__11_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I4_O)        0.298    11.745 r  genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_4__11/O
                         net (fo=1, routed)           0.000    11.745    genblk1[12].u_lstm_unit/u_mac/accu_bf[11]_i_4__11_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.278 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.278    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[11]_i_1__11_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.395 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.395    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__11_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.512 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.512    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__11_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.629 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.629    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__11_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.746 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    12.746    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__11_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.061 r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]_i_3__11/O[3]
                         net (fo=1, routed)           0.000    13.061    genblk1[12].u_lstm_unit/u_mac/accu_bf[31]
    SLICE_X90Y69         FDRE                                         r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.594    12.631    genblk1[12].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X90Y69         FDRE                                         r  genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.458    13.089    
                         clock uncertainty           -0.035    13.053    
    SLICE_X90Y69         FDRE (Setup_fdre_C_D)        0.109    13.162    genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 genblk1[15].u_lstm_unit/u_mac/weights_bf_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 5.069ns (64.518%)  route 2.788ns (35.482%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 12.595 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.730     5.111    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X67Y39         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/weights_bf_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y39         FDCE (Prop_fdce_C_Q)         0.419     5.530 r  genblk1[15].u_lstm_unit/u_mac/weights_bf_1_reg[1]/Q
                         net (fo=8, routed)           0.619     6.148    genblk1[15].u_lstm_unit/u_mac/weights_bf_1[1]
    SLICE_X72Y39         LUT2 (Prop_lut2_I1_O)        0.299     6.447 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[3]_i_63__14/O
                         net (fo=1, routed)           0.000     6.447    genblk1[15].u_lstm_unit/u_mac/accu_bf[3]_i_63__14_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.997 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__14/CO[3]
                         net (fo=1, routed)           0.000     6.997    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__14_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.331 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__14/O[1]
                         net (fo=6, routed)           0.588     7.920    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__14_n_6
    SLICE_X73Y39         LUT2 (Prop_lut2_I0_O)        0.303     8.223 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_59__14/O
                         net (fo=1, routed)           0.000     8.223    genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_59__14_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.773 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__14/CO[3]
                         net (fo=1, routed)           0.000     8.773    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__14_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.107 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__14/O[1]
                         net (fo=8, routed)           0.566     9.673    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__14_n_6
    SLICE_X76Y40         LUT5 (Prop_lut5_I4_O)        0.303     9.976 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_44__14/O
                         net (fo=2, routed)           0.415    10.391    genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_44__14_n_0
    SLICE_X77Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.515 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_39__14/O
                         net (fo=1, routed)           0.000    10.515    genblk1[15].u_lstm_unit/u_mac/data6[13]
    SLICE_X77Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    10.732 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__14/O
                         net (fo=1, routed)           0.000    10.732    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__14_n_0
    SLICE_X77Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    10.826 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__14/O
                         net (fo=1, routed)           0.600    11.425    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__14_n_0
    SLICE_X71Y42         LUT6 (Prop_lut6_I4_O)        0.316    11.741 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_4__14/O
                         net (fo=1, routed)           0.000    11.741    genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_4__14_n_0
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.291 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.291    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__14_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.405    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__14_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.519 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.519    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__14_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.633 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.633    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__14_n_0
    SLICE_X71Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.967 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_3__14/O[1]
                         net (fo=1, routed)           0.000    12.967    genblk1[15].u_lstm_unit/u_mac/accu_bf[29]
    SLICE_X71Y46         FDRE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.558    12.595    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X71Y46         FDRE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[29]/C
                         clock pessimism              0.458    13.054    
                         clock uncertainty           -0.035    13.018    
    SLICE_X71Y46         FDRE (Setup_fdre_C_D)        0.062    13.080    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[29]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 genblk1[9].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 4.494ns (57.201%)  route 3.362ns (42.799%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.738     5.119    genblk1[9].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X20Y27         FDCE                                         r  genblk1[9].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDCE (Prop_fdce_C_Q)         0.478     5.597 r  genblk1[9].u_lstm_unit/u_mac/weights_bf_2_reg[1]/Q
                         net (fo=9, routed)           0.488     6.085    genblk1[9].u_lstm_unit/u_mac/weights_bf_2[1]
    SLICE_X20Y28         LUT2 (Prop_lut2_I0_O)        0.296     6.381 r  genblk1[9].u_lstm_unit/u_mac/accu_bf[3]_i_63__8/O
                         net (fo=1, routed)           0.000     6.381    genblk1[9].u_lstm_unit/u_mac/accu_bf[3]_i_63__8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.914 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__8/CO[3]
                         net (fo=1, routed)           0.000     6.914    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__8_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.237 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__8/O[1]
                         net (fo=6, routed)           0.766     8.003    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__8_n_6
    SLICE_X19Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     8.722 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__8/O[2]
                         net (fo=4, routed)           0.939     9.661    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__8_n_5
    SLICE_X19Y31         LUT5 (Prop_lut5_I0_O)        0.302     9.963 r  genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_44__8/O
                         net (fo=2, routed)           0.711    10.674    genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_44__8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.798 r  genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_32__8/O
                         net (fo=1, routed)           0.000    10.798    genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_32__8_n_0
    SLICE_X18Y28         MUXF7 (Prop_muxf7_I1_O)      0.214    11.012 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_17__8/O
                         net (fo=1, routed)           0.458    11.470    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_17__8_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I4_O)        0.297    11.767 r  genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_5__8/O
                         net (fo=1, routed)           0.000    11.767    genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_5__8_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.299 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    12.299    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__8_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    12.413    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__8_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    12.527    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__8_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    12.641    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__8_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.975 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[31]_i_3__8/O[1]
                         net (fo=1, routed)           0.000    12.975    genblk1[9].u_lstm_unit/u_mac/accu_bf[29]
    SLICE_X17Y32         FDRE                                         r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.572    12.609    genblk1[9].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X17Y32         FDRE                                         r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[29]/C
                         clock pessimism              0.458    13.068    
                         clock uncertainty           -0.035    13.032    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)        0.062    13.094    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[29]
  -------------------------------------------------------------------
                         required time                         13.094    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 genblk1[15].u_lstm_unit/u_mac/weights_bf_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 5.048ns (64.423%)  route 2.788ns (35.577%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 12.595 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.730     5.111    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X67Y39         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/weights_bf_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y39         FDCE (Prop_fdce_C_Q)         0.419     5.530 r  genblk1[15].u_lstm_unit/u_mac/weights_bf_1_reg[1]/Q
                         net (fo=8, routed)           0.619     6.148    genblk1[15].u_lstm_unit/u_mac/weights_bf_1[1]
    SLICE_X72Y39         LUT2 (Prop_lut2_I1_O)        0.299     6.447 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[3]_i_63__14/O
                         net (fo=1, routed)           0.000     6.447    genblk1[15].u_lstm_unit/u_mac/accu_bf[3]_i_63__14_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.997 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__14/CO[3]
                         net (fo=1, routed)           0.000     6.997    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__14_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.331 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__14/O[1]
                         net (fo=6, routed)           0.588     7.920    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__14_n_6
    SLICE_X73Y39         LUT2 (Prop_lut2_I0_O)        0.303     8.223 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_59__14/O
                         net (fo=1, routed)           0.000     8.223    genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_59__14_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.773 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__14/CO[3]
                         net (fo=1, routed)           0.000     8.773    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__14_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.107 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__14/O[1]
                         net (fo=8, routed)           0.566     9.673    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__14_n_6
    SLICE_X76Y40         LUT5 (Prop_lut5_I4_O)        0.303     9.976 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_44__14/O
                         net (fo=2, routed)           0.415    10.391    genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_44__14_n_0
    SLICE_X77Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.515 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_39__14/O
                         net (fo=1, routed)           0.000    10.515    genblk1[15].u_lstm_unit/u_mac/data6[13]
    SLICE_X77Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    10.732 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__14/O
                         net (fo=1, routed)           0.000    10.732    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__14_n_0
    SLICE_X77Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    10.826 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__14/O
                         net (fo=1, routed)           0.600    11.425    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__14_n_0
    SLICE_X71Y42         LUT6 (Prop_lut6_I4_O)        0.316    11.741 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_4__14/O
                         net (fo=1, routed)           0.000    11.741    genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_4__14_n_0
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.291 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.291    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__14_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.405    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__14_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.519 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.519    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__14_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.633 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.633    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__14_n_0
    SLICE_X71Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.946 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_3__14/O[3]
                         net (fo=1, routed)           0.000    12.946    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]
    SLICE_X71Y46         FDRE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.558    12.595    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X71Y46         FDRE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.458    13.054    
                         clock uncertainty           -0.035    13.018    
    SLICE_X71Y46         FDRE (Setup_fdre_C_D)        0.062    13.080    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -12.946    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 genblk1[9].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 4.473ns (57.087%)  route 3.362ns (42.913%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.738     5.119    genblk1[9].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X20Y27         FDCE                                         r  genblk1[9].u_lstm_unit/u_mac/weights_bf_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDCE (Prop_fdce_C_Q)         0.478     5.597 r  genblk1[9].u_lstm_unit/u_mac/weights_bf_2_reg[1]/Q
                         net (fo=9, routed)           0.488     6.085    genblk1[9].u_lstm_unit/u_mac/weights_bf_2[1]
    SLICE_X20Y28         LUT2 (Prop_lut2_I0_O)        0.296     6.381 r  genblk1[9].u_lstm_unit/u_mac/accu_bf[3]_i_63__8/O
                         net (fo=1, routed)           0.000     6.381    genblk1[9].u_lstm_unit/u_mac/accu_bf[3]_i_63__8_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.914 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__8/CO[3]
                         net (fo=1, routed)           0.000     6.914    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[3]_i_52__8_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.237 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__8/O[1]
                         net (fo=6, routed)           0.766     8.003    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__8_n_6
    SLICE_X19Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     8.722 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__8/O[2]
                         net (fo=4, routed)           0.939     9.661    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__8_n_5
    SLICE_X19Y31         LUT5 (Prop_lut5_I0_O)        0.302     9.963 r  genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_44__8/O
                         net (fo=2, routed)           0.711    10.674    genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_44__8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.798 r  genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_32__8/O
                         net (fo=1, routed)           0.000    10.798    genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_32__8_n_0
    SLICE_X18Y28         MUXF7 (Prop_muxf7_I1_O)      0.214    11.012 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_17__8/O
                         net (fo=1, routed)           0.458    11.470    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_17__8_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I4_O)        0.297    11.767 r  genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_5__8/O
                         net (fo=1, routed)           0.000    11.767    genblk1[9].u_lstm_unit/u_mac/accu_bf[15]_i_5__8_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.299 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    12.299    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__8_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    12.413    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__8_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    12.527    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__8_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    12.641    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__8_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.954 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[31]_i_3__8/O[3]
                         net (fo=1, routed)           0.000    12.954    genblk1[9].u_lstm_unit/u_mac/accu_bf[31]
    SLICE_X17Y32         FDRE                                         r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.572    12.609    genblk1[9].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X17Y32         FDRE                                         r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.458    13.068    
                         clock uncertainty           -0.035    13.032    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)        0.062    13.094    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         13.094    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 current_weight_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weight_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.339ns (17.966%)  route 6.114ns (82.034%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 12.519 - 8.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.782     5.163    clk_IBUF_BUFG
    SLICE_X91Y99         FDRE                                         r  current_weight_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.419     5.582 r  current_weight_index_reg[1]/Q
                         net (fo=128, routed)         1.785     7.367    current_weight_index[1]
    SLICE_X108Y100       LUT6 (Prop_lut6_I2_O)        0.299     7.666 r  weight[0][0]_i_29/O
                         net (fo=1, routed)           0.000     7.666    weight[0][0]_i_29_n_0
    SLICE_X108Y100       MUXF7 (Prop_muxf7_I1_O)      0.214     7.880 r  weight_reg[0][0]_i_13/O
                         net (fo=1, routed)           0.000     7.880    weight_reg[0][0]_i_13_n_0
    SLICE_X108Y100       MUXF8 (Prop_muxf8_I1_O)      0.088     7.968 r  weight_reg[0][0]_i_5/O
                         net (fo=1, routed)           1.163     9.131    weight_reg[0][0]_i_5_n_0
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.319     9.450 r  weight[0][0]_i_1/O
                         net (fo=16, routed)          3.166    12.616    p_0_in[0]
    SLICE_X48Y20         FDRE                                         r  weight_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.482    12.519    clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  weight_reg[5][0]/C
                         clock pessimism              0.344    12.863    
                         clock uncertainty           -0.035    12.828    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)       -0.067    12.761    weight_reg[5][0]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 genblk1[3].u_lstm_unit/u_mac/weights_bf_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 4.635ns (59.000%)  route 3.221ns (41.000%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns = ( 12.528 - 8.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.666     5.047    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X36Y11         FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/weights_bf_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDCE (Prop_fdce_C_Q)         0.478     5.525 r  genblk1[3].u_lstm_unit/u_mac/weights_bf_2_reg[5]/Q
                         net (fo=9, routed)           0.776     6.301    genblk1[3].u_lstm_unit/u_mac/weights_bf_2[5]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.295     6.596 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_50__2/O
                         net (fo=1, routed)           0.000     6.596    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_50__2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.239 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__2/O[3]
                         net (fo=6, routed)           0.611     7.850    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_33__2_n_4
    SLICE_X31Y10         LUT2 (Prop_lut2_I1_O)        0.307     8.157 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_57__2/O
                         net (fo=1, routed)           0.000     8.157    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_57__2_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.558 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     8.558    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_35__2_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.892 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__2/O[1]
                         net (fo=8, routed)           0.643     9.535    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]_i_21__2_n_6
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.303     9.838 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_44__2/O
                         net (fo=2, routed)           0.464    10.302    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_44__2_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.426 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_39__2/O
                         net (fo=1, routed)           0.000    10.426    genblk1[3].u_lstm_unit/u_mac/data6[13]
    SLICE_X29Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__2/O
                         net (fo=1, routed)           0.000    10.643    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_28__2_n_0
    SLICE_X29Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__2/O
                         net (fo=1, routed)           0.727    11.463    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_14__2_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.316    11.779 r  genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_4__2/O
                         net (fo=1, routed)           0.000    11.779    genblk1[3].u_lstm_unit/u_mac/accu_bf[15]_i_4__2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.312 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.312    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.429 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.429    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1__2_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.546 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.546    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1__2_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.663 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.663    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1__2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.902 r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]_i_3__2/O[2]
                         net (fo=1, routed)           0.000    12.902    genblk1[3].u_lstm_unit/u_mac/accu_bf[30]
    SLICE_X34Y14         FDRE                                         r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.491    12.528    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[30]/C
                         clock pessimism              0.458    12.987    
                         clock uncertainty           -0.035    12.951    
    SLICE_X34Y14         FDRE (Setup_fdre_C_D)        0.109    13.060    genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[30]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  0.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[4].u_lstm_unit/u_mac/out_temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.252ns (62.157%)  route 0.153ns (37.843%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.548     1.550    genblk1[4].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X49Y68         FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[21]/Q
                         net (fo=1, routed)           0.153     1.845    genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg_n_0_[21]
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  genblk1[4].u_lstm_unit/u_mac/out_temp[23]_i_4__3/O
                         net (fo=1, routed)           0.000     1.890    genblk1[4].u_lstm_unit/u_mac/out_temp[23]_i_4__3_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.956 r  genblk1[4].u_lstm_unit/u_mac/out_temp_reg[23]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.956    genblk1[4].u_lstm_unit/u_mac/out_temp_reg[23]_i_1__3_n_6
    SLICE_X50Y68         FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/out_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.811     2.063    genblk1[4].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y68         FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/out_temp_reg[21]/C
                         clock pessimism             -0.255     1.808    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.134     1.942    genblk1[4].u_lstm_unit/u_mac/out_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 genblk1[3].u_lstm_unit/q_di_lstm_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[3].u_lstm_unit/q1/out_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.187ns (48.414%)  route 0.199ns (51.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.556     1.558    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  genblk1[3].u_lstm_unit/q_di_lstm_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  genblk1[3].u_lstm_unit/q_di_lstm_state_reg[12]/Q
                         net (fo=1, routed)           0.199     1.898    genblk1[3].u_lstm_unit/q1/Q[1]
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.046     1.944 r  genblk1[3].u_lstm_unit/q1/out_temp[1]_i_1__5/O
                         net (fo=1, routed)           0.000     1.944    genblk1[3].u_lstm_unit/q1/p_1_in[1]
    SLICE_X51Y16         FDCE                                         r  genblk1[3].u_lstm_unit/q1/out_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.818     2.070    genblk1[3].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X51Y16         FDCE                                         r  genblk1[3].u_lstm_unit/q1/out_temp_reg[1]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X51Y16         FDCE (Hold_fdce_C_D)         0.107     1.922    genblk1[3].u_lstm_unit/q1/out_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 genblk1[0].u_lstm_unit/accu_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].u_lstm_unit/pre_sum_bf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.534%)  route 0.205ns (52.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.584     1.586    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X84Y50         FDRE                                         r  genblk1[0].u_lstm_unit/accu_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  genblk1[0].u_lstm_unit/accu_bf_reg[5]/Q
                         net (fo=2, routed)           0.205     1.932    genblk1[0].u_lstm_unit/accu_bf[5]
    SLICE_X84Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.977 r  genblk1[0].u_lstm_unit/pre_sum_bf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.977    genblk1[0].u_lstm_unit/pre_sum_bf[5]_i_1_n_0
    SLICE_X84Y49         FDCE                                         r  genblk1[0].u_lstm_unit/pre_sum_bf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.859     2.111    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X84Y49         FDCE                                         r  genblk1[0].u_lstm_unit/pre_sum_bf_reg[5]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.092     1.953    genblk1[0].u_lstm_unit/pre_sum_bf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/accu_output_bf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[10].u_lstm_unit/accu_bf_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.156%)  route 0.192ns (50.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.555     1.557    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  genblk1[10].u_lstm_unit/accu_output_bf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  genblk1[10].u_lstm_unit/accu_output_bf_reg[20]/Q
                         net (fo=2, routed)           0.192     1.890    genblk1[10].u_lstm_unit/u_mac/accu_bf_reg[31]_1[20]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.935 r  genblk1[10].u_lstm_unit/u_mac/accu_bf[20]_i_1__9/O
                         net (fo=1, routed)           0.000     1.935    genblk1[10].u_lstm_unit/p_0_out[20]
    SLICE_X51Y96         FDRE                                         r  genblk1[10].u_lstm_unit/accu_bf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.820     2.072    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  genblk1[10].u_lstm_unit/accu_bf_reg[20]/C
                         clock pessimism             -0.255     1.817    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     1.909    genblk1[10].u_lstm_unit/accu_bf_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 genblk1[0].u_lstm_unit/q_di_fc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].u_lstm_unit/q2/out_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.590     1.592    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  genblk1[0].u_lstm_unit/q_di_fc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  genblk1[0].u_lstm_unit/q_di_fc_reg[0]/Q
                         net (fo=1, routed)           0.200     1.933    genblk1[0].u_lstm_unit/q2/out_temp_reg[7]_i_3_0[0]
    SLICE_X81Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  genblk1[0].u_lstm_unit/q2/out_temp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.978    genblk1[0].u_lstm_unit/q2/p_1_in[0]
    SLICE_X81Y50         FDCE                                         r  genblk1[0].u_lstm_unit/q2/out_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.853     2.105    genblk1[0].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X81Y50         FDCE                                         r  genblk1[0].u_lstm_unit/q2/out_temp_reg[0]/C
                         clock pessimism             -0.250     1.855    
    SLICE_X81Y50         FDCE (Hold_fdce_C_D)         0.091     1.946    genblk1[0].u_lstm_unit/q2/out_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 genblk1[0].u_lstm_unit/u_mac/prev_sum_bf_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].u_lstm_unit/u_mac/out_temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.409%)  route 0.194ns (43.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.584     1.586    genblk1[0].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X89Y51         FDCE                                         r  genblk1[0].u_lstm_unit/u_mac/prev_sum_bf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  genblk1[0].u_lstm_unit/u_mac/prev_sum_bf_reg[6]/Q
                         net (fo=1, routed)           0.194     1.921    genblk1[0].u_lstm_unit/u_mac/prev_sum_bf_reg_n_0_[6]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.966 r  genblk1[0].u_lstm_unit/u_mac/out_temp[7]_i_3/O
                         net (fo=1, routed)           0.000     1.966    genblk1[0].u_lstm_unit/u_mac/out_temp[7]_i_3_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.031 r  genblk1[0].u_lstm_unit/u_mac/out_temp_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.031    genblk1[0].u_lstm_unit/u_mac/out_temp_reg[7]_i_1_n_5
    SLICE_X86Y48         FDCE                                         r  genblk1[0].u_lstm_unit/u_mac/out_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.859     2.111    genblk1[0].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X86Y48         FDCE                                         r  genblk1[0].u_lstm_unit/u_mac/out_temp_reg[6]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X86Y48         FDCE (Hold_fdce_C_D)         0.134     1.995    genblk1[0].u_lstm_unit/u_mac/out_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 genblk1[15].u_lstm_unit/accu_cell_bf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.290%)  route 0.244ns (56.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.580     1.582    genblk1[15].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  genblk1[15].u_lstm_unit/accu_cell_bf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.141     1.723 r  genblk1[15].u_lstm_unit/accu_cell_bf_reg[20]/Q
                         net (fo=2, routed)           0.244     1.967    genblk1[15].u_lstm_unit/accu_cell_bf[20]
    SLICE_X58Y47         LUT4 (Prop_lut4_I1_O)        0.045     2.012 r  genblk1[15].u_lstm_unit/di_current_unit_tanh_bf[20]_i_1__14/O
                         net (fo=1, routed)           0.000     2.012    genblk1[15].u_lstm_unit/di_current_unit_tanh_bf0_in[20]
    SLICE_X58Y47         FDRE                                         r  genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.853     2.105    genblk1[15].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[20]/C
                         clock pessimism             -0.250     1.855    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.120     1.975    genblk1[15].u_lstm_unit/di_current_unit_tanh_bf_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/data_in_bf_0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.213ns (49.989%)  route 0.213ns (50.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.554     1.556    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  genblk1[10].u_lstm_unit/data_in_bf_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  genblk1[10].u_lstm_unit/data_in_bf_0_reg[6]/Q
                         net (fo=2, routed)           0.213     1.933    genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[7]_0[6]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.049     1.982 r  genblk1[10].u_lstm_unit/u_mac/data_in_bf_0[7]_i_2__19/O
                         net (fo=1, routed)           0.000     1.982    genblk1[10].u_lstm_unit/u_mac/p_0_in[7]
    SLICE_X50Y87         FDCE                                         r  genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.816     2.068    genblk1[10].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y87         FDCE                                         r  genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[7]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X50Y87         FDCE (Hold_fdce_C_D)         0.131     1.944    genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/data_in_bf_0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.515%)  route 0.213ns (50.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.554     1.556    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  genblk1[10].u_lstm_unit/data_in_bf_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  genblk1[10].u_lstm_unit/data_in_bf_0_reg[6]/Q
                         net (fo=2, routed)           0.213     1.933    genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[7]_0[6]
    SLICE_X50Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.978 r  genblk1[10].u_lstm_unit/u_mac/data_in_bf_0[6]_i_1__19/O
                         net (fo=1, routed)           0.000     1.978    genblk1[10].u_lstm_unit/u_mac/p_0_in[6]
    SLICE_X50Y87         FDCE                                         r  genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.816     2.068    genblk1[10].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y87         FDCE                                         r  genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[6]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X50Y87         FDCE (Hold_fdce_C_D)         0.121     1.934    genblk1[10].u_lstm_unit/u_mac/data_in_bf_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 genblk1[15].u_lstm_unit/accu_input_bf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[15].u_lstm_unit/di_current_unit_sigmoid_bf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.060%)  route 0.227ns (54.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.580     1.582    genblk1[15].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  genblk1[15].u_lstm_unit/accu_input_bf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.723 r  genblk1[15].u_lstm_unit/accu_input_bf_reg[22]/Q
                         net (fo=2, routed)           0.227     1.950    genblk1[15].u_lstm_unit/accu_input_bf_reg_n_0_[22]
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.995 r  genblk1[15].u_lstm_unit/di_current_unit_sigmoid_bf[22]_i_1__14/O
                         net (fo=1, routed)           0.000     1.995    genblk1[15].u_lstm_unit/di_current_unit_sigmoid_bf[22]_i_1__14_n_0
    SLICE_X64Y49         FDRE                                         r  genblk1[15].u_lstm_unit/di_current_unit_sigmoid_bf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.854     2.106    genblk1[15].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  genblk1[15].u_lstm_unit/di_current_unit_sigmoid_bf_reg[22]/C
                         clock pessimism             -0.250     1.856    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.091     1.947    genblk1[15].u_lstm_unit/di_current_unit_sigmoid_bf_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X45Y59    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X45Y59    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X45Y59    FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X59Y113   bias_bf_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y120   bias_bf_reg[0][10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X45Y59    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X45Y59    FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X45Y59    FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X45Y59    FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X45Y59    FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X45Y59    FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X45Y59    FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X45Y59    FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 current_unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[9].u_lstm_unit/cell_state_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.602ns (25.906%)  route 4.582ns (74.094%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 12.604 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.640     5.021    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.456     5.477 r  current_unit_reg[1]/Q
                         net (fo=136, routed)         3.249     8.726    genblk1[9].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.850 r  genblk1[9].u_lstm_unit/cell_state_reg[0]_LDC_i_2__8/O
                         net (fo=2, routed)           0.351     9.201    genblk1[9].u_lstm_unit/cell_state_reg[0]_LDC_i_2__8_n_0
    SLICE_X22Y20         LDCE (SetClr_ldce_CLR_Q)     0.898    10.099 f  genblk1[9].u_lstm_unit/cell_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.331    10.430    genblk1[9].u_lstm_unit/cell_state_reg[0]_LDC_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.554 f  genblk1[9].u_lstm_unit/cell_state_reg[0]_LDC_i_1__8/O
                         net (fo=2, routed)           0.650    11.204    genblk1[9].u_lstm_unit/cell_state_reg[0]_LDC_i_1__8_n_0
    SLICE_X22Y19         FDPE                                         f  genblk1[9].u_lstm_unit/cell_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.567    12.604    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X22Y19         FDPE                                         r  genblk1[9].u_lstm_unit/cell_state_reg[0]_P/C
                         clock pessimism              0.344    12.948    
                         clock uncertainty           -0.035    12.913    
    SLICE_X22Y19         FDPE (Recov_fdpe_C_PRE)     -0.361    12.552    genblk1[9].u_lstm_unit/cell_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 current_unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[9].u_lstm_unit/cell_state_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.580ns (9.798%)  route 5.339ns (90.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.640     5.021    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.456     5.477 r  current_unit_reg[1]/Q
                         net (fo=136, routed)         4.707    10.184    genblk1[9].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.308 f  genblk1[9].u_lstm_unit/cell_state_reg[2]_LDC_i_1__8/O
                         net (fo=2, routed)           0.632    10.940    genblk1[9].u_lstm_unit/cell_state_reg[2]_LDC_i_1__8_n_0
    SLICE_X22Y15         FDPE                                         f  genblk1[9].u_lstm_unit/cell_state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.572    12.609    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X22Y15         FDPE                                         r  genblk1[9].u_lstm_unit/cell_state_reg[2]_P/C
                         clock pessimism              0.344    12.953    
                         clock uncertainty           -0.035    12.918    
    SLICE_X22Y15         FDPE (Recov_fdpe_C_PRE)     -0.361    12.557    genblk1[9].u_lstm_unit/cell_state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 current_unit_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[10].u_lstm_unit/cell_state_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.664ns (29.034%)  route 4.067ns (70.966%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.711     5.092    clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  current_unit_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  current_unit_reg[1]_rep__0/Q
                         net (fo=54, routed)          2.437     8.046    genblk1[10].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.170 r  genblk1[10].u_lstm_unit/cell_state_reg[0]_LDC_i_2__9/O
                         net (fo=2, routed)           0.492     8.663    genblk1[10].u_lstm_unit/cell_state_reg[0]_LDC_i_2__9_n_0
    SLICE_X36Y81         LDCE (SetClr_ldce_CLR_Q)     0.898     9.561 f  genblk1[10].u_lstm_unit/cell_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.458    10.019    genblk1[10].u_lstm_unit/cell_state_reg[0]_LDC_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.143 f  genblk1[10].u_lstm_unit/cell_state_reg[0]_LDC_i_1__9/O
                         net (fo=2, routed)           0.680    10.823    genblk1[10].u_lstm_unit/cell_state_reg[0]_LDC_i_1__9_n_0
    SLICE_X36Y82         FDPE                                         f  genblk1[10].u_lstm_unit/cell_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.471    12.508    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X36Y82         FDPE                                         r  genblk1[10].u_lstm_unit/cell_state_reg[0]_P/C
                         clock pessimism              0.358    12.865    
                         clock uncertainty           -0.035    12.830    
    SLICE_X36Y82         FDPE (Recov_fdpe_C_PRE)     -0.361    12.469    genblk1[10].u_lstm_unit/cell_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 current_unit_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].u_lstm_unit/cell_state_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 1.651ns (28.158%)  route 4.212ns (71.842%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.648     5.029    clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  current_unit_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.518     5.547 f  current_unit_reg[0]_rep/Q
                         net (fo=137, routed)         2.300     7.846    genblk1[2].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X70Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.970 r  genblk1[2].u_lstm_unit/cell_state_reg[3]_LDC_i_2__1/O
                         net (fo=2, routed)           0.663     8.634    genblk1[2].u_lstm_unit/cell_state_reg[3]_LDC_i_2__1_n_0
    SLICE_X71Y36         LDCE (SetClr_ldce_CLR_Q)     0.885     9.519 f  genblk1[2].u_lstm_unit/cell_state_reg[3]_LDC/Q
                         net (fo=4, routed)           0.614    10.132    genblk1[2].u_lstm_unit/cell_state_reg[3]_LDC_n_0
    SLICE_X70Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.256 f  genblk1[2].u_lstm_unit/cell_state_reg[3]_LDC_i_1__1/O
                         net (fo=2, routed)           0.636    10.892    genblk1[2].u_lstm_unit/cell_state_reg[3]_LDC_i_1__1_n_0
    SLICE_X70Y34         FDPE                                         f  genblk1[2].u_lstm_unit/cell_state_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.552    12.589    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X70Y34         FDPE                                         r  genblk1[2].u_lstm_unit/cell_state_reg[3]_P/C
                         clock pessimism              0.344    12.933    
                         clock uncertainty           -0.035    12.898    
    SLICE_X70Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    12.539    genblk1[2].u_lstm_unit/cell_state_reg[3]_P
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 current_unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[1].u_lstm_unit/cell_state_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.589ns (27.134%)  route 4.267ns (72.866%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.640     5.021    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.456     5.477 r  current_unit_reg[1]/Q
                         net (fo=136, routed)         2.798     8.275    genblk1[1].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X66Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.399 r  genblk1[1].u_lstm_unit/cell_state_reg[1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.508     8.907    genblk1[1].u_lstm_unit/cell_state_reg[1]_LDC_i_2__0_n_0
    SLICE_X65Y14         LDCE (SetClr_ldce_CLR_Q)     0.885     9.792 f  genblk1[1].u_lstm_unit/cell_state_reg[1]_LDC/Q
                         net (fo=4, routed)           0.323    10.116    genblk1[1].u_lstm_unit/cell_state_reg[1]_LDC_n_0
    SLICE_X66Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.240 f  genblk1[1].u_lstm_unit/cell_state_reg[1]_LDC_i_1__0/O
                         net (fo=2, routed)           0.637    10.877    genblk1[1].u_lstm_unit/cell_state_reg[1]_LDC_i_1__0_n_0
    SLICE_X66Y14         FDPE                                         f  genblk1[1].u_lstm_unit/cell_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.552    12.589    genblk1[1].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X66Y14         FDPE                                         r  genblk1[1].u_lstm_unit/cell_state_reg[1]_P/C
                         clock pessimism              0.344    12.933    
                         clock uncertainty           -0.035    12.898    
    SLICE_X66Y14         FDPE (Recov_fdpe_C_PRE)     -0.361    12.537    genblk1[1].u_lstm_unit/cell_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 current_unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[3].u_lstm_unit/cell_state_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.589ns (27.519%)  route 4.185ns (72.481%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 12.514 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.640     5.021    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.456     5.477 r  current_unit_reg[1]/Q
                         net (fo=136, routed)         2.470     7.946    genblk1[3].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  genblk1[3].u_lstm_unit/cell_state_reg[0]_LDC_i_2__2/O
                         net (fo=2, routed)           0.498     8.568    genblk1[3].u_lstm_unit/cell_state_reg[0]_LDC_i_2__2_n_0
    SLICE_X52Y13         LDCE (SetClr_ldce_CLR_Q)     0.885     9.453 f  genblk1[3].u_lstm_unit/cell_state_reg[0]_LDC/Q
                         net (fo=4, routed)           0.456     9.909    genblk1[3].u_lstm_unit/cell_state_reg[0]_LDC_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.033 f  genblk1[3].u_lstm_unit/cell_state_reg[0]_LDC_i_1__2/O
                         net (fo=2, routed)           0.762    10.795    genblk1[3].u_lstm_unit/cell_state_reg[0]_LDC_i_1__2_n_0
    SLICE_X52Y14         FDPE                                         f  genblk1[3].u_lstm_unit/cell_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.477    12.514    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X52Y14         FDPE                                         r  genblk1[3].u_lstm_unit/cell_state_reg[0]_P/C
                         clock pessimism              0.344    12.858    
                         clock uncertainty           -0.035    12.823    
    SLICE_X52Y14         FDPE (Recov_fdpe_C_PRE)     -0.359    12.464    genblk1[3].u_lstm_unit/cell_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 current_unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[13].u_lstm_unit/cell_state_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.602ns (27.351%)  route 4.255ns (72.649%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.640     5.021    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.456     5.477 r  current_unit_reg[1]/Q
                         net (fo=136, routed)         2.632     8.109    genblk1[13].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.233 r  genblk1[13].u_lstm_unit/cell_state_reg[2]_LDC_i_2__12/O
                         net (fo=2, routed)           0.492     8.725    genblk1[13].u_lstm_unit/cell_state_reg[2]_LDC_i_2__12_n_0
    SLICE_X18Y32         LDCE (SetClr_ldce_CLR_Q)     0.898     9.623 f  genblk1[13].u_lstm_unit/cell_state_reg[2]_LDC/Q
                         net (fo=4, routed)           0.449    10.073    genblk1[13].u_lstm_unit/cell_state_reg[2]_LDC_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.197 f  genblk1[13].u_lstm_unit/cell_state_reg[2]_LDC_i_1__12/O
                         net (fo=2, routed)           0.681    10.878    genblk1[13].u_lstm_unit/cell_state_reg[2]_LDC_i_1__12_n_0
    SLICE_X18Y33         FDPE                                         f  genblk1[13].u_lstm_unit/cell_state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.573    12.610    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X18Y33         FDPE                                         r  genblk1[13].u_lstm_unit/cell_state_reg[2]_P/C
                         clock pessimism              0.344    12.954    
                         clock uncertainty           -0.035    12.919    
    SLICE_X18Y33         FDPE (Recov_fdpe_C_PRE)     -0.361    12.558    genblk1[13].u_lstm_unit/cell_state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 current_unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[3].u_lstm_unit/cell_state_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.589ns (27.679%)  route 4.152ns (72.321%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 12.514 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.640     5.021    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.456     5.477 r  current_unit_reg[1]/Q
                         net (fo=136, routed)         2.298     7.774    genblk1[3].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  genblk1[3].u_lstm_unit/cell_state_reg[6]_LDC_i_2__2/O
                         net (fo=2, routed)           0.723     8.621    genblk1[3].u_lstm_unit/cell_state_reg[6]_LDC_i_2__2_n_0
    SLICE_X47Y13         LDCE (SetClr_ldce_CLR_Q)     0.885     9.506 f  genblk1[3].u_lstm_unit/cell_state_reg[6]_LDC/Q
                         net (fo=4, routed)           0.485     9.991    genblk1[3].u_lstm_unit/cell_state_reg[6]_LDC_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.115 f  genblk1[3].u_lstm_unit/cell_state_reg[6]_LDC_i_1__2/O
                         net (fo=2, routed)           0.646    10.761    genblk1[3].u_lstm_unit/cell_state_reg[6]_LDC_i_1__2_n_0
    SLICE_X50Y13         FDPE                                         f  genblk1[3].u_lstm_unit/cell_state_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.477    12.514    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y13         FDPE                                         r  genblk1[3].u_lstm_unit/cell_state_reg[6]_P/C
                         clock pessimism              0.344    12.858    
                         clock uncertainty           -0.035    12.823    
    SLICE_X50Y13         FDPE (Recov_fdpe_C_PRE)     -0.361    12.462    genblk1[3].u_lstm_unit/cell_state_reg[6]_P
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 current_unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[1].u_lstm_unit/cell_state_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 1.589ns (27.313%)  route 4.229ns (72.687%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 12.592 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.640     5.021    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.456     5.477 r  current_unit_reg[1]/Q
                         net (fo=136, routed)         2.760     8.237    genblk1[1].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X66Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.361 r  genblk1[1].u_lstm_unit/cell_state_reg[3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.508     8.869    genblk1[1].u_lstm_unit/cell_state_reg[3]_LDC_i_2__0_n_0
    SLICE_X65Y10         LDCE (SetClr_ldce_CLR_Q)     0.885     9.754 f  genblk1[1].u_lstm_unit/cell_state_reg[3]_LDC/Q
                         net (fo=4, routed)           0.323    10.077    genblk1[1].u_lstm_unit/cell_state_reg[3]_LDC_n_0
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.124    10.201 f  genblk1[1].u_lstm_unit/cell_state_reg[3]_LDC_i_1__0/O
                         net (fo=2, routed)           0.637    10.838    genblk1[1].u_lstm_unit/cell_state_reg[3]_LDC_i_1__0_n_0
    SLICE_X66Y10         FDPE                                         f  genblk1[1].u_lstm_unit/cell_state_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.555    12.592    genblk1[1].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X66Y10         FDPE                                         r  genblk1[1].u_lstm_unit/cell_state_reg[3]_P/C
                         clock pessimism              0.344    12.936    
                         clock uncertainty           -0.035    12.901    
    SLICE_X66Y10         FDPE (Recov_fdpe_C_PRE)     -0.361    12.540    genblk1[1].u_lstm_unit/cell_state_reg[3]_P
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 current_unit_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[8].u_lstm_unit/cell_state_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.664ns (28.514%)  route 4.172ns (71.486%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 12.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.648     5.029    clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  current_unit_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.518     5.547 f  current_unit_reg[0]_rep/Q
                         net (fo=137, routed)         2.525     8.071    genblk1[8].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X90Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.195 r  genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC_i_2__7/O
                         net (fo=2, routed)           0.522     8.717    genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC_i_2__7_n_0
    SLICE_X90Y74         LDCE (SetClr_ldce_CLR_Q)     0.898     9.615 f  genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC/Q
                         net (fo=4, routed)           0.494    10.109    genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC_n_0
    SLICE_X90Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.233 f  genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC_i_1__7/O
                         net (fo=2, routed)           0.631    10.864    genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC_i_1__7_n_0
    SLICE_X90Y75         FDPE                                         f  genblk1[8].u_lstm_unit/cell_state_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.588    12.625    genblk1[8].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X90Y75         FDPE                                         r  genblk1[8].u_lstm_unit/cell_state_reg[4]_P/C
                         clock pessimism              0.358    12.982    
                         clock uncertainty           -0.035    12.947    
    SLICE_X90Y75         FDPE (Recov_fdpe_C_PRE)     -0.361    12.586    genblk1[8].u_lstm_unit/cell_state_reg[4]_P
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  1.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 current_unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[11].u_lstm_unit/cell_state_reg[7]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.809%)  route 0.399ns (68.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.553     1.555    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141     1.696 f  current_unit_reg[1]/Q
                         net (fo=136, routed)         0.151     1.847    genblk1[11].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.892 f  genblk1[11].u_lstm_unit/cell_state_reg[7]_LDC_i_2__10/O
                         net (fo=2, routed)           0.247     2.140    genblk1[11].u_lstm_unit/cell_state_reg[7]_LDC_i_2__10_n_0
    SLICE_X52Y49         FDCE                                         f  genblk1[11].u_lstm_unit/cell_state_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.826     2.078    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  genblk1[11].u_lstm_unit/cell_state_reg[7]_C/C
                         clock pessimism             -0.250     1.828    
    SLICE_X52Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.736    genblk1[11].u_lstm_unit/cell_state_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 current_unit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[11].u_lstm_unit/cell_state_reg[7]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.263%)  route 0.429ns (69.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.553     1.555    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141     1.696 f  current_unit_reg[0]/Q
                         net (fo=136, routed)         0.298     1.994    genblk1[11].u_lstm_unit/cell_state_reg[7]_P_1
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.039 f  genblk1[11].u_lstm_unit/cell_state_reg[7]_LDC_i_1__10/O
                         net (fo=2, routed)           0.131     2.170    genblk1[11].u_lstm_unit/cell_state_reg[7]_LDC_i_1__10_n_0
    SLICE_X53Y49         FDPE                                         f  genblk1[11].u_lstm_unit/cell_state_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.826     2.078    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X53Y49         FDPE                                         r  genblk1[11].u_lstm_unit/cell_state_reg[7]_P/C
                         clock pessimism             -0.250     1.828    
    SLICE_X53Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.733    genblk1[11].u_lstm_unit/cell_state_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 current_unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[15].u_lstm_unit/cell_state_reg[7]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.365%)  route 0.494ns (72.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.553     1.555    clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  current_unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  current_unit_reg[1]/Q
                         net (fo=136, routed)         0.363     2.059    genblk1[15].u_lstm_unit/cell_state_reg[7]_P_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.104 f  genblk1[15].u_lstm_unit/cell_state_reg[7]_LDC_i_1__14/O
                         net (fo=2, routed)           0.131     2.235    genblk1[15].u_lstm_unit/cell_state_reg[7]_LDC_i_1__14_n_0
    SLICE_X51Y47         FDPE                                         f  genblk1[15].u_lstm_unit/cell_state_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.826     2.078    genblk1[15].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y47         FDPE                                         r  genblk1[15].u_lstm_unit/cell_state_reg[7]_P/C
                         clock pessimism             -0.250     1.828    
    SLICE_X51Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.733    genblk1[15].u_lstm_unit/cell_state_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 genblk1[2].u_lstm_unit/cell_state_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].u_lstm_unit/cell_state_reg[5]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.457%)  route 0.252ns (57.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.583     1.585    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X68Y36         FDCE                                         r  genblk1[2].u_lstm_unit/cell_state_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y36         FDCE (Prop_fdce_C_Q)         0.141     1.726 f  genblk1[2].u_lstm_unit/cell_state_reg[5]_C/Q
                         net (fo=5, routed)           0.121     1.847    genblk1[2].u_lstm_unit/cell_state_reg[5]_C_n_0
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.892 f  genblk1[2].u_lstm_unit/cell_state_reg[5]_LDC_i_1__1/O
                         net (fo=2, routed)           0.131     2.023    genblk1[2].u_lstm_unit/cell_state_reg[5]_LDC_i_1__1_n_0
    SLICE_X69Y36         FDPE                                         f  genblk1[2].u_lstm_unit/cell_state_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.849     2.101    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X69Y36         FDPE                                         r  genblk1[2].u_lstm_unit/cell_state_reg[5]_P/C
                         clock pessimism             -0.503     1.598    
    SLICE_X69Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.503    genblk1[2].u_lstm_unit/cell_state_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 genblk1[9].u_lstm_unit/cell_state_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[9].u_lstm_unit/cell_state_reg[3]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.805%)  route 0.247ns (54.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.590     1.592    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X20Y16         FDCE                                         r  genblk1[9].u_lstm_unit/cell_state_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDCE (Prop_fdce_C_Q)         0.164     1.756 r  genblk1[9].u_lstm_unit/cell_state_reg[3]_C/Q
                         net (fo=5, routed)           0.116     1.872    genblk1[9].u_lstm_unit/cell_state_reg[3]_C_n_0
    SLICE_X21Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.917 f  genblk1[9].u_lstm_unit/cell_state_reg[3]_LDC_i_2__8/O
                         net (fo=2, routed)           0.131     2.048    genblk1[9].u_lstm_unit/cell_state_reg[3]_LDC_i_2__8_n_0
    SLICE_X20Y16         FDCE                                         f  genblk1[9].u_lstm_unit/cell_state_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.857     2.109    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X20Y16         FDCE                                         r  genblk1[9].u_lstm_unit/cell_state_reg[3]_C/C
                         clock pessimism             -0.517     1.592    
    SLICE_X20Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    genblk1[9].u_lstm_unit/cell_state_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 genblk1[3].u_lstm_unit/cell_state_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[3].u_lstm_unit/cell_state_reg[5]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.497%)  route 0.262ns (58.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.557     1.559    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X48Y13         FDCE                                         r  genblk1[3].u_lstm_unit/cell_state_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.141     1.700 f  genblk1[3].u_lstm_unit/cell_state_reg[5]_C/Q
                         net (fo=5, routed)           0.131     1.831    genblk1[3].u_lstm_unit/cell_state_reg[5]_C_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.876 f  genblk1[3].u_lstm_unit/cell_state_reg[5]_LDC_i_1__2/O
                         net (fo=2, routed)           0.131     2.007    genblk1[3].u_lstm_unit/cell_state_reg[5]_LDC_i_1__2_n_0
    SLICE_X49Y13         FDPE                                         f  genblk1[3].u_lstm_unit/cell_state_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.824     2.076    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y13         FDPE                                         r  genblk1[3].u_lstm_unit/cell_state_reg[5]_P/C
                         clock pessimism             -0.504     1.572    
    SLICE_X49Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.477    genblk1[3].u_lstm_unit/cell_state_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 genblk1[0].u_lstm_unit/cell_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].u_lstm_unit/cell_state_reg[1]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.407%)  route 0.263ns (58.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.589     1.591    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X78Y47         FDCE                                         r  genblk1[0].u_lstm_unit/cell_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  genblk1[0].u_lstm_unit/cell_state_reg[1]_C/Q
                         net (fo=5, routed)           0.132     1.864    genblk1[0].u_lstm_unit/cell_state_reg[1]_C_n_0
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.909 f  genblk1[0].u_lstm_unit/cell_state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.040    genblk1[0].u_lstm_unit/cell_state_reg[1]_LDC_i_1_n_0
    SLICE_X79Y47         FDPE                                         f  genblk1[0].u_lstm_unit/cell_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.858     2.110    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X79Y47         FDPE                                         r  genblk1[0].u_lstm_unit/cell_state_reg[1]_P/C
                         clock pessimism             -0.506     1.604    
    SLICE_X79Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.509    genblk1[0].u_lstm_unit/cell_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 genblk1[0].u_lstm_unit/cell_state_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].u_lstm_unit/cell_state_reg[6]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.407%)  route 0.263ns (58.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.588     1.590    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X78Y46         FDCE                                         r  genblk1[0].u_lstm_unit/cell_state_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y46         FDCE (Prop_fdce_C_Q)         0.141     1.731 f  genblk1[0].u_lstm_unit/cell_state_reg[6]_C/Q
                         net (fo=5, routed)           0.132     1.863    genblk1[0].u_lstm_unit/cell_state_reg[6]_C_n_0
    SLICE_X79Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.908 f  genblk1[0].u_lstm_unit/cell_state_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.039    genblk1[0].u_lstm_unit/cell_state_reg[6]_LDC_i_1_n_0
    SLICE_X79Y46         FDPE                                         f  genblk1[0].u_lstm_unit/cell_state_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.857     2.109    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X79Y46         FDPE                                         r  genblk1[0].u_lstm_unit/cell_state_reg[6]_P/C
                         clock pessimism             -0.506     1.603    
    SLICE_X79Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.508    genblk1[0].u_lstm_unit/cell_state_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 genblk1[11].u_lstm_unit/cell_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[11].u_lstm_unit/cell_state_reg[1]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.335%)  route 0.253ns (57.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.562     1.564    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  genblk1[11].u_lstm_unit/cell_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141     1.705 r  genblk1[11].u_lstm_unit/cell_state_reg[1]_C/Q
                         net (fo=5, routed)           0.125     1.830    genblk1[11].u_lstm_unit/cell_state_reg[1]_C_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.875 f  genblk1[11].u_lstm_unit/cell_state_reg[1]_LDC_i_2__10/O
                         net (fo=2, routed)           0.128     2.003    genblk1[11].u_lstm_unit/cell_state_reg[1]_LDC_i_2__10_n_0
    SLICE_X43Y45         FDCE                                         f  genblk1[11].u_lstm_unit/cell_state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.829     2.081    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  genblk1[11].u_lstm_unit/cell_state_reg[1]_C/C
                         clock pessimism             -0.517     1.564    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.472    genblk1[11].u_lstm_unit/cell_state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 genblk1[1].u_lstm_unit/cell_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[1].u_lstm_unit/cell_state_reg[0]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.252%)  route 0.254ns (57.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.583     1.585    genblk1[1].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X63Y10         FDPE                                         r  genblk1[1].u_lstm_unit/cell_state_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.726 f  genblk1[1].u_lstm_unit/cell_state_reg[0]_P/Q
                         net (fo=4, routed)           0.123     1.849    genblk1[1].u_lstm_unit/cell_state_reg[0]_P_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.894 f  genblk1[1].u_lstm_unit/cell_state_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.131     2.025    genblk1[1].u_lstm_unit/cell_state_reg[0]_LDC_i_1__0_n_0
    SLICE_X63Y10         FDPE                                         f  genblk1[1].u_lstm_unit/cell_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.851     2.103    genblk1[1].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X63Y10         FDPE                                         r  genblk1[1].u_lstm_unit/cell_state_reg[0]_P/C
                         clock pessimism             -0.518     1.585    
    SLICE_X63Y10         FDPE (Remov_fdpe_C_PRE)     -0.095     1.490    genblk1[1].u_lstm_unit/cell_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.535    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.716ns  (logic 1.089ns (5.817%)  route 17.627ns (94.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        16.898    17.863    genblk1[6].u_lstm_unit/rstn_IBUF
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.987 f  genblk1[6].u_lstm_unit/cell_state_reg[7]_LDC_i_2__5/O
                         net (fo=2, routed)           0.729    18.716    genblk1[6].u_lstm_unit/cell_state_reg[7]_LDC_i_2__5_n_0
    SLICE_X57Y102        LDCE                                         f  genblk1[6].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.583ns  (logic 1.089ns (5.859%)  route 17.494ns (94.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        16.905    17.870    genblk1[6].u_lstm_unit/rstn_IBUF
    SLICE_X60Y100        LUT6 (Prop_lut6_I5_O)        0.124    17.994 f  genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC_i_2__5/O
                         net (fo=2, routed)           0.589    18.583    genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC_i_2__5_n_0
    SLICE_X61Y100        LDCE                                         f  genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.578ns  (logic 1.089ns (5.860%)  route 17.489ns (94.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        16.898    17.863    genblk1[6].u_lstm_unit/rstn_IBUF
    SLICE_X56Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.987 f  genblk1[6].u_lstm_unit/cell_state_reg[0]_LDC_i_2__5/O
                         net (fo=2, routed)           0.591    18.578    genblk1[6].u_lstm_unit/cell_state_reg[0]_LDC_i_2__5_n_0
    SLICE_X57Y99         LDCE                                         f  genblk1[6].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.397ns  (logic 1.089ns (5.918%)  route 17.308ns (94.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        16.637    17.602    genblk1[6].u_lstm_unit/rstn_IBUF
    SLICE_X55Y100        LUT6 (Prop_lut6_I5_O)        0.124    17.726 f  genblk1[6].u_lstm_unit/cell_state_reg[1]_LDC_i_2__5/O
                         net (fo=2, routed)           0.671    18.397    genblk1[6].u_lstm_unit/cell_state_reg[1]_LDC_i_2__5_n_0
    SLICE_X56Y100        LDCE                                         f  genblk1[6].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.017ns  (logic 1.089ns (6.043%)  route 16.929ns (93.957%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        16.436    17.401    genblk1[6].u_lstm_unit/rstn_IBUF
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.525 f  genblk1[6].u_lstm_unit/cell_state_reg[5]_LDC_i_2__5/O
                         net (fo=2, routed)           0.492    18.017    genblk1[6].u_lstm_unit/cell_state_reg[5]_LDC_i_2__5_n_0
    SLICE_X54Y103        LDCE                                         f  genblk1[6].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.014ns  (logic 1.089ns (6.044%)  route 16.925ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        16.407    17.371    genblk1[6].u_lstm_unit/rstn_IBUF
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.495 f  genblk1[6].u_lstm_unit/cell_state_reg[4]_LDC_i_2__5/O
                         net (fo=2, routed)           0.518    18.014    genblk1[6].u_lstm_unit/cell_state_reg[4]_LDC_i_2__5_n_0
    SLICE_X60Y99         LDCE                                         f  genblk1[6].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.414ns  (logic 1.089ns (6.252%)  route 16.325ns (93.748%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        15.785    16.750    genblk1[6].u_lstm_unit/rstn_IBUF
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.124    16.874 f  genblk1[6].u_lstm_unit/cell_state_reg[6]_LDC_i_2__5/O
                         net (fo=2, routed)           0.540    17.414    genblk1[6].u_lstm_unit/cell_state_reg[6]_LDC_i_2__5_n_0
    SLICE_X57Y101        LDCE                                         f  genblk1[6].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.364ns  (logic 1.089ns (6.270%)  route 16.275ns (93.730%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        15.764    16.728    genblk1[6].u_lstm_unit/rstn_IBUF
    SLICE_X52Y98         LUT6 (Prop_lut6_I5_O)        0.124    16.852 f  genblk1[6].u_lstm_unit/cell_state_reg[3]_LDC_i_2__5/O
                         net (fo=2, routed)           0.511    17.364    genblk1[6].u_lstm_unit/cell_state_reg[3]_LDC_i_2__5_n_0
    SLICE_X51Y98         LDCE                                         f  genblk1[6].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[10].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.154ns  (logic 1.089ns (6.740%)  route 15.065ns (93.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        14.549    15.514    genblk1[10].u_lstm_unit/rstn_IBUF
    SLICE_X43Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.638 f  genblk1[10].u_lstm_unit/cell_state_reg[2]_LDC_i_2__9/O
                         net (fo=2, routed)           0.516    16.154    genblk1[10].u_lstm_unit/cell_state_reg[2]_LDC_i_2__9_n_0
    SLICE_X44Y82         LDCE                                         f  genblk1[10].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.017ns  (logic 1.089ns (6.797%)  route 14.928ns (93.203%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)        14.409    15.374    genblk1[10].u_lstm_unit/rstn_IBUF
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.498 f  genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC_i_2__9/O
                         net (fo=2, routed)           0.518    16.017    genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC_i_2__9_n_0
    SLICE_X44Y83         LDCE                                         f  genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[8].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 0.239ns (12.699%)  route 1.640ns (87.301%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.454     1.647    genblk1[8].u_lstm_unit/rstn_IBUF
    SLICE_X91Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.692 f  genblk1[8].u_lstm_unit/cell_state_reg[5]_LDC_i_2__7/O
                         net (fo=2, routed)           0.186     1.879    genblk1[8].u_lstm_unit/cell_state_reg[5]_LDC_i_2__7_n_0
    SLICE_X92Y77         LDCE                                         f  genblk1[8].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[8].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 0.239ns (12.572%)  route 1.659ns (87.428%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.417     1.610    genblk1[8].u_lstm_unit/rstn_IBUF
    SLICE_X92Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.655 f  genblk1[8].u_lstm_unit/cell_state_reg[0]_LDC_i_2__7/O
                         net (fo=2, routed)           0.242     1.898    genblk1[8].u_lstm_unit/cell_state_reg[0]_LDC_i_2__7_n_0
    SLICE_X93Y74         LDCE                                         f  genblk1[8].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[8].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 0.239ns (12.444%)  route 1.679ns (87.556%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.491     1.685    genblk1[8].u_lstm_unit/rstn_IBUF
    SLICE_X91Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.730 f  genblk1[8].u_lstm_unit/cell_state_reg[1]_LDC_i_2__7/O
                         net (fo=2, routed)           0.187     1.917    genblk1[8].u_lstm_unit/cell_state_reg[1]_LDC_i_2__7_n_0
    SLICE_X91Y72         LDCE                                         f  genblk1[8].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 0.239ns (11.485%)  route 1.839ns (88.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.622     1.816    genblk1[8].u_lstm_unit/rstn_IBUF
    SLICE_X90Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.861 f  genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC_i_2__7/O
                         net (fo=2, routed)           0.216     2.077    genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC_i_2__7_n_0
    SLICE_X90Y74         LDCE                                         f  genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[8].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 0.239ns (10.992%)  route 1.932ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.800     1.994    genblk1[8].u_lstm_unit/rstn_IBUF
    SLICE_X91Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.039 f  genblk1[8].u_lstm_unit/cell_state_reg[6]_LDC_i_2__7/O
                         net (fo=2, routed)           0.131     2.170    genblk1[8].u_lstm_unit/cell_state_reg[6]_LDC_i_2__7_n_0
    SLICE_X91Y74         LDCE                                         f  genblk1[8].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 0.239ns (10.842%)  route 1.962ns (89.158%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.793     1.986    genblk1[14].u_lstm_unit/rstn_IBUF
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.031 f  genblk1[14].u_lstm_unit/cell_state_reg[2]_LDC_i_2__13/O
                         net (fo=2, routed)           0.169     2.200    genblk1[14].u_lstm_unit/cell_state_reg[2]_LDC_i_2__13_n_0
    SLICE_X88Y74         LDCE                                         f  genblk1[14].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[8].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 0.239ns (10.645%)  route 2.002ns (89.355%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.817     2.011    genblk1[8].u_lstm_unit/rstn_IBUF
    SLICE_X90Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.056 f  genblk1[8].u_lstm_unit/cell_state_reg[3]_LDC_i_2__7/O
                         net (fo=2, routed)           0.185     2.241    genblk1[8].u_lstm_unit/cell_state_reg[3]_LDC_i_2__7_n_0
    SLICE_X92Y78         LDCE                                         f  genblk1[8].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[8].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 0.239ns (10.445%)  route 2.045ns (89.555%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.847     2.040    genblk1[8].u_lstm_unit/rstn_IBUF
    SLICE_X89Y75         LUT6 (Prop_lut6_I5_O)        0.045     2.085 f  genblk1[8].u_lstm_unit/cell_state_reg[2]_LDC_i_2__7/O
                         net (fo=2, routed)           0.199     2.284    genblk1[8].u_lstm_unit/cell_state_reg[2]_LDC_i_2__7_n_0
    SLICE_X84Y75         LDCE                                         f  genblk1[8].u_lstm_unit/cell_state_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 0.239ns (10.360%)  route 2.064ns (89.640%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.878     2.071    genblk1[14].u_lstm_unit/rstn_IBUF
    SLICE_X86Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.116 f  genblk1[14].u_lstm_unit/cell_state_reg[0]_LDC_i_2__13/O
                         net (fo=2, routed)           0.186     2.303    genblk1[14].u_lstm_unit/cell_state_reg[0]_LDC_i_2__13_n_0
    SLICE_X86Y73         LDCE                                         f  genblk1[14].u_lstm_unit/cell_state_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 0.239ns (10.247%)  route 2.089ns (89.753%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         1.868     2.062    genblk1[14].u_lstm_unit/rstn_IBUF
    SLICE_X87Y75         LUT6 (Prop_lut6_I5_O)        0.045     2.107 f  genblk1[14].u_lstm_unit/cell_state_reg[3]_LDC_i_2__13/O
                         net (fo=2, routed)           0.221     2.328    genblk1[14].u_lstm_unit/cell_state_reg[3]_LDC_i_2__13_n_0
    SLICE_X87Y73         LDCE                                         f  genblk1[14].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.562ns  (logic 3.244ns (42.896%)  route 4.318ns (57.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.712     5.093    clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  out_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  out_data_reg[26]/Q
                         net (fo=1, routed)           4.318     9.929    out_data_OBUF[26]
    V15                  OBUF (Prop_obuf_I_O)         2.726    12.655 r  out_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    12.655    out_data[26]
    V15                                                               r  out_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            t_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 3.079ns (40.782%)  route 4.471ns (59.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.649     5.030    clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  t_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.486 r  t_valid_reg/Q
                         net (fo=1, routed)           4.471     9.956    t_valid_OBUF
    R14                  OBUF (Prop_obuf_I_O)         2.623    12.579 r  t_valid_OBUF_inst/O
                         net (fo=0)                   0.000    12.579    t_valid
    R14                                                               r  t_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.445ns  (logic 3.193ns (42.880%)  route 4.253ns (57.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.712     5.093    clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  out_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  out_data_reg[29]/Q
                         net (fo=1, routed)           4.253     9.801    out_data_OBUF[29]
    Y14                  OBUF (Prop_obuf_I_O)         2.737    12.538 r  out_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.538    out_data[29]
    Y14                                                               r  out_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 3.152ns (42.171%)  route 4.322ns (57.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.640     5.021    clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  out_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.456     5.477 r  out_data_reg[27]/Q
                         net (fo=1, routed)           4.322     9.799    out_data_OBUF[27]
    U17                  OBUF (Prop_obuf_I_O)         2.696    12.494 r  out_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    12.494    out_data[27]
    U17                                                               r  out_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.435ns  (logic 3.106ns (41.779%)  route 4.329ns (58.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.638     5.019    clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  w_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.456     5.475 r  w_valid_reg/Q
                         net (fo=1, routed)           4.329     9.803    w_valid_OBUF
    P14                  OBUF (Prop_obuf_I_O)         2.650    12.454 r  w_valid_OBUF_inst/O
                         net (fo=0)                   0.000    12.454    w_valid
    P14                                                               r  w_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 3.183ns (43.354%)  route 4.158ns (56.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.730     5.111    clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  out_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  out_data_reg[25]/Q
                         net (fo=1, routed)           4.158     9.725    out_data_OBUF[25]
    W15                  OBUF (Prop_obuf_I_O)         2.727    12.452 r  out_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.452    out_data[25]
    W15                                                               r  out_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 3.134ns (42.618%)  route 4.220ns (57.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.713     5.094    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  out_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  out_data_reg[28]/Q
                         net (fo=1, routed)           4.220     9.769    out_data_OBUF[28]
    T16                  OBUF (Prop_obuf_I_O)         2.678    12.447 r  out_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.447    out_data[28]
    T16                                                               r  out_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 3.171ns (43.401%)  route 4.135ns (56.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.713     5.094    clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  out_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  out_data_reg[31]/Q
                         net (fo=1, routed)           4.135     9.684    out_data_OBUF[31]
    Y17                  OBUF (Prop_obuf_I_O)         2.715    12.399 r  out_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.399    out_data[31]
    Y17                                                               r  out_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 3.204ns (43.937%)  route 4.088ns (56.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.712     5.093    clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  out_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  out_data_reg[30]/Q
                         net (fo=1, routed)           4.088     9.637    out_data_OBUF[30]
    W14                  OBUF (Prop_obuf_I_O)         2.748    12.385 r  out_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    12.385    out_data[30]
    W14                                                               r  out_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 3.173ns (43.290%)  route 4.157ns (56.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.646     5.027    clk_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  r_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  r_data_reg/Q
                         net (fo=1, routed)           4.157     9.639    r_data_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         2.717    12.356 r  r_data_OBUF_inst/O
                         net (fo=0)                   0.000    12.356    r_data
    Y16                                                               r  r_data (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[10].u_lstm_unit/cell_state_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[10].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.678%)  route 0.271ns (59.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.551     1.553    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X41Y83         FDPE                                         r  genblk1[10].u_lstm_unit/cell_state_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.694 r  genblk1[10].u_lstm_unit/cell_state_reg[7]_P/Q
                         net (fo=4, routed)           0.143     1.837    genblk1[10].u_lstm_unit/cell_state_reg[7]_P_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.045     1.882 f  genblk1[10].u_lstm_unit/cell_state_reg[7]_LDC_i_2__9/O
                         net (fo=2, routed)           0.128     2.010    genblk1[10].u_lstm_unit/cell_state_reg[7]_LDC_i_2__9_n_0
    SLICE_X41Y84         LDCE                                         f  genblk1[10].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].u_lstm_unit/cell_state_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[3].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.186ns (39.996%)  route 0.279ns (60.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.557     1.559    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y13         FDPE                                         r  genblk1[3].u_lstm_unit/cell_state_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  genblk1[3].u_lstm_unit/cell_state_reg[5]_P/Q
                         net (fo=4, routed)           0.163     1.863    genblk1[3].u_lstm_unit/cell_state_reg[5]_P_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.908 f  genblk1[3].u_lstm_unit/cell_state_reg[5]_LDC_i_2__2/O
                         net (fo=2, routed)           0.116     2.024    genblk1[3].u_lstm_unit/cell_state_reg[5]_LDC_i_2__2_n_0
    SLICE_X49Y14         LDCE                                         f  genblk1[3].u_lstm_unit/cell_state_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].u_lstm_unit/cell_state_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[7].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.975%)  route 0.291ns (61.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.554     1.556    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X45Y30         FDPE                                         r  genblk1[7].u_lstm_unit/cell_state_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.697 r  genblk1[7].u_lstm_unit/cell_state_reg[6]_P/Q
                         net (fo=4, routed)           0.163     1.860    genblk1[7].u_lstm_unit/cell_state_reg[6]_P_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.905 f  genblk1[7].u_lstm_unit/cell_state_reg[6]_LDC_i_2__6/O
                         net (fo=2, routed)           0.128     2.033    genblk1[7].u_lstm_unit/cell_state_reg[6]_LDC_i_2__6_n_0
    SLICE_X45Y31         LDCE                                         f  genblk1[7].u_lstm_unit/cell_state_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[14].u_lstm_unit/cell_state_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[14].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.645%)  route 0.272ns (59.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.574     1.576    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X87Y79         FDPE                                         r  genblk1[14].u_lstm_unit/cell_state_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.717 r  genblk1[14].u_lstm_unit/cell_state_reg[4]_P/Q
                         net (fo=4, routed)           0.143     1.861    genblk1[14].u_lstm_unit/cell_state_reg[4]_P_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.906 f  genblk1[14].u_lstm_unit/cell_state_reg[4]_LDC_i_2__13/O
                         net (fo=2, routed)           0.128     2.034    genblk1[14].u_lstm_unit/cell_state_reg[4]_LDC_i_2__13_n_0
    SLICE_X87Y80         LDCE                                         f  genblk1[14].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[15].u_lstm_unit/cell_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[15].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.186ns (38.772%)  route 0.294ns (61.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.557     1.559    genblk1[15].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X48Y34         FDCE                                         r  genblk1[15].u_lstm_unit/cell_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  genblk1[15].u_lstm_unit/cell_state_reg[1]_C/Q
                         net (fo=5, routed)           0.178     1.878    genblk1[15].u_lstm_unit/cell_state_reg[1]_C_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.923 f  genblk1[15].u_lstm_unit/cell_state_reg[1]_LDC_i_2__14/O
                         net (fo=2, routed)           0.116     2.039    genblk1[15].u_lstm_unit/cell_state_reg[1]_LDC_i_2__14_n_0
    SLICE_X49Y35         LDCE                                         f  genblk1[15].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].u_lstm_unit/cell_state_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[9].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.209ns (46.211%)  route 0.243ns (53.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.590     1.592    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X20Y16         FDCE                                         r  genblk1[9].u_lstm_unit/cell_state_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDCE (Prop_fdce_C_Q)         0.164     1.756 r  genblk1[9].u_lstm_unit/cell_state_reg[3]_C/Q
                         net (fo=5, routed)           0.116     1.872    genblk1[9].u_lstm_unit/cell_state_reg[3]_C_n_0
    SLICE_X21Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.917 f  genblk1[9].u_lstm_unit/cell_state_reg[3]_LDC_i_2__8/O
                         net (fo=2, routed)           0.127     2.044    genblk1[9].u_lstm_unit/cell_state_reg[3]_LDC_i_2__8_n_0
    SLICE_X20Y15         LDCE                                         f  genblk1[9].u_lstm_unit/cell_state_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].u_lstm_unit/cell_state_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.186ns (40.074%)  route 0.278ns (59.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.582     1.584    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X63Y37         FDCE                                         r  genblk1[2].u_lstm_unit/cell_state_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  genblk1[2].u_lstm_unit/cell_state_reg[7]_C/Q
                         net (fo=5, routed)           0.150     1.875    genblk1[2].u_lstm_unit/cell_state_reg[7]_C_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.920 f  genblk1[2].u_lstm_unit/cell_state_reg[7]_LDC_i_2__1/O
                         net (fo=2, routed)           0.128     2.048    genblk1[2].u_lstm_unit/cell_state_reg[7]_LDC_i_2__1_n_0
    SLICE_X65Y38         LDCE                                         f  genblk1[2].u_lstm_unit/cell_state_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/cell_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[5].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.090%)  route 0.290ns (60.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.573     1.575    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  genblk1[5].u_lstm_unit/cell_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  genblk1[5].u_lstm_unit/cell_state_reg[1]_C/Q
                         net (fo=5, routed)           0.163     1.879    genblk1[5].u_lstm_unit/cell_state_reg[1]_C_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.924 f  genblk1[5].u_lstm_unit/cell_state_reg[1]_LDC_i_2__4/O
                         net (fo=2, routed)           0.127     2.051    genblk1[5].u_lstm_unit/cell_state_reg[1]_LDC_i_2__4_n_0
    SLICE_X62Y24         LDCE                                         f  genblk1[5].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].u_lstm_unit/cell_state_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.823%)  route 0.281ns (60.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.583     1.585    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X69Y34         FDCE                                         r  genblk1[2].u_lstm_unit/cell_state_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y34         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  genblk1[2].u_lstm_unit/cell_state_reg[4]_C/Q
                         net (fo=5, routed)           0.153     1.879    genblk1[2].u_lstm_unit/cell_state_reg[4]_C_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.924 f  genblk1[2].u_lstm_unit/cell_state_reg[4]_LDC_i_2__1/O
                         net (fo=2, routed)           0.128     2.052    genblk1[2].u_lstm_unit/cell_state_reg[4]_LDC_i_2__1_n_0
    SLICE_X67Y35         LDCE                                         f  genblk1[2].u_lstm_unit/cell_state_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].u_lstm_unit/cell_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[11].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.186ns (37.081%)  route 0.316ns (62.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.562     1.564    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  genblk1[11].u_lstm_unit/cell_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141     1.705 r  genblk1[11].u_lstm_unit/cell_state_reg[1]_C/Q
                         net (fo=5, routed)           0.125     1.830    genblk1[11].u_lstm_unit/cell_state_reg[1]_C_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.875 f  genblk1[11].u_lstm_unit/cell_state_reg[1]_LDC_i_2__10/O
                         net (fo=2, routed)           0.190     2.066    genblk1[11].u_lstm_unit/cell_state_reg[1]_LDC_i_2__10_n_0
    SLICE_X44Y44         LDCE                                         f  genblk1[11].u_lstm_unit/cell_state_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         22829 Endpoints
Min Delay         22829 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/weights_bf_0_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.442ns  (logic 1.089ns (4.117%)  route 25.353ns (95.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.476    26.442    genblk1[14].u_lstm_unit/data_out_reg[23]
    SLICE_X47Y79         FDCE                                         f  genblk1[14].u_lstm_unit/weights_bf_0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.467     4.504    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  genblk1[14].u_lstm_unit/weights_bf_0_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/weights_bf_2_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.442ns  (logic 1.089ns (4.117%)  route 25.353ns (95.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.476    26.442    genblk1[14].u_lstm_unit/data_out_reg[23]
    SLICE_X47Y79         FDCE                                         f  genblk1[14].u_lstm_unit/weights_bf_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.467     4.504    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  genblk1[14].u_lstm_unit/weights_bf_2_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/weights_bf_2_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.442ns  (logic 1.089ns (4.117%)  route 25.353ns (95.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.476    26.442    genblk1[14].u_lstm_unit/data_out_reg[23]
    SLICE_X47Y79         FDCE                                         f  genblk1[14].u_lstm_unit/weights_bf_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.467     4.504    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  genblk1[14].u_lstm_unit/weights_bf_2_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/weights_bf_2_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.442ns  (logic 1.089ns (4.117%)  route 25.353ns (95.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.476    26.442    genblk1[14].u_lstm_unit/data_out_reg[23]
    SLICE_X46Y79         FDCE                                         f  genblk1[14].u_lstm_unit/weights_bf_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.467     4.504    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X46Y79         FDCE                                         r  genblk1[14].u_lstm_unit/weights_bf_2_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/weights_bf_2_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.442ns  (logic 1.089ns (4.117%)  route 25.353ns (95.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.476    26.442    genblk1[14].u_lstm_unit/data_out_reg[23]
    SLICE_X46Y79         FDCE                                         f  genblk1[14].u_lstm_unit/weights_bf_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.467     4.504    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X46Y79         FDCE                                         r  genblk1[14].u_lstm_unit/weights_bf_2_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.437ns  (logic 1.089ns (4.118%)  route 25.348ns (95.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.471    26.437    genblk1[14].u_lstm_unit/u_mac/done_reg_4
    SLICE_X48Y80         FDCE                                         f  genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.466     4.503    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X48Y80         FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.437ns  (logic 1.089ns (4.118%)  route 25.348ns (95.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.471    26.437    genblk1[14].u_lstm_unit/u_mac/done_reg_4
    SLICE_X48Y80         FDCE                                         f  genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.466     4.503    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X48Y80         FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/data_in_bf_1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.419ns  (logic 1.089ns (4.121%)  route 25.330ns (95.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.453    26.419    genblk1[14].u_lstm_unit/u_mac/done_reg_4
    SLICE_X51Y76         FDCE                                         f  genblk1[14].u_lstm_unit/u_mac/data_in_bf_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.451     4.488    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/data_in_bf_1_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/data_in_bf_2_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.419ns  (logic 1.089ns (4.121%)  route 25.330ns (95.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.453    26.419    genblk1[14].u_lstm_unit/u_mac/done_reg_4
    SLICE_X51Y76         FDCE                                         f  genblk1[14].u_lstm_unit/u_mac/data_in_bf_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.451     4.488    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/data_in_bf_2_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.419ns  (logic 1.089ns (4.121%)  route 25.330ns (95.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=866, routed)         2.877     3.841    genblk1[15].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y72        LUT1 (Prop_lut1_I0_O)        0.124     3.965 f  genblk1[15].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=4596, routed)       22.453    26.419    genblk1[14].u_lstm_unit/u_mac/done_reg_4
    SLICE_X51Y76         FDCE                                         f  genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       1.451     4.488    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            weight_bf_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.179ns (33.073%)  route 0.363ns (66.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.363     0.542    data_in_IBUF[1]
    SLICE_X107Y101       FDRE                                         r  weight_bf_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.992     2.244    clk_IBUF_BUFG
    SLICE_X107Y101       FDRE                                         r  weight_bf_reg[5][1]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            weight_bf_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.215ns (35.761%)  route 0.387ns (64.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  data_in_IBUF[0]_inst/O
                         net (fo=129, routed)         0.387     0.602    data_in_IBUF[0]
    SLICE_X110Y100       FDRE                                         r  weight_bf_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.995     2.247    clk_IBUF_BUFG
    SLICE_X110Y100       FDRE                                         r  weight_bf_reg[7][0]/C

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            weight_bf_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.241ns (39.778%)  route 0.365ns (60.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
    M15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  data_in_IBUF[3]_inst/O
                         net (fo=129, routed)         0.365     0.607    data_in_IBUF[3]
    SLICE_X110Y102       FDRE                                         r  weight_bf_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.995     2.247    clk_IBUF_BUFG
    SLICE_X110Y102       FDRE                                         r  weight_bf_reg[12][3]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            weight_bf_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.179ns (29.051%)  route 0.438ns (70.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.438     0.617    data_in_IBUF[1]
    SLICE_X111Y104       FDRE                                         r  weight_bf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.994     2.246    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  weight_bf_reg[0][1]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            weight_bf_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.179ns (28.311%)  route 0.454ns (71.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.454     0.633    data_in_IBUF[1]
    SLICE_X107Y103       FDRE                                         r  weight_bf_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.991     2.243    clk_IBUF_BUFG
    SLICE_X107Y103       FDRE                                         r  weight_bf_reg[6][1]/C

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            weight_bf_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.241ns (37.889%)  route 0.396ns (62.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
    M15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  data_in_IBUF[3]_inst/O
                         net (fo=129, routed)         0.396     0.637    data_in_IBUF[3]
    SLICE_X111Y103       FDRE                                         r  weight_bf_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.994     2.246    clk_IBUF_BUFG
    SLICE_X111Y103       FDRE                                         r  weight_bf_reg[11][3]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            weight_bf_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.179ns (27.851%)  route 0.464ns (72.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.464     0.643    data_in_IBUF[1]
    SLICE_X109Y104       FDRE                                         r  weight_bf_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.991     2.243    clk_IBUF_BUFG
    SLICE_X109Y104       FDRE                                         r  weight_bf_reg[10][1]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            weight_bf_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.179ns (27.851%)  route 0.464ns (72.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.464     0.643    data_in_IBUF[1]
    SLICE_X108Y104       FDRE                                         r  weight_bf_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.991     2.243    clk_IBUF_BUFG
    SLICE_X108Y104       FDRE                                         r  weight_bf_reg[1][1]/C

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            weight_bf_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.241ns (36.975%)  route 0.411ns (63.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
    M15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  data_in_IBUF[3]_inst/O
                         net (fo=129, routed)         0.411     0.653    data_in_IBUF[3]
    SLICE_X106Y101       FDRE                                         r  weight_bf_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.992     2.244    clk_IBUF_BUFG
    SLICE_X106Y101       FDRE                                         r  weight_bf_reg[14][3]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            weight_bf_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.215ns (32.722%)  route 0.443ns (67.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  data_in_IBUF[0]_inst/O
                         net (fo=129, routed)         0.443     0.658    data_in_IBUF[0]
    SLICE_X111Y100       FDRE                                         r  weight_bf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=17587, routed)       0.995     2.247    clk_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  weight_bf_reg[0][0]/C





