#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Wed Sep 11 00:37:02 2019
# Process ID: 31538
# Current directory: /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/synth_1
# Command line: vivado -log design_main_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_main_wrapper.tcl
# Log file: /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/synth_1/design_main_wrapper.vds
# Journal file: /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/margo/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1485.859 ; gain = 38.754 ; free physical = 2840 ; free virtual = 9030
Command: synth_design -top design_main_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31755 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1842.680 ; gain = 153.715 ; free physical = 2414 ; free virtual = 8627
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_main_wrapper' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/hdl/design_main_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_main' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/synth/design_main.vhd:14' bound to instance 'design_main_i' of component 'design_main' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/hdl/design_main_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_main' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/synth/design_main.vhd:26]
INFO: [Synth 8-3491] module 'design_main_binary_bcd_0_0' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_binary_bcd_0_0/synth/design_main_binary_bcd_0_0.vhd:56' bound to instance 'binary_bcd_0' of component 'design_main_binary_bcd_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/synth/design_main.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_main_binary_bcd_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_binary_bcd_0_0/synth/design_main_binary_bcd_0_0.vhd:67]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'binary_bcd' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/binary_bcd.vhd:5' bound to instance 'U0' of component 'binary_bcd' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_binary_bcd_0_0/synth/design_main_binary_bcd_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'binary_bcd' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/binary_bcd.vhd:14]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'binary_bcd' (1#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/binary_bcd.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'design_main_binary_bcd_0_0' (2#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_binary_bcd_0_0/synth/design_main_binary_bcd_0_0.vhd:67]
INFO: [Synth 8-3491] module 'design_main_mux4_1_0_0' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_mux4_1_0_0/synth/design_main_mux4_1_0_0.vhd:56' bound to instance 'mux4_1_0' of component 'design_main_mux4_1_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/synth/design_main.vhd:98]
INFO: [Synth 8-638] synthesizing module 'design_main_mux4_1_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_mux4_1_0_0/synth/design_main_mux4_1_0_0.vhd:67]
INFO: [Synth 8-3491] module 'mux4_1' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux4_1.vhd:34' bound to instance 'U0' of component 'mux4_1' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_mux4_1_0_0/synth/design_main_mux4_1_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'mux4_1' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux4_1.vhd:43]
WARNING: [Synth 8-614] signal 'in0' is read in the process but is not in the sensitivity list [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux4_1.vhd:46]
WARNING: [Synth 8-614] signal 'in1' is read in the process but is not in the sensitivity list [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux4_1.vhd:46]
WARNING: [Synth 8-614] signal 'in2' is read in the process but is not in the sensitivity list [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux4_1.vhd:46]
WARNING: [Synth 8-614] signal 'in3' is read in the process but is not in the sensitivity list [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux4_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux4_1' (3#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux4_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'design_main_mux4_1_0_0' (4#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_mux4_1_0_0/synth/design_main_mux4_1_0_0.vhd:67]
INFO: [Synth 8-3491] module 'design_main_mux_0_0' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_mux_0_0/synth/design_main_mux_0_0.vhd:56' bound to instance 'mux_0' of component 'design_main_mux_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/synth/design_main.vhd:107]
INFO: [Synth 8-638] synthesizing module 'design_main_mux_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_mux_0_0/synth/design_main_mux_0_0.vhd:63]
INFO: [Synth 8-3491] module 'mux' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux.vhd:34' bound to instance 'U0' of component 'mux' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_mux_0_0/synth/design_main_mux_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mux' (5#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/mux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'design_main_mux_0_0' (6#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_mux_0_0/synth/design_main_mux_0_0.vhd:63]
INFO: [Synth 8-3491] module 'design_main_segmentDisplay_0_0' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_segmentDisplay_0_0/synth/design_main_segmentDisplay_0_0.vhd:56' bound to instance 'segmentDisplay_0' of component 'design_main_segmentDisplay_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/synth/design_main.vhd:112]
INFO: [Synth 8-638] synthesizing module 'design_main_segmentDisplay_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_segmentDisplay_0_0/synth/design_main_segmentDisplay_0_0.vhd:63]
INFO: [Synth 8-3491] module 'segmentDisplay' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/segmentDisplay.vhd:34' bound to instance 'U0' of component 'segmentDisplay' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_segmentDisplay_0_0/synth/design_main_segmentDisplay_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'segmentDisplay' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/segmentDisplay.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'segmentDisplay' (7#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/segmentDisplay.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'design_main_segmentDisplay_0_0' (8#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_segmentDisplay_0_0/synth/design_main_segmentDisplay_0_0.vhd:63]
INFO: [Synth 8-3491] module 'design_main_timer_0_0' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_timer_0_0/synth/design_main_timer_0_0.vhd:56' bound to instance 'timer_0' of component 'design_main_timer_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/synth/design_main.vhd:117]
INFO: [Synth 8-638] synthesizing module 'design_main_timer_0_0' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_timer_0_0/synth/design_main_timer_0_0.vhd:63]
INFO: [Synth 8-3491] module 'timer' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/timer.vhd:36' bound to instance 'U0' of component 'timer' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_timer_0_0/synth/design_main_timer_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/timer.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element outi_reg was removed.  [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/timer.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'timer' (9#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/timer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'design_main_timer_0_0' (10#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_timer_0_0/synth/design_main_timer_0_0.vhd:63]
INFO: [Synth 8-3491] module 'design_main_uint16_seg_coder_0_1' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_uint16_seg_coder_0_1/synth/design_main_uint16_seg_coder_0_1.vhd:56' bound to instance 'uint16_seg_coder_0' of component 'design_main_uint16_seg_coder_0_1' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/synth/design_main.vhd:122]
INFO: [Synth 8-638] synthesizing module 'design_main_uint16_seg_coder_0_1' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_uint16_seg_coder_0_1/synth/design_main_uint16_seg_coder_0_1.vhd:63]
INFO: [Synth 8-3491] module 'uint16_seg_coder' declared at '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/uint16_seg_coder.vhd:36' bound to instance 'U0' of component 'uint16_seg_coder' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_uint16_seg_coder_0_1/synth/design_main_uint16_seg_coder_0_1.vhd:85]
INFO: [Synth 8-638] synthesizing module 'uint16_seg_coder' [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/uint16_seg_coder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uint16_seg_coder' (11#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/new/uint16_seg_coder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'design_main_uint16_seg_coder_0_1' (12#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/ip/design_main_uint16_seg_coder_0_1/synth/design_main_uint16_seg_coder_0_1.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'design_main' (13#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/synth/design_main.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_main_wrapper' (14#1) [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/sources_1/bd/design_main/hdl/design_main_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1897.430 ; gain = 208.465 ; free physical = 2443 ; free virtual = 8657
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1900.398 ; gain = 211.434 ; free physical = 2438 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1900.398 ; gain = 211.434 ; free physical = 2438 ; free virtual = 8652
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_main_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_main_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.066 ; gain = 0.000 ; free physical = 2368 ; free virtual = 8572
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.066 ; gain = 0.000 ; free physical = 2368 ; free virtual = 8572
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2403 ; free virtual = 8593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2403 ; free virtual = 8593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_main_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/segmentDisplay_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/binary_bcd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/mux4_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/uint16_seg_coder_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2403 ; free virtual = 8592
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'binary_bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
                   shift |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'binary_bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2383 ; free virtual = 8578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module binary_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module mux4_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module uint16_seg_coder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2349 ; free virtual = 8553
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2262 ; free virtual = 8470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2258 ; free virtual = 8466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2260 ; free virtual = 8464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2370 ; free virtual = 8469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2370 ; free virtual = 8468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2369 ; free virtual = 8467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2368 ; free virtual = 8467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2368 ; free virtual = 8467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2368 ; free virtual = 8466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     3|
|4     |LUT2   |    10|
|5     |LUT3   |     4|
|6     |LUT4   |    27|
|7     |LUT5   |    19|
|8     |LUT6   |    13|
|9     |FDRE   |   125|
|10    |IBUF   |     1|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------------------+------+
|      |Instance               |Module                           |Cells |
+------+-----------------------+---------------------------------+------+
|1     |top                    |                                 |   224|
|2     |  design_main_i        |design_main                      |   211|
|3     |    binary_bcd_0       |design_main_binary_bcd_0_0       |    97|
|4     |      U0               |binary_bcd                       |    97|
|5     |    mux4_1_0           |design_main_mux4_1_0_0           |     4|
|6     |      U0               |mux4_1                           |     4|
|7     |    mux_0              |design_main_mux_0_0              |     4|
|8     |      U0               |mux                              |     2|
|9     |    segmentDisplay_0   |design_main_segmentDisplay_0_0   |     7|
|10    |      U0               |segmentDisplay                   |     7|
|11    |    timer_0            |design_main_timer_0_0            |    68|
|12    |      U0               |timer                            |    68|
|13    |    uint16_seg_coder_0 |design_main_uint16_seg_coder_0_1 |    31|
|14    |      U0               |uint16_seg_coder                 |    31|
+------+-----------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2038.066 ; gain = 349.102 ; free physical = 2368 ; free virtual = 8466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2038.066 ; gain = 211.434 ; free physical = 2410 ; free virtual = 8509
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2038.074 ; gain = 349.102 ; free physical = 2410 ; free virtual = 8509
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.074 ; gain = 0.000 ; free physical = 2522 ; free virtual = 8627
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2038.074 ; gain = 552.215 ; free physical = 2620 ; free virtual = 8725
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.074 ; gain = 0.000 ; free physical = 2620 ; free virtual = 8725
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/synth_1/design_main_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_main_wrapper_utilization_synth.rpt -pb design_main_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 00:37:57 2019...
