 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Segway
Version: X-2025.06
Date   : Sun Dec  7 10:07:22 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iNEMO/iINT/ptch_int_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iNEMO/iINT/ptch_int_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             16000                 saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iNEMO/iINT/ptch_int_reg[2]/CLK (DFFARX1_RVT)            0.00       0.00 r
  iNEMO/iINT/ptch_int_reg[2]/Q (DFFARX1_RVT)              0.16       0.16 r
  U1928/Y (NAND2X0_RVT)                                   0.04       0.20 f
  U1921/Y (OA21X1_RVT)                                    0.07       0.27 f
  U1917/Y (AOI22X1_RVT)                                   0.08       0.35 r
  U1922/Y (OA21X1_RVT)                                    0.07       0.42 r
  U1930/Y (AO21X1_RVT)                                    0.08       0.50 r
  U1916/Y (AO22X1_RVT)                                    0.08       0.58 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_7/CO (FADDX1_RVT)
                                                          0.11       0.70 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_8/CO (FADDX1_RVT)
                                                          0.12       0.81 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_9/CO (FADDX1_RVT)
                                                          0.12       0.93 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_10/CO (FADDX1_RVT)
                                                          0.12       1.05 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_11/CO (FADDX1_RVT)
                                                          0.12       1.16 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_12/CO (FADDX1_RVT)
                                                          0.12       1.28 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_13/CO (FADDX1_RVT)
                                                          0.12       1.40 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_14/CO (FADDX1_RVT)
                                                          0.12       1.51 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_15/CO (FADDX1_RVT)
                                                          0.12       1.63 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_16/CO (FADDX1_RVT)
                                                          0.12       1.74 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_17/CO (FADDX1_RVT)
                                                          0.12       1.86 r
  U1959/Y (NAND2X0_RVT)                                   0.05       1.91 f
  U1958/Y (NAND3X0_RVT)                                   0.06       1.97 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_19/CO (FADDX1_RVT)
                                                          0.12       2.09 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_20/CO (FADDX1_RVT)
                                                          0.12       2.21 r
  U1950/Y (NAND2X0_RVT)                                   0.05       2.26 f
  U1948/Y (NAND3X0_RVT)                                   0.06       2.32 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_22/CO (FADDX1_RVT)
                                                          0.12       2.44 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_23/CO (FADDX1_RVT)
                                                          0.12       2.56 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_24/CO (FADDX1_RVT)
                                                          0.12       2.68 r
  U2005/Y (NAND2X0_RVT)                                   0.05       2.72 f
  U2006/Y (NAND3X0_RVT)                                   0.06       2.78 r
  iNEMO/iINT/sub_0_root_sub_0_root_add_84/U2_26/Y (XOR3X2_RVT)
                                                          0.08       2.87 f
  U809/Y (AO22X1_RVT)                                     0.07       2.93 f
  iNEMO/iINT/ptch_int_reg[26]/D (DFFARX1_RVT)             0.01       2.94 f
  data arrival time                                                  2.94

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  iNEMO/iINT/ptch_int_reg[26]/CLK (DFFARX1_RVT)           0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
