
D:/Git_Repository/STM32F103C8Tx_VSCODE_IDE/application/bin/application.elf:     file format elf32-littlearm


Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	08001964 	.word	0x08001964

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	08001964 	.word	0x08001964

0800014c <main>:
// 	temp = add(1,1);
// 	TEST_ASSERT_EQUAL(2,temp);
// }

int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	
	// UNITY_BEGIN();
	// RUN_TEST(testZeroAdd);
	// UNITY_END();  //在方法里才需要加 return
  	Bsp_Init();
 8000152:	f000 fc70 	bl	8000a36 <Bsp_Init>
	GUI_Init();
 8000156:	f000 f8e6 	bl	8000326 <GUI_Init>
	// OLED_Write(2,1,"B",0);
	// OLED_Write(3,50,"C",0);
	// 	Bsp_DelayMS(5000);
	// 	GUI_Show_String(1,1,a);
		
		for (uint8_t i = 0; i < 63; i++)
 800015a:	2300      	movs	r3, #0
 800015c:	71fb      	strb	r3, [r7, #7]
 800015e:	e013      	b.n	8000188 <main+0x3c>
			// GUI_SPI_Display_Char_ASCII(3,50,"B",0);
			// GUI_Test();
			// GUI_SPI_Reverse_Y(i,10);
			// Bsp_DelayMS(1000);
			// GUI_SPI_CLEAR_SCREEN();
			GUI_CLEAR_SCREEN();
 8000160:	f000 f898 	bl	8000294 <GUI_CLEAR_SCREEN>
			//GUI_ShowString_FulCoord(i,i,"abcd");
			GUI_Test();
 8000164:	f000 fb30 	bl	80007c8 <GUI_Test>
			GUI_Reverse_Y(i,10);
 8000168:	79fb      	ldrb	r3, [r7, #7]
 800016a:	210a      	movs	r1, #10
 800016c:	4618      	mov	r0, r3
 800016e:	f000 fa15 	bl	800059c <GUI_Reverse_Y>
			GUI_Draw_Line(2,50,110,50);
 8000172:	2332      	movs	r3, #50	; 0x32
 8000174:	226e      	movs	r2, #110	; 0x6e
 8000176:	2132      	movs	r1, #50	; 0x32
 8000178:	2002      	movs	r0, #2
 800017a:	f000 fa53 	bl	8000624 <GUI_Draw_Line>
		 	GUI_Update_Screen();
 800017e:	f000 f831 	bl	80001e4 <GUI_Update_Screen>
		for (uint8_t i = 0; i < 63; i++)
 8000182:	79fb      	ldrb	r3, [r7, #7]
 8000184:	3301      	adds	r3, #1
 8000186:	71fb      	strb	r3, [r7, #7]
 8000188:	79fb      	ldrb	r3, [r7, #7]
 800018a:	2b3e      	cmp	r3, #62	; 0x3e
 800018c:	d9e8      	bls.n	8000160 <main+0x14>
 800018e:	e7e4      	b.n	800015a <main+0xe>

08000190 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000190:	b480      	push	{r7}
 8000192:	af00      	add	r7, sp, #0
}
 8000194:	bf00      	nop
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr

0800019c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800019c:	b480      	push	{r7}
 800019e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80001a0:	e7fe      	b.n	80001a0 <HardFault_Handler+0x4>

080001a2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80001a2:	b480      	push	{r7}
 80001a4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80001a6:	e7fe      	b.n	80001a6 <MemManage_Handler+0x4>

080001a8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80001a8:	b480      	push	{r7}
 80001aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80001ac:	e7fe      	b.n	80001ac <BusFault_Handler+0x4>

080001ae <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80001ae:	b480      	push	{r7}
 80001b0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80001b2:	e7fe      	b.n	80001b2 <UsageFault_Handler+0x4>

080001b4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80001b4:	b480      	push	{r7}
 80001b6:	af00      	add	r7, sp, #0
}
 80001b8:	bf00      	nop
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bc80      	pop	{r7}
 80001be:	4770      	bx	lr

080001c0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80001c0:	b480      	push	{r7}
 80001c2:	af00      	add	r7, sp, #0
}
 80001c4:	bf00      	nop
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bc80      	pop	{r7}
 80001ca:	4770      	bx	lr

080001cc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
}
 80001d0:	bf00      	nop
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bc80      	pop	{r7}
 80001d6:	4770      	bx	lr

080001d8 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
}
 80001dc:	bf00      	nop
 80001de:	46bd      	mov	sp, r7
 80001e0:	bc80      	pop	{r7}
 80001e2:	4770      	bx	lr

080001e4 <GUI_Update_Screen>:
*函数功能:' ' 
*说    明: '更新单片机显存缓存矩阵到SSD1306上,如果方法中使用了GUI_DISPLAY_BUF缓存，则必须在最后调用
			这个方法来更新显示' 
*作    者: Danny 
*----------------------------------------------------------------------------------------*/ 
void GUI_Update_Screen(void){
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b082      	sub	sp, #8
 80001e8:	af00      	add	r7, sp, #0
	
	for (size_t j = 0; j < 8; j++)
 80001ea:	2300      	movs	r3, #0
 80001ec:	607b      	str	r3, [r7, #4]
 80001ee:	e010      	b.n	8000212 <GUI_Update_Screen+0x2e>
	{	
		GUI_Set_Cursor(j,0);
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	b2db      	uxtb	r3, r3
 80001f4:	2100      	movs	r1, #0
 80001f6:	4618      	mov	r0, r3
 80001f8:	f000 f872 	bl	80002e0 <GUI_Set_Cursor>
		Bsp_I2C_Write_Bytes(&GUI_DISPLAY_BUF[j],0);
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	01db      	lsls	r3, r3, #7
 8000200:	4a08      	ldr	r2, [pc, #32]	; (8000224 <GUI_Update_Screen+0x40>)
 8000202:	4413      	add	r3, r2
 8000204:	2100      	movs	r1, #0
 8000206:	4618      	mov	r0, r3
 8000208:	f000 fd8c 	bl	8000d24 <Bsp_I2C_Write_Bytes>
	for (size_t j = 0; j < 8; j++)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	3301      	adds	r3, #1
 8000210:	607b      	str	r3, [r7, #4]
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	2b07      	cmp	r3, #7
 8000216:	d9eb      	bls.n	80001f0 <GUI_Update_Screen+0xc>
	}
}
 8000218:	bf00      	nop
 800021a:	bf00      	nop
 800021c:	3708      	adds	r7, #8
 800021e:	46bd      	mov	sp, r7
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	20000030 	.word	0x20000030

08000228 <GUI_Draw_Point>:
*函数名称:'GUI_Draw_Point' 
*函数功能:'画 点' 
*参    数:'0<x<64,0<y<128' 
*作    者: Danny 
*----------------------------------------------------------------------------------------*/ 
void GUI_Draw_Point(uint8_t x,int y){
 8000228:	b480      	push	{r7}
 800022a:	b085      	sub	sp, #20
 800022c:	af00      	add	r7, sp, #0
 800022e:	4603      	mov	r3, r0
 8000230:	6039      	str	r1, [r7, #0]
 8000232:	71fb      	strb	r3, [r7, #7]
	if (x>=0 && x<=127 && y>=0 &&y <= 63)
 8000234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000238:	2b00      	cmp	r3, #0
 800023a:	db24      	blt.n	8000286 <GUI_Draw_Point+0x5e>
 800023c:	683b      	ldr	r3, [r7, #0]
 800023e:	2b00      	cmp	r3, #0
 8000240:	db21      	blt.n	8000286 <GUI_Draw_Point+0x5e>
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	2b3f      	cmp	r3, #63	; 0x3f
 8000246:	dc1e      	bgt.n	8000286 <GUI_Draw_Point+0x5e>
	{
		uint8_t Y = (u8)y;
 8000248:	683b      	ldr	r3, [r7, #0]
 800024a:	73fb      	strb	r3, [r7, #15]
		
		GUI_DISPLAY_BUF[Y/8][x] |= 0x01 << (Y%8);
 800024c:	7bfb      	ldrb	r3, [r7, #15]
 800024e:	08db      	lsrs	r3, r3, #3
 8000250:	b2d8      	uxtb	r0, r3
 8000252:	4602      	mov	r2, r0
 8000254:	79fb      	ldrb	r3, [r7, #7]
 8000256:	490e      	ldr	r1, [pc, #56]	; (8000290 <GUI_Draw_Point+0x68>)
 8000258:	01d2      	lsls	r2, r2, #7
 800025a:	440a      	add	r2, r1
 800025c:	4413      	add	r3, r2
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	b25a      	sxtb	r2, r3
 8000262:	7bfb      	ldrb	r3, [r7, #15]
 8000264:	f003 0307 	and.w	r3, r3, #7
 8000268:	2101      	movs	r1, #1
 800026a:	fa01 f303 	lsl.w	r3, r1, r3
 800026e:	b25b      	sxtb	r3, r3
 8000270:	4313      	orrs	r3, r2
 8000272:	b259      	sxtb	r1, r3
 8000274:	4602      	mov	r2, r0
 8000276:	79fb      	ldrb	r3, [r7, #7]
 8000278:	b2c8      	uxtb	r0, r1
 800027a:	4905      	ldr	r1, [pc, #20]	; (8000290 <GUI_Draw_Point+0x68>)
 800027c:	01d2      	lsls	r2, r2, #7
 800027e:	440a      	add	r2, r1
 8000280:	4413      	add	r3, r2
 8000282:	4602      	mov	r2, r0
 8000284:	701a      	strb	r2, [r3, #0]
	}
}
 8000286:	bf00      	nop
 8000288:	3714      	adds	r7, #20
 800028a:	46bd      	mov	sp, r7
 800028c:	bc80      	pop	{r7}
 800028e:	4770      	bx	lr
 8000290:	20000030 	.word	0x20000030

08000294 <GUI_CLEAR_SCREEN>:
*参    数:'' 
*返 回 值:'' 
*说    明: '缓存所有像素点值设为0，达到清屏的效果，' 
*作    者: Danny 
*----------------------------------------------------------------------------------------*/ 
void GUI_CLEAR_SCREEN(){
 8000294:	b480      	push	{r7}
 8000296:	b083      	sub	sp, #12
 8000298:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for(j=0;j<8;j++){
 800029a:	2300      	movs	r3, #0
 800029c:	71bb      	strb	r3, [r7, #6]
 800029e:	e013      	b.n	80002c8 <GUI_CLEAR_SCREEN+0x34>
		//GUI_Set_Cursor(j,0);
		for(i = 0;i<=128;i++){
 80002a0:	2300      	movs	r3, #0
 80002a2:	71fb      	strb	r3, [r7, #7]
 80002a4:	e00a      	b.n	80002bc <GUI_CLEAR_SCREEN+0x28>
			GUI_DISPLAY_BUF[j][i] = 0x00;	//将显存数组数据全部清零
 80002a6:	79ba      	ldrb	r2, [r7, #6]
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	490c      	ldr	r1, [pc, #48]	; (80002dc <GUI_CLEAR_SCREEN+0x48>)
 80002ac:	01d2      	lsls	r2, r2, #7
 80002ae:	440a      	add	r2, r1
 80002b0:	4413      	add	r3, r2
 80002b2:	2200      	movs	r2, #0
 80002b4:	701a      	strb	r2, [r3, #0]
		for(i = 0;i<=128;i++){
 80002b6:	79fb      	ldrb	r3, [r7, #7]
 80002b8:	3301      	adds	r3, #1
 80002ba:	71fb      	strb	r3, [r7, #7]
 80002bc:	79fb      	ldrb	r3, [r7, #7]
 80002be:	2b80      	cmp	r3, #128	; 0x80
 80002c0:	d9f1      	bls.n	80002a6 <GUI_CLEAR_SCREEN+0x12>
	for(j=0;j<8;j++){
 80002c2:	79bb      	ldrb	r3, [r7, #6]
 80002c4:	3301      	adds	r3, #1
 80002c6:	71bb      	strb	r3, [r7, #6]
 80002c8:	79bb      	ldrb	r3, [r7, #6]
 80002ca:	2b07      	cmp	r3, #7
 80002cc:	d9e8      	bls.n	80002a0 <GUI_CLEAR_SCREEN+0xc>
		}
	}
}
 80002ce:	bf00      	nop
 80002d0:	bf00      	nop
 80002d2:	370c      	adds	r7, #12
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bc80      	pop	{r7}
 80002d8:	4770      	bx	lr
 80002da:	bf00      	nop
 80002dc:	20000030 	.word	0x20000030

080002e0 <GUI_Set_Cursor>:
 *返 回 值：
 *说    明：0 < x < 8 , 0 < Y < 128,直接操作SSD1306 和 非全尺寸指令配合使用
 *作    者：Danny
 *修改记录：
 *----------------------------------------------------------------------------------------*/
void GUI_Set_Cursor(uint8_t Y,uint8_t X){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	4603      	mov	r3, r0
 80002e8:	460a      	mov	r2, r1
 80002ea:	71fb      	strb	r3, [r7, #7]
 80002ec:	4613      	mov	r3, r2
 80002ee:	71bb      	strb	r3, [r7, #6]

	Bsp_I2C_SET(0xB0 | Y);
 80002f0:	79fb      	ldrb	r3, [r7, #7]
 80002f2:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	4618      	mov	r0, r3
 80002fa:	f000 fcfb 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x10 | ((X & 0xF0) >> 4));
 80002fe:	79bb      	ldrb	r3, [r7, #6]
 8000300:	091b      	lsrs	r3, r3, #4
 8000302:	b2db      	uxtb	r3, r3
 8000304:	f043 0310 	orr.w	r3, r3, #16
 8000308:	b2db      	uxtb	r3, r3
 800030a:	4618      	mov	r0, r3
 800030c:	f000 fcf2 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x00 | (X & 0x0F));  //低位
 8000310:	79bb      	ldrb	r3, [r7, #6]
 8000312:	f003 030f 	and.w	r3, r3, #15
 8000316:	b2db      	uxtb	r3, r3
 8000318:	4618      	mov	r0, r3
 800031a:	f000 fceb 	bl	8000cf4 <Bsp_I2C_SET>
}
 800031e:	bf00      	nop
 8000320:	3708      	adds	r7, #8
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}

08000326 <GUI_Init>:
@name:'GUI_Init' 
@param ''
@brief:'初始化 GUI' 
@author Danny
*----------------------------------------------------------------------------------------*/ 
void GUI_Init(void) {
 8000326:	b580      	push	{r7, lr}
 8000328:	af00      	add	r7, sp, #0
	
 	Bsp_DelayMS(200);
 800032a:	20c8      	movs	r0, #200	; 0xc8
 800032c:	f000 fb70 	bl	8000a10 <Bsp_DelayMS>
	/**************初始化SSD1306*****************/
	Bsp_I2C_SET(0xAE); //--turn off oled panel
 8000330:	20ae      	movs	r0, #174	; 0xae
 8000332:	f000 fcdf 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x00); //---set low column address
 8000336:	2000      	movs	r0, #0
 8000338:	f000 fcdc 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x10); //---set high column address
 800033c:	2010      	movs	r0, #16
 800033e:	f000 fcd9 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x40 ); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8000342:	2040      	movs	r0, #64	; 0x40
 8000344:	f000 fcd6 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x81 ); //--set contrast control register
 8000348:	2081      	movs	r0, #129	; 0x81
 800034a:	f000 fcd3 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xCF ); // Set SEG Output Current Brightness
 800034e:	20cf      	movs	r0, #207	; 0xcf
 8000350:	f000 fcd0 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xA1 ); //--Set SEG/Column Mapping     0xa0左右反置 0xa1正常
 8000354:	20a1      	movs	r0, #161	; 0xa1
 8000356:	f000 fccd 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xC8 ); //Set COM/Row Scan Direction   0xc0上下反置 0xc8正常
 800035a:	20c8      	movs	r0, #200	; 0xc8
 800035c:	f000 fcca 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xA6 ); //--set normal display
 8000360:	20a6      	movs	r0, #166	; 0xa6
 8000362:	f000 fcc7 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xA8 ); //--set multiplex ratio(1 to 64)
 8000366:	20a8      	movs	r0, #168	; 0xa8
 8000368:	f000 fcc4 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x3f ); //--1/64 duty
 800036c:	203f      	movs	r0, #63	; 0x3f
 800036e:	f000 fcc1 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xD3 ); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8000372:	20d3      	movs	r0, #211	; 0xd3
 8000374:	f000 fcbe 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x00 ); //-not offset
 8000378:	2000      	movs	r0, #0
 800037a:	f000 fcbb 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xd5 ); //--set display clock divide ratio/oscillator frequency
 800037e:	20d5      	movs	r0, #213	; 0xd5
 8000380:	f000 fcb8 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x80 ); //--set divide ratio, Set Clock as 100 Frames/Sec
 8000384:	2080      	movs	r0, #128	; 0x80
 8000386:	f000 fcb5 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xD9 ); //--set pre-charge period
 800038a:	20d9      	movs	r0, #217	; 0xd9
 800038c:	f000 fcb2 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xF1 ); //Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8000390:	20f1      	movs	r0, #241	; 0xf1
 8000392:	f000 fcaf 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xDA ); //--set com pins hardware configuration
 8000396:	20da      	movs	r0, #218	; 0xda
 8000398:	f000 fcac 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x12 );
 800039c:	2012      	movs	r0, #18
 800039e:	f000 fca9 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xDB ); //--set vcomh
 80003a2:	20db      	movs	r0, #219	; 0xdb
 80003a4:	f000 fca6 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x40 ); //Set VCOM Deselect Level
 80003a8:	2040      	movs	r0, #64	; 0x40
 80003aa:	f000 fca3 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x20 ); //-Set Page Addressing Mode (0x00/0x01/0x02)
 80003ae:	2020      	movs	r0, #32
 80003b0:	f000 fca0 	bl	8000cf4 <Bsp_I2C_SET>
	//OLED_WR_Byte(0x02, OLED_CMD); //
	Bsp_I2C_SET(0x00); //在这里修改位行扫描方式
 80003b4:	2000      	movs	r0, #0
 80003b6:	f000 fc9d 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x8D); //--set Charge Pump enable/disable
 80003ba:	208d      	movs	r0, #141	; 0x8d
 80003bc:	f000 fc9a 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0x14); //--set(0x10) disable
 80003c0:	2014      	movs	r0, #20
 80003c2:	f000 fc97 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xA4); // Disable Entire Display On (0xa4/0xa5)
 80003c6:	20a4      	movs	r0, #164	; 0xa4
 80003c8:	f000 fc94 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xA6); // Disable Inverse Display On (0xa6/a7)
 80003cc:	20a6      	movs	r0, #166	; 0xa6
 80003ce:	f000 fc91 	bl	8000cf4 <Bsp_I2C_SET>
	Bsp_I2C_SET(0xAF);
 80003d2:	20af      	movs	r0, #175	; 0xaf
 80003d4:	f000 fc8e 	bl	8000cf4 <Bsp_I2C_SET>
	// Bsp_I2C_SET(0x8D);	//设置充电泵
	// Bsp_I2C_SET(0x14);

	// Bsp_I2C_SET(0xAF);	//开启显示
	// //while (!I2C_CheckEvent(GUI_I2C,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
	Bsp_I2C_DMA_Init();
 80003d8:	f000 fb36 	bl	8000a48 <Bsp_I2C_DMA_Init>
	//GUI_CLEAR_SCREEN();				//复位OLED
	//GUI_Update_Screen();				//更新显示，清屏，防止初始化后未显示内容时花屏
}
 80003dc:	bf00      	nop
 80003de:	bd80      	pop	{r7, pc}

080003e0 <GUI_Show_Image>:
			Image: 图像单位列的值集合的最开始部分 
*返 回 值:'' 
*说    明: '' 
*作    者: Danny 
*----------------------------------------------------------------------------------------*/ 
void GUI_Show_Image(int16_t X, int16_t Y,uint8_t Height,uint8_t Width, const uint8_t *Image){
 80003e0:	b490      	push	{r4, r7}
 80003e2:	b084      	sub	sp, #16
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4604      	mov	r4, r0
 80003e8:	4608      	mov	r0, r1
 80003ea:	4611      	mov	r1, r2
 80003ec:	461a      	mov	r2, r3
 80003ee:	4623      	mov	r3, r4
 80003f0:	80fb      	strh	r3, [r7, #6]
 80003f2:	4603      	mov	r3, r0
 80003f4:	80bb      	strh	r3, [r7, #4]
 80003f6:	460b      	mov	r3, r1
 80003f8:	70fb      	strb	r3, [r7, #3]
 80003fa:	4613      	mov	r3, r2
 80003fc:	70bb      	strb	r3, [r7, #2]
	uint8_t	across_line = (Height-1) / 8 + 1 ; 			//先看占几行
 80003fe:	78fb      	ldrb	r3, [r7, #3]
 8000400:	3b01      	subs	r3, #1
 8000402:	2b00      	cmp	r3, #0
 8000404:	da00      	bge.n	8000408 <GUI_Show_Image+0x28>
 8000406:	3307      	adds	r3, #7
 8000408:	10db      	asrs	r3, r3, #3
 800040a:	b2db      	uxtb	r3, r3
 800040c:	3301      	adds	r3, #1
 800040e:	727b      	strb	r3, [r7, #9]
	int16_t Page, shift;
	for (uint8_t j = 0; j < across_line; j++)
 8000410:	2300      	movs	r3, #0
 8000412:	72fb      	strb	r3, [r7, #11]
 8000414:	e0b4      	b.n	8000580 <GUI_Show_Image+0x1a0>
	{	
		for (uint8_t i = 0; i < Width ; i++)
 8000416:	2300      	movs	r3, #0
 8000418:	72bb      	strb	r3, [r7, #10]
 800041a:	e0a9      	b.n	8000570 <GUI_Show_Image+0x190>
		{	
			if ((X + i) > 127 && (X + i) < 0)
 800041c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000420:	7abb      	ldrb	r3, [r7, #10]
 8000422:	4413      	add	r3, r2
 8000424:	2b7f      	cmp	r3, #127	; 0x7f
 8000426:	dd06      	ble.n	8000436 <GUI_Show_Image+0x56>
 8000428:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800042c:	7abb      	ldrb	r3, [r7, #10]
 800042e:	4413      	add	r3, r2
 8000430:	2b00      	cmp	r3, #0
 8000432:	f2c0 8099 	blt.w	8000568 <GUI_Show_Image+0x188>
			{
				continue;
			}
			shift = Y % 8;
 8000436:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800043a:	425a      	negs	r2, r3
 800043c:	f003 0307 	and.w	r3, r3, #7
 8000440:	f002 0207 	and.w	r2, r2, #7
 8000444:	bf58      	it	pl
 8000446:	4253      	negpl	r3, r2
 8000448:	81bb      	strh	r3, [r7, #12]
			Page = Y / 8;
 800044a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800044e:	2b00      	cmp	r3, #0
 8000450:	da00      	bge.n	8000454 <GUI_Show_Image+0x74>
 8000452:	3307      	adds	r3, #7
 8000454:	10db      	asrs	r3, r3, #3
 8000456:	81fb      	strh	r3, [r7, #14]

			if (Y < 0)   // Y<-8 的情况可以保证 Page+j<0(j ==0 ) 但是 -8<Y<0的情况会进去像素赋值，而j<0导致i+width出现不准确的情况，我们只需要需要的部分就好了
 8000458:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800045c:	2b00      	cmp	r3, #0
 800045e:	da07      	bge.n	8000470 <GUI_Show_Image+0x90>
			{
				Page -= 1;
 8000460:	89fb      	ldrh	r3, [r7, #14]
 8000462:	3b01      	subs	r3, #1
 8000464:	b29b      	uxth	r3, r3
 8000466:	81fb      	strh	r3, [r7, #14]
				shift += 8;
 8000468:	89bb      	ldrh	r3, [r7, #12]
 800046a:	3308      	adds	r3, #8
 800046c:	b29b      	uxth	r3, r3
 800046e:	81bb      	strh	r3, [r7, #12]
			}
			if ((Page + j) >= 0 && (Page + j) < 8)
 8000470:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000474:	7afb      	ldrb	r3, [r7, #11]
 8000476:	4413      	add	r3, r2
 8000478:	2b00      	cmp	r3, #0
 800047a:	db34      	blt.n	80004e6 <GUI_Show_Image+0x106>
 800047c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000480:	7afb      	ldrb	r3, [r7, #11]
 8000482:	4413      	add	r3, r2
 8000484:	2b07      	cmp	r3, #7
 8000486:	dc2e      	bgt.n	80004e6 <GUI_Show_Image+0x106>
			{
				GUI_DISPLAY_BUF[Page + j][X + i] |= Image[i + Width*j] << (shift);
 8000488:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800048c:	7afb      	ldrb	r3, [r7, #11]
 800048e:	441a      	add	r2, r3
 8000490:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000494:	7abb      	ldrb	r3, [r7, #10]
 8000496:	440b      	add	r3, r1
 8000498:	493f      	ldr	r1, [pc, #252]	; (8000598 <GUI_Show_Image+0x1b8>)
 800049a:	01d2      	lsls	r2, r2, #7
 800049c:	440a      	add	r2, r1
 800049e:	4413      	add	r3, r2
 80004a0:	781b      	ldrb	r3, [r3, #0]
 80004a2:	b25a      	sxtb	r2, r3
 80004a4:	7ab9      	ldrb	r1, [r7, #10]
 80004a6:	78bb      	ldrb	r3, [r7, #2]
 80004a8:	7af8      	ldrb	r0, [r7, #11]
 80004aa:	fb00 f303 	mul.w	r3, r0, r3
 80004ae:	440b      	add	r3, r1
 80004b0:	4619      	mov	r1, r3
 80004b2:	69bb      	ldr	r3, [r7, #24]
 80004b4:	440b      	add	r3, r1
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	4619      	mov	r1, r3
 80004ba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80004be:	fa01 f303 	lsl.w	r3, r1, r3
 80004c2:	b25b      	sxtb	r3, r3
 80004c4:	4313      	orrs	r3, r2
 80004c6:	b258      	sxtb	r0, r3
 80004c8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80004cc:	7afb      	ldrb	r3, [r7, #11]
 80004ce:	441a      	add	r2, r3
 80004d0:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80004d4:	7abb      	ldrb	r3, [r7, #10]
 80004d6:	440b      	add	r3, r1
 80004d8:	b2c0      	uxtb	r0, r0
 80004da:	492f      	ldr	r1, [pc, #188]	; (8000598 <GUI_Show_Image+0x1b8>)
 80004dc:	01d2      	lsls	r2, r2, #7
 80004de:	440a      	add	r2, r1
 80004e0:	4413      	add	r3, r2
 80004e2:	4602      	mov	r2, r0
 80004e4:	701a      	strb	r2, [r3, #0]
			}
			if ((Page + j + 1) >= 0 && (Page + j + 1) < 8)
 80004e6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80004ea:	7afb      	ldrb	r3, [r7, #11]
 80004ec:	4413      	add	r3, r2
 80004ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004f2:	db3a      	blt.n	800056a <GUI_Show_Image+0x18a>
 80004f4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80004f8:	7afb      	ldrb	r3, [r7, #11]
 80004fa:	4413      	add	r3, r2
 80004fc:	2b06      	cmp	r3, #6
 80004fe:	dc34      	bgt.n	800056a <GUI_Show_Image+0x18a>
			{
				GUI_DISPLAY_BUF[Page + j + 1][X + i] |= Image[i + Width*j] >> (8-(shift));
 8000500:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000504:	7afb      	ldrb	r3, [r7, #11]
 8000506:	4413      	add	r3, r2
 8000508:	1c5a      	adds	r2, r3, #1
 800050a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800050e:	7abb      	ldrb	r3, [r7, #10]
 8000510:	440b      	add	r3, r1
 8000512:	4921      	ldr	r1, [pc, #132]	; (8000598 <GUI_Show_Image+0x1b8>)
 8000514:	01d2      	lsls	r2, r2, #7
 8000516:	440a      	add	r2, r1
 8000518:	4413      	add	r3, r2
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	b25a      	sxtb	r2, r3
 800051e:	7ab9      	ldrb	r1, [r7, #10]
 8000520:	78bb      	ldrb	r3, [r7, #2]
 8000522:	7af8      	ldrb	r0, [r7, #11]
 8000524:	fb00 f303 	mul.w	r3, r0, r3
 8000528:	440b      	add	r3, r1
 800052a:	4619      	mov	r1, r3
 800052c:	69bb      	ldr	r3, [r7, #24]
 800052e:	440b      	add	r3, r1
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	4619      	mov	r1, r3
 8000534:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000538:	f1c3 0308 	rsb	r3, r3, #8
 800053c:	fa41 f303 	asr.w	r3, r1, r3
 8000540:	b25b      	sxtb	r3, r3
 8000542:	4313      	orrs	r3, r2
 8000544:	b258      	sxtb	r0, r3
 8000546:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800054a:	7afb      	ldrb	r3, [r7, #11]
 800054c:	4413      	add	r3, r2
 800054e:	1c5a      	adds	r2, r3, #1
 8000550:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000554:	7abb      	ldrb	r3, [r7, #10]
 8000556:	440b      	add	r3, r1
 8000558:	b2c0      	uxtb	r0, r0
 800055a:	490f      	ldr	r1, [pc, #60]	; (8000598 <GUI_Show_Image+0x1b8>)
 800055c:	01d2      	lsls	r2, r2, #7
 800055e:	440a      	add	r2, r1
 8000560:	4413      	add	r3, r2
 8000562:	4602      	mov	r2, r0
 8000564:	701a      	strb	r2, [r3, #0]
 8000566:	e000      	b.n	800056a <GUI_Show_Image+0x18a>
				continue;
 8000568:	bf00      	nop
		for (uint8_t i = 0; i < Width ; i++)
 800056a:	7abb      	ldrb	r3, [r7, #10]
 800056c:	3301      	adds	r3, #1
 800056e:	72bb      	strb	r3, [r7, #10]
 8000570:	7aba      	ldrb	r2, [r7, #10]
 8000572:	78bb      	ldrb	r3, [r7, #2]
 8000574:	429a      	cmp	r2, r3
 8000576:	f4ff af51 	bcc.w	800041c <GUI_Show_Image+0x3c>
	for (uint8_t j = 0; j < across_line; j++)
 800057a:	7afb      	ldrb	r3, [r7, #11]
 800057c:	3301      	adds	r3, #1
 800057e:	72fb      	strb	r3, [r7, #11]
 8000580:	7afa      	ldrb	r2, [r7, #11]
 8000582:	7a7b      	ldrb	r3, [r7, #9]
 8000584:	429a      	cmp	r2, r3
 8000586:	f4ff af46 	bcc.w	8000416 <GUI_Show_Image+0x36>
			}
		}
	}

}
 800058a:	bf00      	nop
 800058c:	bf00      	nop
 800058e:	3710      	adds	r7, #16
 8000590:	46bd      	mov	sp, r7
 8000592:	bc90      	pop	{r4, r7}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000030 	.word	0x20000030

0800059c <GUI_Reverse_Y>:
*参    数:'y:要反转的y轴坐标 0<y<64 height：反转行的高度' 
*返 回 值:'' 
*说    明: '' 
*作    者: Danny 
*----------------------------------------------------------------------------------------*/ 
void GUI_Reverse_Y(uint8_t y,uint8_t height){
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	460a      	mov	r2, r1
 80005a6:	71fb      	strb	r3, [r7, #7]
 80005a8:	4613      	mov	r3, r2
 80005aa:	71bb      	strb	r3, [r7, #6]

	for (uint8_t j = y; j < y+height; j++)
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	73fb      	strb	r3, [r7, #15]
 80005b0:	e029      	b.n	8000606 <GUI_Reverse_Y+0x6a>
	{
		for (uint8_t i = 0; i < 128; i++)
 80005b2:	2300      	movs	r3, #0
 80005b4:	73bb      	strb	r3, [r7, #14]
 80005b6:	e01f      	b.n	80005f8 <GUI_Reverse_Y+0x5c>
		{
			GUI_DISPLAY_BUF[j / 8][i] ^= 0x01 << (j % 8); //对行取反
 80005b8:	7bfb      	ldrb	r3, [r7, #15]
 80005ba:	08db      	lsrs	r3, r3, #3
 80005bc:	b2d8      	uxtb	r0, r3
 80005be:	4602      	mov	r2, r0
 80005c0:	7bbb      	ldrb	r3, [r7, #14]
 80005c2:	4917      	ldr	r1, [pc, #92]	; (8000620 <GUI_Reverse_Y+0x84>)
 80005c4:	01d2      	lsls	r2, r2, #7
 80005c6:	440a      	add	r2, r1
 80005c8:	4413      	add	r3, r2
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	b25a      	sxtb	r2, r3
 80005ce:	7bfb      	ldrb	r3, [r7, #15]
 80005d0:	f003 0307 	and.w	r3, r3, #7
 80005d4:	2101      	movs	r1, #1
 80005d6:	fa01 f303 	lsl.w	r3, r1, r3
 80005da:	b25b      	sxtb	r3, r3
 80005dc:	4053      	eors	r3, r2
 80005de:	b259      	sxtb	r1, r3
 80005e0:	4602      	mov	r2, r0
 80005e2:	7bbb      	ldrb	r3, [r7, #14]
 80005e4:	b2c8      	uxtb	r0, r1
 80005e6:	490e      	ldr	r1, [pc, #56]	; (8000620 <GUI_Reverse_Y+0x84>)
 80005e8:	01d2      	lsls	r2, r2, #7
 80005ea:	440a      	add	r2, r1
 80005ec:	4413      	add	r3, r2
 80005ee:	4602      	mov	r2, r0
 80005f0:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < 128; i++)
 80005f2:	7bbb      	ldrb	r3, [r7, #14]
 80005f4:	3301      	adds	r3, #1
 80005f6:	73bb      	strb	r3, [r7, #14]
 80005f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	dadb      	bge.n	80005b8 <GUI_Reverse_Y+0x1c>
	for (uint8_t j = y; j < y+height; j++)
 8000600:	7bfb      	ldrb	r3, [r7, #15]
 8000602:	3301      	adds	r3, #1
 8000604:	73fb      	strb	r3, [r7, #15]
 8000606:	7bfa      	ldrb	r2, [r7, #15]
 8000608:	79f9      	ldrb	r1, [r7, #7]
 800060a:	79bb      	ldrb	r3, [r7, #6]
 800060c:	440b      	add	r3, r1
 800060e:	429a      	cmp	r2, r3
 8000610:	dbcf      	blt.n	80005b2 <GUI_Reverse_Y+0x16>
		}
	}

}
 8000612:	bf00      	nop
 8000614:	bf00      	nop
 8000616:	3714      	adds	r7, #20
 8000618:	46bd      	mov	sp, r7
 800061a:	bc80      	pop	{r7}
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	20000030 	.word	0x20000030

08000624 <GUI_Draw_Line>:
		
	// }
	
}

void GUI_Draw_Line(uint8_t X1, uint8_t Y1,uint8_t X2, uint8_t Y2){
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	b087      	sub	sp, #28
 8000628:	af00      	add	r7, sp, #0
 800062a:	4604      	mov	r4, r0
 800062c:	4608      	mov	r0, r1
 800062e:	4611      	mov	r1, r2
 8000630:	461a      	mov	r2, r3
 8000632:	4623      	mov	r3, r4
 8000634:	71fb      	strb	r3, [r7, #7]
 8000636:	4603      	mov	r3, r0
 8000638:	71bb      	strb	r3, [r7, #6]
 800063a:	460b      	mov	r3, r1
 800063c:	717b      	strb	r3, [r7, #5]
 800063e:	4613      	mov	r3, r2
 8000640:	713b      	strb	r3, [r7, #4]
	u8 flag = 0 ;
 8000642:	2300      	movs	r3, #0
 8000644:	75fb      	strb	r3, [r7, #23]
	if (Y2-Y1 > X2 - X1)
 8000646:	793a      	ldrb	r2, [r7, #4]
 8000648:	79bb      	ldrb	r3, [r7, #6]
 800064a:	1ad2      	subs	r2, r2, r3
 800064c:	7979      	ldrb	r1, [r7, #5]
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	1acb      	subs	r3, r1, r3
 8000652:	429a      	cmp	r2, r3
 8000654:	dd0e      	ble.n	8000674 <GUI_Draw_Line+0x50>
	{
		int temp;
		temp = Y1 ; Y1 = X1; X1 = temp;
 8000656:	79bb      	ldrb	r3, [r7, #6]
 8000658:	60fb      	str	r3, [r7, #12]
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	71bb      	strb	r3, [r7, #6]
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	71fb      	strb	r3, [r7, #7]
		temp = Y2 ; Y2 = X2; X2 = temp;
 8000662:	793b      	ldrb	r3, [r7, #4]
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	797b      	ldrb	r3, [r7, #5]
 8000668:	713b      	strb	r3, [r7, #4]
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	717b      	strb	r3, [r7, #5]
		flag = 1;
 800066e:	2301      	movs	r3, #1
 8000670:	75fb      	strb	r3, [r7, #23]
 8000672:	e023      	b.n	80006bc <GUI_Draw_Line+0x98>
	}
	else if (Y2 - Y1 < 0)
 8000674:	793a      	ldrb	r2, [r7, #4]
 8000676:	79bb      	ldrb	r3, [r7, #6]
 8000678:	1ad3      	subs	r3, r2, r3
 800067a:	2b00      	cmp	r3, #0
 800067c:	da1e      	bge.n	80006bc <GUI_Draw_Line+0x98>
	{
		Y1 = -Y1; Y2 = -Y2;
 800067e:	79bb      	ldrb	r3, [r7, #6]
 8000680:	425b      	negs	r3, r3
 8000682:	71bb      	strb	r3, [r7, #6]
 8000684:	793b      	ldrb	r3, [r7, #4]
 8000686:	425b      	negs	r3, r3
 8000688:	713b      	strb	r3, [r7, #4]
		if (Y2-Y1 > X2 - X1)
 800068a:	793a      	ldrb	r2, [r7, #4]
 800068c:	79bb      	ldrb	r3, [r7, #6]
 800068e:	1ad2      	subs	r2, r2, r3
 8000690:	7979      	ldrb	r1, [r7, #5]
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	1acb      	subs	r3, r1, r3
 8000696:	429a      	cmp	r2, r3
 8000698:	dd0e      	ble.n	80006b8 <GUI_Draw_Line+0x94>
		{
			int temp;
			temp = Y1 ; Y1 = X1; X1 = temp;
 800069a:	79bb      	ldrb	r3, [r7, #6]
 800069c:	613b      	str	r3, [r7, #16]
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	71bb      	strb	r3, [r7, #6]
 80006a2:	693b      	ldr	r3, [r7, #16]
 80006a4:	71fb      	strb	r3, [r7, #7]
			temp = Y2 ; Y2 = X2; X2 = temp;
 80006a6:	793b      	ldrb	r3, [r7, #4]
 80006a8:	613b      	str	r3, [r7, #16]
 80006aa:	797b      	ldrb	r3, [r7, #5]
 80006ac:	713b      	strb	r3, [r7, #4]
 80006ae:	693b      	ldr	r3, [r7, #16]
 80006b0:	717b      	strb	r3, [r7, #5]
			flag = 3;
 80006b2:	2303      	movs	r3, #3
 80006b4:	75fb      	strb	r3, [r7, #23]
 80006b6:	e001      	b.n	80006bc <GUI_Draw_Line+0x98>
		}
		else{
			flag = 2;
 80006b8:	2302      	movs	r3, #2
 80006ba:	75fb      	strb	r3, [r7, #23]
		}
	}

	uint8_t dx = X2 - X1,dy = Y2 -Y1;	//
 80006bc:	797a      	ldrb	r2, [r7, #5]
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	72fb      	strb	r3, [r7, #11]
 80006c4:	793a      	ldrb	r2, [r7, #4]
 80006c6:	79bb      	ldrb	r3, [r7, #6]
 80006c8:	1ad3      	subs	r3, r2, r3
 80006ca:	72bb      	strb	r3, [r7, #10]
	u8 base_part = 2 * dy - dx;
 80006cc:	7abb      	ldrb	r3, [r7, #10]
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	b2da      	uxtb	r2, r3
 80006d2:	7afb      	ldrb	r3, [r7, #11]
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	75bb      	strb	r3, [r7, #22]
	u8 inc = 2 * dy;
 80006d8:	7abb      	ldrb	r3, [r7, #10]
 80006da:	005b      	lsls	r3, r3, #1
 80006dc:	727b      	strb	r3, [r7, #9]
	u8 inc_dbl = 2 * (dy -dx);
 80006de:	7aba      	ldrb	r2, [r7, #10]
 80006e0:	7afb      	ldrb	r3, [r7, #11]
 80006e2:	1ad3      	subs	r3, r2, r3
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	723b      	strb	r3, [r7, #8]
	
	uint8_t y = Y1;
 80006ea:	79bb      	ldrb	r3, [r7, #6]
 80006ec:	757b      	strb	r3, [r7, #21]
	switch (flag)
 80006ee:	7dfb      	ldrb	r3, [r7, #23]
 80006f0:	2b03      	cmp	r3, #3
 80006f2:	d015      	beq.n	8000720 <GUI_Draw_Line+0xfc>
 80006f4:	2b03      	cmp	r3, #3
 80006f6:	dc1b      	bgt.n	8000730 <GUI_Draw_Line+0x10c>
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d002      	beq.n	8000702 <GUI_Draw_Line+0xde>
 80006fc:	2b02      	cmp	r3, #2
 80006fe:	d007      	beq.n	8000710 <GUI_Draw_Line+0xec>
 8000700:	e016      	b.n	8000730 <GUI_Draw_Line+0x10c>
	{
	case 1:GUI_Draw_Point(Y1,X1);break;
 8000702:	79fa      	ldrb	r2, [r7, #7]
 8000704:	79bb      	ldrb	r3, [r7, #6]
 8000706:	4611      	mov	r1, r2
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff fd8d 	bl	8000228 <GUI_Draw_Point>
 800070e:	e016      	b.n	800073e <GUI_Draw_Line+0x11a>
	case 2:GUI_Draw_Point(X1,-Y1);break;
 8000710:	79bb      	ldrb	r3, [r7, #6]
 8000712:	425a      	negs	r2, r3
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	4611      	mov	r1, r2
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff fd85 	bl	8000228 <GUI_Draw_Point>
 800071e:	e00e      	b.n	800073e <GUI_Draw_Line+0x11a>
	case 3:GUI_Draw_Point(Y1,-X1);break;
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	425a      	negs	r2, r3
 8000724:	79bb      	ldrb	r3, [r7, #6]
 8000726:	4611      	mov	r1, r2
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff fd7d 	bl	8000228 <GUI_Draw_Point>
 800072e:	e006      	b.n	800073e <GUI_Draw_Line+0x11a>
	default:GUI_Draw_Point(X1,Y1);
 8000730:	79ba      	ldrb	r2, [r7, #6]
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	4611      	mov	r1, r2
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff fd76 	bl	8000228 <GUI_Draw_Point>
		break;
 800073c:	bf00      	nop
	}
	GUI_Draw_Point(X1,Y1);
 800073e:	79ba      	ldrb	r2, [r7, #6]
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	4611      	mov	r1, r2
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff fd6f 	bl	8000228 <GUI_Draw_Point>

	for (u8 x = X1+1; x < X2; x++)
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	3301      	adds	r3, #1
 800074e:	753b      	strb	r3, [r7, #20]
 8000750:	e031      	b.n	80007b6 <GUI_Draw_Line+0x192>
	{
		if (base_part < 0)
		{
			base_part += inc;
		}else{
			base_part += inc_dbl;
 8000752:	7dba      	ldrb	r2, [r7, #22]
 8000754:	7a3b      	ldrb	r3, [r7, #8]
 8000756:	4413      	add	r3, r2
 8000758:	75bb      	strb	r3, [r7, #22]
			y += 1;
 800075a:	7d7b      	ldrb	r3, [r7, #21]
 800075c:	3301      	adds	r3, #1
 800075e:	757b      	strb	r3, [r7, #21]
		}
		switch (flag)
 8000760:	7dfb      	ldrb	r3, [r7, #23]
 8000762:	2b03      	cmp	r3, #3
 8000764:	d015      	beq.n	8000792 <GUI_Draw_Line+0x16e>
 8000766:	2b03      	cmp	r3, #3
 8000768:	dc1b      	bgt.n	80007a2 <GUI_Draw_Line+0x17e>
 800076a:	2b01      	cmp	r3, #1
 800076c:	d002      	beq.n	8000774 <GUI_Draw_Line+0x150>
 800076e:	2b02      	cmp	r3, #2
 8000770:	d007      	beq.n	8000782 <GUI_Draw_Line+0x15e>
 8000772:	e016      	b.n	80007a2 <GUI_Draw_Line+0x17e>
		{
		case 1:GUI_Draw_Point(y,x);break;
 8000774:	7d3a      	ldrb	r2, [r7, #20]
 8000776:	7d7b      	ldrb	r3, [r7, #21]
 8000778:	4611      	mov	r1, r2
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff fd54 	bl	8000228 <GUI_Draw_Point>
 8000780:	e016      	b.n	80007b0 <GUI_Draw_Line+0x18c>
		case 2:GUI_Draw_Point(x,-y);break;
 8000782:	7d7b      	ldrb	r3, [r7, #21]
 8000784:	425a      	negs	r2, r3
 8000786:	7d3b      	ldrb	r3, [r7, #20]
 8000788:	4611      	mov	r1, r2
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff fd4c 	bl	8000228 <GUI_Draw_Point>
 8000790:	e00e      	b.n	80007b0 <GUI_Draw_Line+0x18c>
		case 3:GUI_Draw_Point(y,-x);break;
 8000792:	7d3b      	ldrb	r3, [r7, #20]
 8000794:	425a      	negs	r2, r3
 8000796:	7d7b      	ldrb	r3, [r7, #21]
 8000798:	4611      	mov	r1, r2
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff fd44 	bl	8000228 <GUI_Draw_Point>
 80007a0:	e006      	b.n	80007b0 <GUI_Draw_Line+0x18c>
		default:GUI_Draw_Point(x,y);
 80007a2:	7d7a      	ldrb	r2, [r7, #21]
 80007a4:	7d3b      	ldrb	r3, [r7, #20]
 80007a6:	4611      	mov	r1, r2
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff fd3d 	bl	8000228 <GUI_Draw_Point>
			break;
 80007ae:	bf00      	nop
	for (u8 x = X1+1; x < X2; x++)
 80007b0:	7d3b      	ldrb	r3, [r7, #20]
 80007b2:	3301      	adds	r3, #1
 80007b4:	753b      	strb	r3, [r7, #20]
 80007b6:	7d3a      	ldrb	r2, [r7, #20]
 80007b8:	797b      	ldrb	r3, [r7, #5]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d3c9      	bcc.n	8000752 <GUI_Draw_Line+0x12e>
		}		
	}
	
}
 80007be:	bf00      	nop
 80007c0:	bf00      	nop
 80007c2:	371c      	adds	r7, #28
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd90      	pop	{r4, r7, pc}

080007c8 <GUI_Test>:
			GUI_DISPLAY_BUF[j][i] = 0x00;	//将显存数组数据全部清零
		}
	}
}

void GUI_Test(void){
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af02      	add	r7, sp, #8
	
	//Bsp_DelayS(5);
	GUI_Show_Image(100,50,16,16,OLED_Test[0].CellMatrix);
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <GUI_Test+0x40>)
 80007d0:	9300      	str	r3, [sp, #0]
 80007d2:	2310      	movs	r3, #16
 80007d4:	2210      	movs	r2, #16
 80007d6:	2132      	movs	r1, #50	; 0x32
 80007d8:	2064      	movs	r0, #100	; 0x64
 80007da:	f7ff fe01 	bl	80003e0 <GUI_Show_Image>
	GUI_Show_Image(1,1,16,16,OLED_Test[0].CellMatrix);
 80007de:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <GUI_Test+0x40>)
 80007e0:	9300      	str	r3, [sp, #0]
 80007e2:	2310      	movs	r3, #16
 80007e4:	2210      	movs	r2, #16
 80007e6:	2101      	movs	r1, #1
 80007e8:	2001      	movs	r0, #1
 80007ea:	f7ff fdf9 	bl	80003e0 <GUI_Show_Image>
	GUI_Show_Image(-5,-5,16,16,OLED_Test[0].CellMatrix);
 80007ee:	4b06      	ldr	r3, [pc, #24]	; (8000808 <GUI_Test+0x40>)
 80007f0:	9300      	str	r3, [sp, #0]
 80007f2:	2310      	movs	r3, #16
 80007f4:	2210      	movs	r2, #16
 80007f6:	f06f 0104 	mvn.w	r1, #4
 80007fa:	f06f 0004 	mvn.w	r0, #4
 80007fe:	f7ff fdef 	bl	80003e0 <GUI_Show_Image>
	//GUI_SPI_Display_Graph(5,5,16,16,OLED_Test[0].CellMatrix);
	//GUI_Display_OFF();
	//Bsp_DelayS(5);
	//GUI_Display_ON();
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	0800197c 	.word	0x0800197c

0800080c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000810:	4b15      	ldr	r3, [pc, #84]	; (8000868 <SystemInit+0x5c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a14      	ldr	r2, [pc, #80]	; (8000868 <SystemInit+0x5c>)
 8000816:	f043 0301 	orr.w	r3, r3, #1
 800081a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800081c:	4b12      	ldr	r3, [pc, #72]	; (8000868 <SystemInit+0x5c>)
 800081e:	685a      	ldr	r2, [r3, #4]
 8000820:	4911      	ldr	r1, [pc, #68]	; (8000868 <SystemInit+0x5c>)
 8000822:	4b12      	ldr	r3, [pc, #72]	; (800086c <SystemInit+0x60>)
 8000824:	4013      	ands	r3, r2
 8000826:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000828:	4b0f      	ldr	r3, [pc, #60]	; (8000868 <SystemInit+0x5c>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a0e      	ldr	r2, [pc, #56]	; (8000868 <SystemInit+0x5c>)
 800082e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000832:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000836:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000838:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <SystemInit+0x5c>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a0a      	ldr	r2, [pc, #40]	; (8000868 <SystemInit+0x5c>)
 800083e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000842:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000844:	4b08      	ldr	r3, [pc, #32]	; (8000868 <SystemInit+0x5c>)
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	4a07      	ldr	r2, [pc, #28]	; (8000868 <SystemInit+0x5c>)
 800084a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800084e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000850:	4b05      	ldr	r3, [pc, #20]	; (8000868 <SystemInit+0x5c>)
 8000852:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000856:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000858:	f000 f80c 	bl	8000874 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800085c:	4b04      	ldr	r3, [pc, #16]	; (8000870 <SystemInit+0x64>)
 800085e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000862:	609a      	str	r2, [r3, #8]
#endif 
}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40021000 	.word	0x40021000
 800086c:	f8ff0000 	.word	0xf8ff0000
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000878:	f000 f802 	bl	8000880 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 800087c:	bf00      	nop
 800087e:	bd80      	pop	{r7, pc}

08000880 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	2300      	movs	r3, #0
 800088c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800088e:	4b3a      	ldr	r3, [pc, #232]	; (8000978 <SetSysClockTo72+0xf8>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a39      	ldr	r2, [pc, #228]	; (8000978 <SetSysClockTo72+0xf8>)
 8000894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000898:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800089a:	4b37      	ldr	r3, [pc, #220]	; (8000978 <SetSysClockTo72+0xf8>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008a2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3301      	adds	r3, #1
 80008a8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d103      	bne.n	80008b8 <SetSysClockTo72+0x38>
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80008b6:	d1f0      	bne.n	800089a <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80008b8:	4b2f      	ldr	r3, [pc, #188]	; (8000978 <SetSysClockTo72+0xf8>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d002      	beq.n	80008ca <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80008c4:	2301      	movs	r3, #1
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	e001      	b.n	80008ce <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80008ca:	2300      	movs	r3, #0
 80008cc:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d14b      	bne.n	800096c <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80008d4:	4b29      	ldr	r3, [pc, #164]	; (800097c <SetSysClockTo72+0xfc>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a28      	ldr	r2, [pc, #160]	; (800097c <SetSysClockTo72+0xfc>)
 80008da:	f043 0310 	orr.w	r3, r3, #16
 80008de:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80008e0:	4b26      	ldr	r3, [pc, #152]	; (800097c <SetSysClockTo72+0xfc>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a25      	ldr	r2, [pc, #148]	; (800097c <SetSysClockTo72+0xfc>)
 80008e6:	f023 0303 	bic.w	r3, r3, #3
 80008ea:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80008ec:	4b23      	ldr	r3, [pc, #140]	; (800097c <SetSysClockTo72+0xfc>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a22      	ldr	r2, [pc, #136]	; (800097c <SetSysClockTo72+0xfc>)
 80008f2:	f043 0302 	orr.w	r3, r3, #2
 80008f6:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80008f8:	4b1f      	ldr	r3, [pc, #124]	; (8000978 <SetSysClockTo72+0xf8>)
 80008fa:	4a1f      	ldr	r2, [pc, #124]	; (8000978 <SetSysClockTo72+0xf8>)
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000900:	4b1d      	ldr	r3, [pc, #116]	; (8000978 <SetSysClockTo72+0xf8>)
 8000902:	4a1d      	ldr	r2, [pc, #116]	; (8000978 <SetSysClockTo72+0xf8>)
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000908:	4b1b      	ldr	r3, [pc, #108]	; (8000978 <SetSysClockTo72+0xf8>)
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	4a1a      	ldr	r2, [pc, #104]	; (8000978 <SetSysClockTo72+0xf8>)
 800090e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000912:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000914:	4b18      	ldr	r3, [pc, #96]	; (8000978 <SetSysClockTo72+0xf8>)
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	4a17      	ldr	r2, [pc, #92]	; (8000978 <SetSysClockTo72+0xf8>)
 800091a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800091e:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000920:	4b15      	ldr	r3, [pc, #84]	; (8000978 <SetSysClockTo72+0xf8>)
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	4a14      	ldr	r2, [pc, #80]	; (8000978 <SetSysClockTo72+0xf8>)
 8000926:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 800092a:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800092c:	4b12      	ldr	r3, [pc, #72]	; (8000978 <SetSysClockTo72+0xf8>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a11      	ldr	r2, [pc, #68]	; (8000978 <SetSysClockTo72+0xf8>)
 8000932:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000936:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000938:	bf00      	nop
 800093a:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <SetSysClockTo72+0xf8>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000942:	2b00      	cmp	r3, #0
 8000944:	d0f9      	beq.n	800093a <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000946:	4b0c      	ldr	r3, [pc, #48]	; (8000978 <SetSysClockTo72+0xf8>)
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	4a0b      	ldr	r2, [pc, #44]	; (8000978 <SetSysClockTo72+0xf8>)
 800094c:	f023 0303 	bic.w	r3, r3, #3
 8000950:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000952:	4b09      	ldr	r3, [pc, #36]	; (8000978 <SetSysClockTo72+0xf8>)
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	4a08      	ldr	r2, [pc, #32]	; (8000978 <SetSysClockTo72+0xf8>)
 8000958:	f043 0302 	orr.w	r3, r3, #2
 800095c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800095e:	bf00      	nop
 8000960:	4b05      	ldr	r3, [pc, #20]	; (8000978 <SetSysClockTo72+0xf8>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	f003 030c 	and.w	r3, r3, #12
 8000968:	2b08      	cmp	r3, #8
 800096a:	d1f9      	bne.n	8000960 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	40021000 	.word	0x40021000
 800097c:	40022000 	.word	0x40022000

08000980 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000980:	f7ff ff44 	bl	800080c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000984:	480b      	ldr	r0, [pc, #44]	; (80009b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000986:	490c      	ldr	r1, [pc, #48]	; (80009b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000988:	4a0c      	ldr	r2, [pc, #48]	; (80009bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800098a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800098c:	e002      	b.n	8000994 <LoopCopyDataInit>

0800098e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800098e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000992:	3304      	adds	r3, #4

08000994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000998:	d3f9      	bcc.n	800098e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800099a:	4a09      	ldr	r2, [pc, #36]	; (80009c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800099c:	4c09      	ldr	r4, [pc, #36]	; (80009c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800099e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a0:	e001      	b.n	80009a6 <LoopFillZerobss>

080009a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009a4:	3204      	adds	r2, #4

080009a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a8:	d3fb      	bcc.n	80009a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009aa:	f000 ffb7 	bl	800191c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ae:	f7ff fbcd 	bl	800014c <main>
  bx lr
 80009b2:	4770      	bx	lr
  ldr r0, =_sdata
 80009b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80009bc:	080019c8 	.word	0x080019c8
  ldr r2, =_sbss
 80009c0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80009c4:	20000434 	.word	0x20000434

080009c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009c8:	e7fe      	b.n	80009c8 <ADC1_2_IRQHandler>
	...

080009cc <Bsp_DelayUS>:
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void Bsp_DelayUS(uint32_t xus)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
	SysTick->LOAD = 72 * xus;				//设置定时器重装值
 80009d4:	490d      	ldr	r1, [pc, #52]	; (8000a0c <Bsp_DelayUS+0x40>)
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	4613      	mov	r3, r2
 80009da:	00db      	lsls	r3, r3, #3
 80009dc:	4413      	add	r3, r2
 80009de:	00db      	lsls	r3, r3, #3
 80009e0:	604b      	str	r3, [r1, #4]
	SysTick->VAL = 0x00;					//清空当前计数值
 80009e2:	4b0a      	ldr	r3, [pc, #40]	; (8000a0c <Bsp_DelayUS+0x40>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 0x00000005;				//设置时钟源为HCLK，启动定时器
 80009e8:	4b08      	ldr	r3, [pc, #32]	; (8000a0c <Bsp_DelayUS+0x40>)
 80009ea:	2205      	movs	r2, #5
 80009ec:	601a      	str	r2, [r3, #0]
	while(!(SysTick->CTRL & 0x00010000));	//等待计数到0
 80009ee:	bf00      	nop
 80009f0:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <Bsp_DelayUS+0x40>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d0f9      	beq.n	80009f0 <Bsp_DelayUS+0x24>
	SysTick->CTRL = 0x00000004;				//关闭定时器
 80009fc:	4b03      	ldr	r3, [pc, #12]	; (8000a0c <Bsp_DelayUS+0x40>)
 80009fe:	2204      	movs	r2, #4
 8000a00:	601a      	str	r2, [r3, #0]
}
 8000a02:	bf00      	nop
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr
 8000a0c:	e000e010 	.word	0xe000e010

08000a10 <Bsp_DelayMS>:
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void Bsp_DelayMS(uint32_t xms)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
	while(xms--)
 8000a18:	e003      	b.n	8000a22 <Bsp_DelayMS+0x12>
	{
		Bsp_DelayUS(1000);
 8000a1a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a1e:	f7ff ffd5 	bl	80009cc <Bsp_DelayUS>
	while(xms--)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	1e5a      	subs	r2, r3, #1
 8000a26:	607a      	str	r2, [r7, #4]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d1f6      	bne.n	8000a1a <Bsp_DelayMS+0xa>
	}
}
 8000a2c:	bf00      	nop
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <Bsp_Init>:
*参    数:'' 
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void Bsp_Init(void){
 8000a36:	b580      	push	{r7, lr}
 8000a38:	af00      	add	r7, sp, #0
	Bsp_GPIO_Init();
 8000a3a:	f000 f873 	bl	8000b24 <Bsp_GPIO_Init>
	//Bsp_SPI_Init();	
	Bsp_I2C_Init();
 8000a3e:	f000 f89f 	bl	8000b80 <Bsp_I2C_Init>
    
}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <Bsp_I2C_DMA_Init>:

	DMA_Cmd(DMA1_Channel3, ENABLE); //使能DMA1 CH3所指示的通道
}


void Bsp_I2C_DMA_Init(){
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08c      	sub	sp, #48	; 0x30
 8000a4c:	af00      	add	r7, sp, #0
    Bsp_I2C_DMA_Ctrl(ENABLE);
 8000a4e:	2001      	movs	r0, #1
 8000a50:	f000 f886 	bl	8000b60 <Bsp_I2C_DMA_Ctrl>
    
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE); 					//使能 DMA 时钟
 8000a54:	2101      	movs	r1, #1
 8000a56:	2001      	movs	r0, #1
 8000a58:	f000 fee8 	bl	800182c <RCC_AHBPeriphClockCmd>
	DMA_DeInit(DMA1_Channel6);
 8000a5c:	481d      	ldr	r0, [pc, #116]	; (8000ad4 <Bsp_I2C_DMA_Init+0x8c>)
 8000a5e:	f000 f9ef 	bl	8000e40 <DMA_DeInit>

	DMA_InitTypeDef DMA_InitStructure;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)&GUI_I2C->DR; 			//DMA 外设 ADC 基地址
 8000a62:	4b1d      	ldr	r3, [pc, #116]	; (8000ad8 <Bsp_I2C_DMA_Init+0x90>)
 8000a64:	607b      	str	r3, [r7, #4]
	DMA_InitStructure.DMA_MemoryBaseAddr = (u32)&GUI_DISPLAY_BUF; 		//DMA 内存基地址
 8000a66:	4b1d      	ldr	r3, [pc, #116]	; (8000adc <Bsp_I2C_DMA_Init+0x94>)
 8000a68:	60bb      	str	r3, [r7, #8]
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST; 					//从储存器读取发送到外设
 8000a6a:	2310      	movs	r3, #16
 8000a6c:	60fb      	str	r3, [r7, #12]
	DMA_InitStructure.DMA_BufferSize = 128; 							//DMA 通道的 DMA 缓存的大小
 8000a6e:	2380      	movs	r3, #128	; 0x80
 8000a70:	613b      	str	r3, [r7, #16]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;	//外设地址不变
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable; 			//内存地址递增
 8000a76:	2380      	movs	r3, #128	; 0x80
 8000a78:	61bb      	str	r3, [r7, #24]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; //8 位
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61fb      	str	r3, [r7, #28]
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte; 	// 8 位
 8000a7e:	2300      	movs	r3, #0
 8000a80:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular; 					//工作在循环传输模式
 8000a82:	2320      	movs	r3, #32
 8000a84:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium; 				//DMA 通道 x 拥有中优先级
 8000a86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a8a:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable; 						//非内存到内存传输
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	62fb      	str	r3, [r7, #44]	; 0x2c

	DMA_Init(DMA1_Channel6, &DMA_InitStructure); //根据指定的参数初始化
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	4619      	mov	r1, r3
 8000a94:	480f      	ldr	r0, [pc, #60]	; (8000ad4 <Bsp_I2C_DMA_Init+0x8c>)
 8000a96:	f000 fa8f 	bl	8000fb8 <DMA_Init>

	NVIC_InitTypeDef NVIC_InitStruct;
	NVIC_InitStruct.NVIC_IRQChannel = DMA1_Channel6_IRQn;
 8000a9a:	2310      	movs	r3, #16
 8000a9c:	703b      	strb	r3, [r7, #0]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	707b      	strb	r3, [r7, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 1;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStruct);
 8000aaa:	463b      	mov	r3, r7
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 f965 	bl	8000d7c <NVIC_Init>

	DMA_Cmd(DMA1_Channel6, ENABLE); //使能DMA1 CH3所指示的通道
 8000ab2:	2101      	movs	r1, #1
 8000ab4:	4807      	ldr	r0, [pc, #28]	; (8000ad4 <Bsp_I2C_DMA_Init+0x8c>)
 8000ab6:	f000 fabd 	bl	8001034 <DMA_Cmd>
	DMA_Cmd(DMA1_Channel6, DISABLE); 
 8000aba:	2100      	movs	r1, #0
 8000abc:	4805      	ldr	r0, [pc, #20]	; (8000ad4 <Bsp_I2C_DMA_Init+0x8c>)
 8000abe:	f000 fab9 	bl	8001034 <DMA_Cmd>
	DMA_ITConfig(DMA1_Channel6,DMA_IT_TC,ENABLE);
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	2102      	movs	r1, #2
 8000ac6:	4803      	ldr	r0, [pc, #12]	; (8000ad4 <Bsp_I2C_DMA_Init+0x8c>)
 8000ac8:	f000 fad0 	bl	800106c <DMA_ITConfig>
}
 8000acc:	bf00      	nop
 8000ace:	3730      	adds	r7, #48	; 0x30
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	4002006c 	.word	0x4002006c
 8000ad8:	40005410 	.word	0x40005410
 8000adc:	20000030 	.word	0x20000030

08000ae0 <DMA1_Channel6_IRQHandler>:

void DMA1_Channel6_IRQHandler(void){
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
	if (DMA_GetFlagStatus(DMA1_FLAG_TC6))
 8000ae4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000ae8:	f000 fade 	bl	80010a8 <DMA_GetFlagStatus>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d012      	beq.n	8000b18 <DMA1_Channel6_IRQHandler+0x38>
	{
		DMA_ClearFlag(DMA1_FLAG_TC6);
 8000af2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000af6:	f000 faff 	bl	80010f8 <DMA_ClearFlag>
		Bsp_DelayUS(10);
 8000afa:	200a      	movs	r0, #10
 8000afc:	f7ff ff66 	bl	80009cc <Bsp_DelayUS>
		I2C_GenerateSTOP(GUI_I2C,ENABLE);
 8000b00:	2101      	movs	r1, #1
 8000b02:	4806      	ldr	r0, [pc, #24]	; (8000b1c <DMA1_Channel6_IRQHandler+0x3c>)
 8000b04:	f000 fd11 	bl	800152a <I2C_GenerateSTOP>
		I2C_AcknowledgeConfig(GUI_I2C,ENABLE);
 8000b08:	2101      	movs	r1, #1
 8000b0a:	4804      	ldr	r0, [pc, #16]	; (8000b1c <DMA1_Channel6_IRQHandler+0x3c>)
 8000b0c:	f000 fd2c 	bl	8001568 <I2C_AcknowledgeConfig>
		DMA_Cmd(DMA1_Channel6, DISABLE);
 8000b10:	2100      	movs	r1, #0
 8000b12:	4803      	ldr	r0, [pc, #12]	; (8000b20 <DMA1_Channel6_IRQHandler+0x40>)
 8000b14:	f000 fa8e 	bl	8001034 <DMA_Cmd>
	}
}	
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40005400 	.word	0x40005400
 8000b20:	4002006c 	.word	0x4002006c

08000b24 <Bsp_GPIO_Init>:
GPIO_InitTypeDef GPIO_InitStruct_OUT_PP;
GPIO_InitTypeDef GPIO_InitStruct_AF_OD;



void Bsp_GPIO_Init(){
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
    /*------------中断优先级--------------*/
    
    /*------------*/


    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA , ENABLE);
 8000b28:	2101      	movs	r1, #1
 8000b2a:	2004      	movs	r0, #4
 8000b2c:	f000 fe9c 	bl	8001868 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOB , ENABLE);
 8000b30:	2101      	movs	r1, #1
 8000b32:	2009      	movs	r0, #9
 8000b34:	f000 fe98 	bl	8001868 <RCC_APB2PeriphClockCmd>

        GPIO_Init(GPIOA, &GPIO_InitStruct_AF_PP);
        GPIO_Init(GPIOA,&GPIO_InitStruct_OUT_PP);
      
    #elif defined(GUI_I2C_MODE_SUPPORT)
        GPIO_InitStruct_AF_OD.GPIO_Mode = GPIO_Mode_AF_OD;
 8000b38:	4b07      	ldr	r3, [pc, #28]	; (8000b58 <Bsp_GPIO_Init+0x34>)
 8000b3a:	221c      	movs	r2, #28
 8000b3c:	70da      	strb	r2, [r3, #3]
        GPIO_InitStruct_AF_OD.GPIO_Speed = GPIO_Speed_50MHz;
 8000b3e:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <Bsp_GPIO_Init+0x34>)
 8000b40:	2203      	movs	r2, #3
 8000b42:	709a      	strb	r2, [r3, #2]
        GPIO_InitStruct_AF_OD.GPIO_Pin = GUI_SCL_PIN | GUI_SDA_PIN ;
 8000b44:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <Bsp_GPIO_Init+0x34>)
 8000b46:	22c0      	movs	r2, #192	; 0xc0
 8000b48:	801a      	strh	r2, [r3, #0]
        GPIO_Init(GPIOB,&GPIO_InitStruct_AF_OD);
 8000b4a:	4903      	ldr	r1, [pc, #12]	; (8000b58 <Bsp_GPIO_Init+0x34>)
 8000b4c:	4803      	ldr	r0, [pc, #12]	; (8000b5c <Bsp_GPIO_Init+0x38>)
 8000b4e:	f000 faed 	bl	800112c <GPIO_Init>

    #endif
}
 8000b52:	bf00      	nop
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	20000430 	.word	0x20000430
 8000b5c:	40010c00 	.word	0x40010c00

08000b60 <Bsp_I2C_DMA_Ctrl>:
*参    数:'' 
*返 回 值:'' 
*说    明: '' 
*作    者: Danny 
*----------------------------------------------------------------------------------------*/ 
void Bsp_I2C_DMA_Ctrl(FunctionalState ctrl){
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	71fb      	strb	r3, [r7, #7]
    I2C_DMACmd(GUI_I2C,ctrl);
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4803      	ldr	r0, [pc, #12]	; (8000b7c <Bsp_I2C_DMA_Ctrl+0x1c>)
 8000b70:	f000 fc9d 	bl	80014ae <I2C_DMACmd>
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40005400 	.word	0x40005400

08000b80 <Bsp_I2C_Init>:
*函数名称:'Bsp_I2C_Init' 
*函数功能:'硬件 I2C 初始化' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void Bsp_I2C_Init(void){
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0

    if (GUI_I2C == I2C1){
        RCC_APB1PeriphClockCmd(RCC_APB1ENR_I2C1EN , ENABLE);
 8000b86:	2101      	movs	r1, #1
 8000b88:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000b8c:	f000 fe8a 	bl	80018a4 <RCC_APB1PeriphClockCmd>
    }
    else{
        RCC_APB2PeriphClockCmd(RCC_APB1ENR_I2C2EN , ENABLE);
    }

    I2C_DeInit(GUI_I2C);
 8000b90:	481b      	ldr	r0, [pc, #108]	; (8000c00 <Bsp_I2C_Init+0x80>)
 8000b92:	f000 fb87 	bl	80012a4 <I2C_DeInit>

    GUI_I2C->CR1 |= 0x8000;  // 手动清除清BUSY 避免出现硬件错误
 8000b96:	4b1a      	ldr	r3, [pc, #104]	; (8000c00 <Bsp_I2C_Init+0x80>)
 8000b98:	881b      	ldrh	r3, [r3, #0]
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	4a18      	ldr	r2, [pc, #96]	; (8000c00 <Bsp_I2C_Init+0x80>)
 8000b9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000ba2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	8013      	strh	r3, [r2, #0]
	GUI_I2C->CR1 &= ~0x8000;
 8000baa:	4b15      	ldr	r3, [pc, #84]	; (8000c00 <Bsp_I2C_Init+0x80>)
 8000bac:	881b      	ldrh	r3, [r3, #0]
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	4a13      	ldr	r2, [pc, #76]	; (8000c00 <Bsp_I2C_Init+0x80>)
 8000bb2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	8013      	strh	r3, [r2, #0]
    
    I2C_InitTypeDef I2C_InitStruct;
    //cutome mode : common mode
    I2C_InitStruct.I2C_Ack = I2C_Ack_Enable;
 8000bba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bbe:	817b      	strh	r3, [r7, #10]
    // I2C_InitStruct.I2C_DutyCycle = I2C_DutyCycle_2;
    // I2C_InitStruct.I2C_OwnAddress1 = 0x30;
    // I2C_InitStruct.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
    // I2C_InitStruct.I2C_ClockSpeed = 400000;

    I2C_InitStruct.I2C_Ack = I2C_Ack_Enable;
 8000bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bc4:	817b      	strh	r3, [r7, #10]
    I2C_InitStruct.I2C_Mode = I2C_Mode_I2C;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	80bb      	strh	r3, [r7, #4]
    I2C_InitStruct.I2C_DutyCycle = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	80fb      	strh	r3, [r7, #6]
    I2C_InitStruct.I2C_OwnAddress1 = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	813b      	strh	r3, [r7, #8]
    I2C_InitStruct.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8000bd2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000bd6:	81bb      	strh	r3, [r7, #12]
    I2C_InitStruct.I2C_ClockSpeed = 10000;
 8000bd8:	f242 7310 	movw	r3, #10000	; 0x2710
 8000bdc:	603b      	str	r3, [r7, #0]
    I2C_Cmd(GUI_I2C,ENABLE);
 8000bde:	2101      	movs	r1, #1
 8000be0:	4807      	ldr	r0, [pc, #28]	; (8000c00 <Bsp_I2C_Init+0x80>)
 8000be2:	f000 fc45 	bl	8001470 <I2C_Cmd>
    I2C_Init(GUI_I2C,&I2C_InitStruct);
 8000be6:	463b      	mov	r3, r7
 8000be8:	4619      	mov	r1, r3
 8000bea:	4805      	ldr	r0, [pc, #20]	; (8000c00 <Bsp_I2C_Init+0x80>)
 8000bec:	f000 fb7e 	bl	80012ec <I2C_Init>

    
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE); 	
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f000 fe1a 	bl	800182c <RCC_AHBPeriphClockCmd>
	// NVIC_Init(&NVIC_InitStructure);  //初始化NVIC寄存器

    // DMA_ITConfig(DMA1_Channel6, DMA_IT_TC, ENABLE);	
    // DMA_Cmd(DMA1_Channel6,ENABLE);
    
}
 8000bf8:	bf00      	nop
 8000bfa:	3710      	adds	r7, #16
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	40005400 	.word	0x40005400

08000c04 <I2C_Write_DATA>:
*参    数:'' 
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void I2C_Write_DATA(const uint8_t dat){
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
    // int error =0;
    while (!I2C_CheckEvent(GUI_I2C,I2C_EVENT_MASTER_BYTE_TRANSMITTING)){
 8000c0e:	bf00      	nop
 8000c10:	4907      	ldr	r1, [pc, #28]	; (8000c30 <I2C_Write_DATA+0x2c>)
 8000c12:	4808      	ldr	r0, [pc, #32]	; (8000c34 <I2C_Write_DATA+0x30>)
 8000c14:	f000 fcf3 	bl	80015fe <I2C_CheckEvent>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d0f8      	beq.n	8000c10 <I2C_Write_DATA+0xc>
        //ERROR_DECT(*OVER_NUM ,"const char *WARNING");
        //return;    
    };
    
    I2C_SendData(GUI_I2C,dat);
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	4619      	mov	r1, r3
 8000c22:	4804      	ldr	r0, [pc, #16]	; (8000c34 <I2C_Write_DATA+0x30>)
 8000c24:	f000 fcbf 	bl	80015a6 <I2C_SendData>

}
 8000c28:	bf00      	nop
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	00070080 	.word	0x00070080
 8000c34:	40005400 	.word	0x40005400

08000c38 <I2C_Write_Ins>:
*参    数:'' 
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void I2C_Write_Ins(const uint8_t Ins){
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71fb      	strb	r3, [r7, #7]
    // int error =0;
    while (!I2C_CheckEvent(GUI_I2C,I2C_EVENT_MASTER_BYTE_TRANSMITTING)){
 8000c42:	bf00      	nop
 8000c44:	4907      	ldr	r1, [pc, #28]	; (8000c64 <I2C_Write_Ins+0x2c>)
 8000c46:	4808      	ldr	r0, [pc, #32]	; (8000c68 <I2C_Write_Ins+0x30>)
 8000c48:	f000 fcd9 	bl	80015fe <I2C_CheckEvent>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d0f8      	beq.n	8000c44 <I2C_Write_Ins+0xc>
        //     printf("\r\n I2C 写 指令 超时 \r\n");
        //     return ;
        // }        
    };
    
    I2C_SendData(GUI_I2C,Ins);
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	4619      	mov	r1, r3
 8000c56:	4804      	ldr	r0, [pc, #16]	; (8000c68 <I2C_Write_Ins+0x30>)
 8000c58:	f000 fca5 	bl	80015a6 <I2C_SendData>

}
 8000c5c:	bf00      	nop
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	00070080 	.word	0x00070080
 8000c68:	40005400 	.word	0x40005400

08000c6c <I2C_Write_Addr>:
*参    数:'' 
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void I2C_Write_Addr(const uint8_t addr){
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	71fb      	strb	r3, [r7, #7]
//    uint16_t error =0;
   while (!I2C_CheckEvent(GUI_I2C,I2C_EVENT_MASTER_MODE_SELECT)){}
 8000c76:	bf00      	nop
 8000c78:	4908      	ldr	r1, [pc, #32]	; (8000c9c <I2C_Write_Addr+0x30>)
 8000c7a:	4809      	ldr	r0, [pc, #36]	; (8000ca0 <I2C_Write_Addr+0x34>)
 8000c7c:	f000 fcbf 	bl	80015fe <I2C_CheckEvent>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d0f8      	beq.n	8000c78 <I2C_Write_Addr+0xc>
   I2C_Send7bitAddress(GUI_I2C,addr,I2C_Direction_Transmitter);
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4804      	ldr	r0, [pc, #16]	; (8000ca0 <I2C_Write_Addr+0x34>)
 8000c8e:	f000 fc99 	bl	80015c4 <I2C_Send7bitAddress>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	00030001 	.word	0x00030001
 8000ca0:	40005400 	.word	0x40005400

08000ca4 <I2C_START>:
*参    数:'' 
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void I2C_START(void){
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
    while (I2C_GetFlagStatus(GUI_I2C, I2C_FLAG_BUSY)){};
 8000ca8:	bf00      	nop
 8000caa:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8000cae:	4806      	ldr	r0, [pc, #24]	; (8000cc8 <I2C_START+0x24>)
 8000cb0:	f000 fcd4 	bl	800165c <I2C_GetFlagStatus>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d1f7      	bne.n	8000caa <I2C_START+0x6>
    
	I2C_GenerateSTART(GUI_I2C,ENABLE);
 8000cba:	2101      	movs	r1, #1
 8000cbc:	4802      	ldr	r0, [pc, #8]	; (8000cc8 <I2C_START+0x24>)
 8000cbe:	f000 fc15 	bl	80014ec <I2C_GenerateSTART>
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40005400 	.word	0x40005400

08000ccc <I2C_STOP>:
*参    数:'' 
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void I2C_STOP(void){
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
    while(!I2C_CheckEvent(GUI_I2C,I2C_EVENT_MASTER_BYTE_TRANSMITTED)){};
 8000cd0:	bf00      	nop
 8000cd2:	4906      	ldr	r1, [pc, #24]	; (8000cec <I2C_STOP+0x20>)
 8000cd4:	4806      	ldr	r0, [pc, #24]	; (8000cf0 <I2C_STOP+0x24>)
 8000cd6:	f000 fc92 	bl	80015fe <I2C_CheckEvent>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d0f8      	beq.n	8000cd2 <I2C_STOP+0x6>
	
    I2C_GenerateSTOP(GUI_I2C,ENABLE);
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	4803      	ldr	r0, [pc, #12]	; (8000cf0 <I2C_STOP+0x24>)
 8000ce4:	f000 fc21 	bl	800152a <I2C_GenerateSTOP>
}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	00070084 	.word	0x00070084
 8000cf0:	40005400 	.word	0x40005400

08000cf4 <Bsp_I2C_SET>:
*参    数:'' 
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void Bsp_I2C_SET(const uint8_t CMD){
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
	I2C_START();
 8000cfe:	f7ff ffd1 	bl	8000ca4 <I2C_START>

	I2C_Write_Addr(OLED_ADDRESS);
 8000d02:	2078      	movs	r0, #120	; 0x78
 8000d04:	f7ff ffb2 	bl	8000c6c <I2C_Write_Addr>
    I2C_Write_Ins(OLED_SSD1306_SEND_CMD);
 8000d08:	2000      	movs	r0, #0
 8000d0a:	f7ff ff95 	bl	8000c38 <I2C_Write_Ins>
    I2C_Write_DATA(CMD);
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff ff77 	bl	8000c04 <I2C_Write_DATA>

	I2C_STOP();
 8000d16:	f7ff ffd9 	bl	8000ccc <I2C_STOP>
}
 8000d1a:	bf00      	nop
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <Bsp_I2C_Write_Bytes>:
*参    数:'' 
*返 回 值:'' 
*说    明: '' 
*作    者:Danny 
*----------------------------------------------------------------------------------------*/ 
void Bsp_I2C_Write_Bytes(const uint8_t *dat,uint8_t count){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	70fb      	strb	r3, [r7, #3]
    //Bsp_I2C_DMA_Ctrl(ENABLE);

    I2C_START();
 8000d30:	f7ff ffb8 	bl	8000ca4 <I2C_START>
	I2C_Write_Addr(OLED_ADDRESS);
 8000d34:	2078      	movs	r0, #120	; 0x78
 8000d36:	f7ff ff99 	bl	8000c6c <I2C_Write_Addr>
    I2C_Write_Ins(OLED_SSD1306_SEND_DATA);
 8000d3a:	2040      	movs	r0, #64	; 0x40
 8000d3c:	f7ff ff7c 	bl	8000c38 <I2C_Write_Ins>
    while (!I2C_CheckEvent(GUI_I2C,I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 8000d40:	e003      	b.n	8000d4a <Bsp_I2C_Write_Bytes+0x26>
    DMA_Cmd(DMA1_Channel6,DISABLE);
 8000d42:	2100      	movs	r1, #0
 8000d44:	480a      	ldr	r0, [pc, #40]	; (8000d70 <Bsp_I2C_Write_Bytes+0x4c>)
 8000d46:	f000 f975 	bl	8001034 <DMA_Cmd>
    while (!I2C_CheckEvent(GUI_I2C,I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 8000d4a:	490a      	ldr	r1, [pc, #40]	; (8000d74 <Bsp_I2C_Write_Bytes+0x50>)
 8000d4c:	480a      	ldr	r0, [pc, #40]	; (8000d78 <Bsp_I2C_Write_Bytes+0x54>)
 8000d4e:	f000 fc56 	bl	80015fe <I2C_CheckEvent>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d0f4      	beq.n	8000d42 <Bsp_I2C_Write_Bytes+0x1e>
    //DMA_SetCurrDataCounter(DMA1_Channel6, 1024);
    DMA1_Channel6->CMAR = (uint32_t)dat;
 8000d58:	4a05      	ldr	r2, [pc, #20]	; (8000d70 <Bsp_I2C_Write_Bytes+0x4c>)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	60d3      	str	r3, [r2, #12]
    DMA_Cmd(DMA1_Channel6,ENABLE);
 8000d5e:	2101      	movs	r1, #1
 8000d60:	4803      	ldr	r0, [pc, #12]	; (8000d70 <Bsp_I2C_Write_Bytes+0x4c>)
 8000d62:	f000 f967 	bl	8001034 <DMA_Cmd>
        
    //     I2C_Write_DATA(dat[i]);
    //     //Bsp_printf("\r\n %d \r\n",DMA_GetCurrDataCounter(DMA1_Channel6));
    // }
	//I2C_STOP();
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	4002006c 	.word	0x4002006c
 8000d74:	00070080 	.word	0x00070080
 8000d78:	40005400 	.word	0x40005400

08000d7c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b087      	sub	sp, #28
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	2300      	movs	r3, #0
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	230f      	movs	r3, #15
 8000d8e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	78db      	ldrb	r3, [r3, #3]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d03a      	beq.n	8000e0e <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000d98:	4b27      	ldr	r3, [pc, #156]	; (8000e38 <NVIC_Init+0xbc>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	0a1b      	lsrs	r3, r3, #8
 8000da0:	f003 0307 	and.w	r3, r3, #7
 8000da4:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	f1c3 0304 	rsb	r3, r3, #4
 8000dac:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000dae:	68fa      	ldr	r2, [r7, #12]
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	fa22 f303 	lsr.w	r3, r2, r3
 8000db6:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	785b      	ldrb	r3, [r3, #1]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	789b      	ldrb	r3, [r3, #2]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	4013      	ands	r3, r2
 8000dd0:	697a      	ldr	r2, [r7, #20]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	011b      	lsls	r3, r3, #4
 8000dda:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000ddc:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <NVIC_Init+0xc0>)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	6979      	ldr	r1, [r7, #20]
 8000de4:	b2c9      	uxtb	r1, r1
 8000de6:	4413      	add	r3, r2
 8000de8:	460a      	mov	r2, r1
 8000dea:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000df6:	4911      	ldr	r1, [pc, #68]	; (8000e3c <NVIC_Init+0xc0>)
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	7812      	ldrb	r2, [r2, #0]
 8000dfc:	0952      	lsrs	r2, r2, #5
 8000dfe:	b2d2      	uxtb	r2, r2
 8000e00:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e02:	2201      	movs	r2, #1
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e08:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000e0c:	e00f      	b.n	8000e2e <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e16:	4909      	ldr	r1, [pc, #36]	; (8000e3c <NVIC_Init+0xc0>)
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	7812      	ldrb	r2, [r2, #0]
 8000e1c:	0952      	lsrs	r2, r2, #5
 8000e1e:	b2d2      	uxtb	r2, r2
 8000e20:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e22:	2201      	movs	r2, #1
 8000e24:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e26:	f100 0320 	add.w	r3, r0, #32
 8000e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e2e:	bf00      	nop
 8000e30:	371c      	adds	r7, #28
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr
 8000e38:	e000ed00 	.word	0xe000ed00
 8000e3c:	e000e100 	.word	0xe000e100

08000e40 <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000e50:	4013      	ands	r3, r2
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	6013      	str	r3, [r2, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	60da      	str	r2, [r3, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4a43      	ldr	r2, [pc, #268]	; (8000f80 <DMA_DeInit+0x140>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d106      	bne.n	8000e84 <DMA_DeInit+0x44>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 8000e76:	4b43      	ldr	r3, [pc, #268]	; (8000f84 <DMA_DeInit+0x144>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	4a42      	ldr	r2, [pc, #264]	; (8000f84 <DMA_DeInit+0x144>)
 8000e7c:	f043 030f 	orr.w	r3, r3, #15
 8000e80:	6053      	str	r3, [r2, #4]
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
    }
  }
}
 8000e82:	e077      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel2)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	4a40      	ldr	r2, [pc, #256]	; (8000f88 <DMA_DeInit+0x148>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d106      	bne.n	8000e9a <DMA_DeInit+0x5a>
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8000e8c:	4b3d      	ldr	r3, [pc, #244]	; (8000f84 <DMA_DeInit+0x144>)
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	4a3c      	ldr	r2, [pc, #240]	; (8000f84 <DMA_DeInit+0x144>)
 8000e92:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000e96:	6053      	str	r3, [r2, #4]
}
 8000e98:	e06c      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel3)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4a3b      	ldr	r2, [pc, #236]	; (8000f8c <DMA_DeInit+0x14c>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d106      	bne.n	8000eb0 <DMA_DeInit+0x70>
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8000ea2:	4b38      	ldr	r3, [pc, #224]	; (8000f84 <DMA_DeInit+0x144>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	4a37      	ldr	r2, [pc, #220]	; (8000f84 <DMA_DeInit+0x144>)
 8000ea8:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8000eac:	6053      	str	r3, [r2, #4]
}
 8000eae:	e061      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel4)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4a37      	ldr	r2, [pc, #220]	; (8000f90 <DMA_DeInit+0x150>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d106      	bne.n	8000ec6 <DMA_DeInit+0x86>
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 8000eb8:	4b32      	ldr	r3, [pc, #200]	; (8000f84 <DMA_DeInit+0x144>)
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	4a31      	ldr	r2, [pc, #196]	; (8000f84 <DMA_DeInit+0x144>)
 8000ebe:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8000ec2:	6053      	str	r3, [r2, #4]
}
 8000ec4:	e056      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel5)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a32      	ldr	r2, [pc, #200]	; (8000f94 <DMA_DeInit+0x154>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d106      	bne.n	8000edc <DMA_DeInit+0x9c>
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 8000ece:	4b2d      	ldr	r3, [pc, #180]	; (8000f84 <DMA_DeInit+0x144>)
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	4a2c      	ldr	r2, [pc, #176]	; (8000f84 <DMA_DeInit+0x144>)
 8000ed4:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8000ed8:	6053      	str	r3, [r2, #4]
}
 8000eda:	e04b      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel6)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a2e      	ldr	r2, [pc, #184]	; (8000f98 <DMA_DeInit+0x158>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d106      	bne.n	8000ef2 <DMA_DeInit+0xb2>
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8000ee4:	4b27      	ldr	r3, [pc, #156]	; (8000f84 <DMA_DeInit+0x144>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	4a26      	ldr	r2, [pc, #152]	; (8000f84 <DMA_DeInit+0x144>)
 8000eea:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000eee:	6053      	str	r3, [r2, #4]
}
 8000ef0:	e040      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel7)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a29      	ldr	r2, [pc, #164]	; (8000f9c <DMA_DeInit+0x15c>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d106      	bne.n	8000f08 <DMA_DeInit+0xc8>
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 8000efa:	4b22      	ldr	r3, [pc, #136]	; (8000f84 <DMA_DeInit+0x144>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	4a21      	ldr	r2, [pc, #132]	; (8000f84 <DMA_DeInit+0x144>)
 8000f00:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8000f04:	6053      	str	r3, [r2, #4]
}
 8000f06:	e035      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel1)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4a25      	ldr	r2, [pc, #148]	; (8000fa0 <DMA_DeInit+0x160>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d106      	bne.n	8000f1e <DMA_DeInit+0xde>
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 8000f10:	4b24      	ldr	r3, [pc, #144]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	4a23      	ldr	r2, [pc, #140]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f16:	f043 030f 	orr.w	r3, r3, #15
 8000f1a:	6053      	str	r3, [r2, #4]
}
 8000f1c:	e02a      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel2)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a21      	ldr	r2, [pc, #132]	; (8000fa8 <DMA_DeInit+0x168>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d106      	bne.n	8000f34 <DMA_DeInit+0xf4>
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8000f26:	4b1f      	ldr	r3, [pc, #124]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	4a1e      	ldr	r2, [pc, #120]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f2c:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000f30:	6053      	str	r3, [r2, #4]
}
 8000f32:	e01f      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel3)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4a1d      	ldr	r2, [pc, #116]	; (8000fac <DMA_DeInit+0x16c>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d106      	bne.n	8000f4a <DMA_DeInit+0x10a>
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8000f3c:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	4a18      	ldr	r2, [pc, #96]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f42:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8000f46:	6053      	str	r3, [r2, #4]
}
 8000f48:	e014      	b.n	8000f74 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel4)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a18      	ldr	r2, [pc, #96]	; (8000fb0 <DMA_DeInit+0x170>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d106      	bne.n	8000f60 <DMA_DeInit+0x120>
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8000f52:	4b14      	ldr	r3, [pc, #80]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	4a13      	ldr	r2, [pc, #76]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f58:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8000f5c:	6053      	str	r3, [r2, #4]
}
 8000f5e:	e009      	b.n	8000f74 <DMA_DeInit+0x134>
    if (DMAy_Channelx == DMA2_Channel5)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4a14      	ldr	r2, [pc, #80]	; (8000fb4 <DMA_DeInit+0x174>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d105      	bne.n	8000f74 <DMA_DeInit+0x134>
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 8000f68:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	4a0d      	ldr	r2, [pc, #52]	; (8000fa4 <DMA_DeInit+0x164>)
 8000f6e:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8000f72:	6053      	str	r3, [r2, #4]
}
 8000f74:	bf00      	nop
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bc80      	pop	{r7}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	40020008 	.word	0x40020008
 8000f84:	40020000 	.word	0x40020000
 8000f88:	4002001c 	.word	0x4002001c
 8000f8c:	40020030 	.word	0x40020030
 8000f90:	40020044 	.word	0x40020044
 8000f94:	40020058 	.word	0x40020058
 8000f98:	4002006c 	.word	0x4002006c
 8000f9c:	40020080 	.word	0x40020080
 8000fa0:	40020408 	.word	0x40020408
 8000fa4:	40020400 	.word	0x40020400
 8000fa8:	4002041c 	.word	0x4002041c
 8000fac:	40020430 	.word	0x40020430
 8000fb0:	40020444 	.word	0x40020444
 8000fb4:	40020458 	.word	0x40020458

08000fb8 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fd6:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	6a1b      	ldr	r3, [r3, #32]
 8000fe0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000fe6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000ff2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	69db      	ldr	r3, [r3, #28]
 8000ff8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000ffe:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001004:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001006:	68fa      	ldr	r2, [r7, #12]
 8001008:	4313      	orrs	r3, r2
 800100a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	68da      	ldr	r2, [r3, #12]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685a      	ldr	r2, [r3, #4]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	60da      	str	r2, [r3, #12]
}
 800102a:	bf00      	nop
 800102c:	3714      	adds	r7, #20
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr

08001034 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	460b      	mov	r3, r1
 800103e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001040:	78fb      	ldrb	r3, [r7, #3]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d006      	beq.n	8001054 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f043 0201 	orr.w	r2, r3, #1
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 8001052:	e006      	b.n	8001062 <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800105c:	4013      	ands	r3, r2
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	6013      	str	r3, [r2, #0]
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr

0800106c <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	4613      	mov	r3, r2
 8001078:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d006      	beq.n	800108e <DMA_ITConfig+0x22>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	431a      	orrs	r2, r3
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
  }
}
 800108c:	e006      	b.n	800109c <DMA_ITConfig+0x30>
    DMAy_Channelx->CCR &= ~DMA_IT;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	43db      	mvns	r3, r3
 8001096:	401a      	ands	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	601a      	str	r2, [r3, #0]
}
 800109c:	bf00      	nop
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
	...

080010a8 <DMA_GetFlagStatus>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval The new state of DMAy_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80010b0:	2300      	movs	r3, #0
 80010b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d003      	beq.n	80010ca <DMA_GetFlagStatus+0x22>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 80010c2:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <DMA_GetFlagStatus+0x48>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	e002      	b.n	80010d0 <DMA_GetFlagStatus+0x28>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 80010ca:	4b0a      	ldr	r3, [pc, #40]	; (80010f4 <DMA_GetFlagStatus+0x4c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy flag */
  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 80010d0:	68ba      	ldr	r2, [r7, #8]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4013      	ands	r3, r2
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d002      	beq.n	80010e0 <DMA_GetFlagStatus+0x38>
  {
    /* DMAy_FLAG is set */
    bitstatus = SET;
 80010da:	2301      	movs	r3, #1
 80010dc:	73fb      	strb	r3, [r7, #15]
 80010de:	e001      	b.n	80010e4 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* DMAy_FLAG is reset */
    bitstatus = RESET;
 80010e0:	2300      	movs	r3, #0
 80010e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the DMAy_FLAG status */
  return  bitstatus;
 80010e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3714      	adds	r7, #20
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr
 80010f0:	40020400 	.word	0x40020400
 80010f4:	40020000 	.word	0x40020000

080010f8 <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001106:	2b00      	cmp	r3, #0
 8001108:	d003      	beq.n	8001112 <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 800110a:	4a06      	ldr	r2, [pc, #24]	; (8001124 <DMA_ClearFlag+0x2c>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
  }
}
 8001110:	e002      	b.n	8001118 <DMA_ClearFlag+0x20>
    DMA1->IFCR = DMAy_FLAG;
 8001112:	4a05      	ldr	r2, [pc, #20]	; (8001128 <DMA_ClearFlag+0x30>)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6053      	str	r3, [r2, #4]
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	bc80      	pop	{r7}
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40020400 	.word	0x40020400
 8001128:	40020000 	.word	0x40020000

0800112c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800112c:	b480      	push	{r7}
 800112e:	b089      	sub	sp, #36	; 0x24
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
 800113a:	2300      	movs	r3, #0
 800113c:	613b      	str	r3, [r7, #16]
 800113e:	2300      	movs	r3, #0
 8001140:	61bb      	str	r3, [r7, #24]
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
 800114a:	2300      	movs	r3, #0
 800114c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	78db      	ldrb	r3, [r3, #3]
 8001152:	f003 030f 	and.w	r3, r3, #15
 8001156:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	78db      	ldrb	r3, [r3, #3]
 800115c:	f003 0310 	and.w	r3, r3, #16
 8001160:	2b00      	cmp	r3, #0
 8001162:	d005      	beq.n	8001170 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	789b      	ldrb	r3, [r3, #2]
 8001168:	461a      	mov	r2, r3
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	4313      	orrs	r3, r2
 800116e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	b2db      	uxtb	r3, r3
 8001176:	2b00      	cmp	r3, #0
 8001178:	d044      	beq.n	8001204 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001180:	2300      	movs	r3, #0
 8001182:	61bb      	str	r3, [r7, #24]
 8001184:	e038      	b.n	80011f8 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8001186:	2201      	movs	r2, #1
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	461a      	mov	r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	4013      	ands	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d126      	bne.n	80011f2 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80011aa:	220f      	movs	r2, #15
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	43db      	mvns	r3, r3
 80011b8:	697a      	ldr	r2, [r7, #20]
 80011ba:	4013      	ands	r3, r2
 80011bc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80011be:	69fa      	ldr	r2, [r7, #28]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	697a      	ldr	r2, [r7, #20]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	78db      	ldrb	r3, [r3, #3]
 80011d0:	2b28      	cmp	r3, #40	; 0x28
 80011d2:	d105      	bne.n	80011e0 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80011d4:	2201      	movs	r2, #1
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	409a      	lsls	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	615a      	str	r2, [r3, #20]
 80011de:	e008      	b.n	80011f2 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	78db      	ldrb	r3, [r3, #3]
 80011e4:	2b48      	cmp	r3, #72	; 0x48
 80011e6:	d104      	bne.n	80011f2 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80011e8:	2201      	movs	r2, #1
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	409a      	lsls	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	3301      	adds	r3, #1
 80011f6:	61bb      	str	r3, [r7, #24]
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	2b07      	cmp	r3, #7
 80011fc:	d9c3      	bls.n	8001186 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	697a      	ldr	r2, [r7, #20]
 8001202:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	2bff      	cmp	r3, #255	; 0xff
 800120a:	d946      	bls.n	800129a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001212:	2300      	movs	r3, #0
 8001214:	61bb      	str	r3, [r7, #24]
 8001216:	e03a      	b.n	800128e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	3308      	adds	r3, #8
 800121c:	2201      	movs	r2, #1
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4013      	ands	r3, r2
 800122e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001230:	693a      	ldr	r2, [r7, #16]
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	429a      	cmp	r2, r3
 8001236:	d127      	bne.n	8001288 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8001238:	69bb      	ldr	r3, [r7, #24]
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800123e:	220f      	movs	r2, #15
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	43db      	mvns	r3, r3
 800124c:	697a      	ldr	r2, [r7, #20]
 800124e:	4013      	ands	r3, r2
 8001250:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001252:	69fa      	ldr	r2, [r7, #28]
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	697a      	ldr	r2, [r7, #20]
 800125c:	4313      	orrs	r3, r2
 800125e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	78db      	ldrb	r3, [r3, #3]
 8001264:	2b28      	cmp	r3, #40	; 0x28
 8001266:	d105      	bne.n	8001274 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	3308      	adds	r3, #8
 800126c:	2201      	movs	r2, #1
 800126e:	409a      	lsls	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	78db      	ldrb	r3, [r3, #3]
 8001278:	2b48      	cmp	r3, #72	; 0x48
 800127a:	d105      	bne.n	8001288 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	3308      	adds	r3, #8
 8001280:	2201      	movs	r2, #1
 8001282:	409a      	lsls	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	3301      	adds	r3, #1
 800128c:	61bb      	str	r3, [r7, #24]
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	2b07      	cmp	r3, #7
 8001292:	d9c1      	bls.n	8001218 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	697a      	ldr	r2, [r7, #20]
 8001298:	605a      	str	r2, [r3, #4]
  }
}
 800129a:	bf00      	nop
 800129c:	3724      	adds	r7, #36	; 0x24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a0e      	ldr	r2, [pc, #56]	; (80012e8 <I2C_DeInit+0x44>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d10a      	bne.n	80012ca <I2C_DeInit+0x26>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80012b4:	2101      	movs	r1, #1
 80012b6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80012ba:	f000 fb11 	bl	80018e0 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 80012be:	2100      	movs	r1, #0
 80012c0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80012c4:	f000 fb0c 	bl	80018e0 <RCC_APB1PeriphResetCmd>
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
  }
}
 80012c8:	e009      	b.n	80012de <I2C_DeInit+0x3a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80012ca:	2101      	movs	r1, #1
 80012cc:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80012d0:	f000 fb06 	bl	80018e0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 80012d4:	2100      	movs	r1, #0
 80012d6:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80012da:	f000 fb01 	bl	80018e0 <RCC_APB1PeriphResetCmd>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40005400 	.word	0x40005400

080012ec <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08a      	sub	sp, #40	; 0x28
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80012fa:	2300      	movs	r3, #0
 80012fc:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 80012fe:	2304      	movs	r3, #4
 8001300:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8001302:	4b57      	ldr	r3, [pc, #348]	; (8001460 <I2C_Init+0x174>)
 8001304:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	889b      	ldrh	r3, [r3, #4]
 800130a:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 800130c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800130e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001312:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8001314:	f107 0308 	add.w	r3, r7, #8
 8001318:	4618      	mov	r0, r3
 800131a:	f000 f9d1 	bl	80016c0 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	4a4f      	ldr	r2, [pc, #316]	; (8001464 <I2C_Init+0x178>)
 8001326:	fba2 2303 	umull	r2, r3, r2, r3
 800132a:	0c9b      	lsrs	r3, r3, #18
 800132c:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 800132e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001330:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001332:	4313      	orrs	r3, r2
 8001334:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800133a:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	b29b      	uxth	r3, r3
 8001342:	f023 0301 	bic.w	r3, r3, #1
 8001346:	b29a      	uxth	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a44      	ldr	r2, [pc, #272]	; (8001468 <I2C_Init+0x17c>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d815      	bhi.n	8001386 <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	69fa      	ldr	r2, [r7, #28]
 8001362:	fbb2 f3f3 	udiv	r3, r2, r3
 8001366:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8001368:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800136a:	2b03      	cmp	r3, #3
 800136c:	d801      	bhi.n	8001372 <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 800136e:	2304      	movs	r3, #4
 8001370:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8001372:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001374:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001376:	4313      	orrs	r3, r2
 8001378:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 800137a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800137c:	3301      	adds	r3, #1
 800137e:	b29a      	uxth	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	841a      	strh	r2, [r3, #32]
 8001384:	e040      	b.n	8001408 <I2C_Init+0x11c>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	88db      	ldrh	r3, [r3, #6]
 800138a:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 800138e:	4293      	cmp	r3, r2
 8001390:	d109      	bne.n	80013a6 <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4613      	mov	r3, r2
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	4413      	add	r3, r2
 800139c:	69fa      	ldr	r2, [r7, #28]
 800139e:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a2:	84bb      	strh	r3, [r7, #36]	; 0x24
 80013a4:	e00e      	b.n	80013c4 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	4613      	mov	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	4413      	add	r3, r2
 80013b0:	009a      	lsls	r2, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	69fa      	ldr	r2, [r7, #28]
 80013b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ba:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 80013bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013c2:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 80013c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d103      	bne.n	80013d6 <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 80013ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 80013d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80013d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80013da:	4313      	orrs	r3, r2
 80013dc:	b29b      	uxth	r3, r3
 80013de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80013e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80013e6:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80013e8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80013ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80013ee:	fb02 f303 	mul.w	r3, r2, r3
 80013f2:	4a1e      	ldr	r2, [pc, #120]	; (800146c <I2C_Init+0x180>)
 80013f4:	fb82 1203 	smull	r1, r2, r2, r3
 80013f8:	1192      	asrs	r2, r2, #6
 80013fa:	17db      	asrs	r3, r3, #31
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	b29b      	uxth	r3, r3
 8001400:	3301      	adds	r3, #1
 8001402:	b29a      	uxth	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800140c:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	b29b      	uxth	r3, r3
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	b29a      	uxth	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	881b      	ldrh	r3, [r3, #0]
 8001422:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001424:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001426:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 800142a:	f023 0302 	bic.w	r3, r3, #2
 800142e:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	889a      	ldrh	r2, [r3, #4]
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	895b      	ldrh	r3, [r3, #10]
 8001438:	4313      	orrs	r3, r2
 800143a:	b29a      	uxth	r2, r3
 800143c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800143e:	4313      	orrs	r3, r2
 8001440:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001446:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	899a      	ldrh	r2, [r3, #12]
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	891b      	ldrh	r3, [r3, #8]
 8001450:	4313      	orrs	r3, r2
 8001452:	b29a      	uxth	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	811a      	strh	r2, [r3, #8]
}
 8001458:	bf00      	nop
 800145a:	3728      	adds	r7, #40	; 0x28
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	007a1200 	.word	0x007a1200
 8001464:	431bde83 	.word	0x431bde83
 8001468:	000186a0 	.word	0x000186a0
 800146c:	10624dd3 	.word	0x10624dd3

08001470 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d008      	beq.n	8001494 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	881b      	ldrh	r3, [r3, #0]
 8001486:	b29b      	uxth	r3, r3
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	b29a      	uxth	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
  }
}
 8001492:	e007      	b.n	80014a4 <I2C_Cmd+0x34>
    I2Cx->CR1 &= CR1_PE_Reset;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	881b      	ldrh	r3, [r3, #0]
 8001498:	b29b      	uxth	r3, r3
 800149a:	f023 0301 	bic.w	r3, r3, #1
 800149e:	b29a      	uxth	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	801a      	strh	r2, [r3, #0]
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr

080014ae <I2C_DMACmd>:
  * @param  NewState: new state of the I2C DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80014ae:	b480      	push	{r7}
 80014b0:	b083      	sub	sp, #12
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
 80014b6:	460b      	mov	r3, r1
 80014b8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80014ba:	78fb      	ldrb	r3, [r7, #3]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d008      	beq.n	80014d2 <I2C_DMACmd+0x24>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	889b      	ldrh	r3, [r3, #4]
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
  }
}
 80014d0:	e007      	b.n	80014e2 <I2C_DMACmd+0x34>
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	889b      	ldrh	r3, [r3, #4]
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80014dc:	b29a      	uxth	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	809a      	strh	r2, [r3, #4]
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr

080014ec <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	460b      	mov	r3, r1
 80014f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80014f8:	78fb      	ldrb	r3, [r7, #3]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d008      	beq.n	8001510 <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	881b      	ldrh	r3, [r3, #0]
 8001502:	b29b      	uxth	r3, r3
 8001504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001508:	b29a      	uxth	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
  }
}
 800150e:	e007      	b.n	8001520 <I2C_GenerateSTART+0x34>
    I2Cx->CR1 &= CR1_START_Reset;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	b29b      	uxth	r3, r3
 8001516:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800151a:	b29a      	uxth	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	801a      	strh	r2, [r3, #0]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	bc80      	pop	{r7}
 8001528:	4770      	bx	lr

0800152a <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 800152a:	b480      	push	{r7}
 800152c:	b083      	sub	sp, #12
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	460b      	mov	r3, r1
 8001534:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001536:	78fb      	ldrb	r3, [r7, #3]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d008      	beq.n	800154e <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	881b      	ldrh	r3, [r3, #0]
 8001540:	b29b      	uxth	r3, r3
 8001542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001546:	b29a      	uxth	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
  }
}
 800154c:	e007      	b.n	800155e <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= CR1_STOP_Reset;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	b29b      	uxth	r3, r3
 8001554:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001558:	b29a      	uxth	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	801a      	strh	r2, [r3, #0]
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001574:	78fb      	ldrb	r3, [r7, #3]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d008      	beq.n	800158c <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	b29b      	uxth	r3, r3
 8001580:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001584:	b29a      	uxth	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
  }
}
 800158a:	e007      	b.n	800159c <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 &= CR1_ACK_Reset;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	881b      	ldrh	r3, [r3, #0]
 8001590:	b29b      	uxth	r3, r3
 8001592:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001596:	b29a      	uxth	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	801a      	strh	r2, [r3, #0]
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bc80      	pop	{r7}
 80015a4:	4770      	bx	lr

080015a6 <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 80015a6:	b480      	push	{r7}
 80015a8:	b083      	sub	sp, #12
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	460b      	mov	r3, r1
 80015b0:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 80015b2:	78fb      	ldrb	r3, [r7, #3]
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	821a      	strh	r2, [r3, #16]
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr

080015c4 <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	460b      	mov	r3, r1
 80015ce:	70fb      	strb	r3, [r7, #3]
 80015d0:	4613      	mov	r3, r2
 80015d2:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 80015d4:	78bb      	ldrb	r3, [r7, #2]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d004      	beq.n	80015e4 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 80015da:	78fb      	ldrb	r3, [r7, #3]
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	70fb      	strb	r3, [r7, #3]
 80015e2:	e003      	b.n	80015ec <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 80015e4:	78fb      	ldrb	r3, [r7, #3]
 80015e6:	f023 0301 	bic.w	r3, r3, #1
 80015ea:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 80015ec:	78fb      	ldrb	r3, [r7, #3]
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	821a      	strh	r2, [r3, #16]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr

080015fe <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 80015fe:	b480      	push	{r7}
 8001600:	b087      	sub	sp, #28
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	2300      	movs	r3, #0
 8001612:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 8001614:	2300      	movs	r3, #0
 8001616:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	8a9b      	ldrh	r3, [r3, #20]
 800161c:	b29b      	uxth	r3, r3
 800161e:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	8b1b      	ldrh	r3, [r3, #24]
 8001624:	b29b      	uxth	r3, r3
 8001626:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	041b      	lsls	r3, r3, #16
 800162c:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	4313      	orrs	r3, r2
 8001634:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001638:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	4013      	ands	r3, r2
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	429a      	cmp	r2, r3
 8001644:	d102      	bne.n	800164c <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 8001646:	2301      	movs	r3, #1
 8001648:	75fb      	strb	r3, [r7, #23]
 800164a:	e001      	b.n	8001650 <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 800164c:	2300      	movs	r3, #0
 800164e:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8001650:	7dfb      	ldrb	r3, [r7, #23]
}
 8001652:	4618      	mov	r0, r3
 8001654:	371c      	adds	r7, #28
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)"ENDA"
  *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 800165c:	b480      	push	{r7}
 800165e:	b087      	sub	sp, #28
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001666:	2300      	movs	r3, #0
 8001668:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	0f1b      	lsrs	r3, r3, #28
 800167a:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001682:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d003      	beq.n	8001692 <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	3314      	adds	r3, #20
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	e005      	b.n	800169e <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	0c1b      	lsrs	r3, r3, #16
 8001696:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	3318      	adds	r3, #24
 800169c:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	4013      	ands	r3, r2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d002      	beq.n	80016b0 <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80016aa:	2301      	movs	r3, #1
 80016ac:	75fb      	strb	r3, [r7, #23]
 80016ae:	e001      	b.n	80016b4 <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 80016b0:	2300      	movs	r3, #0
 80016b2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 80016b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	371c      	adds	r7, #28
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr

080016c0 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b087      	sub	sp, #28
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
 80016cc:	2300      	movs	r3, #0
 80016ce:	613b      	str	r3, [r7, #16]
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	2300      	movs	r3, #0
 80016d6:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80016d8:	4b4f      	ldr	r3, [pc, #316]	; (8001818 <RCC_GetClocksFreq+0x158>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f003 030c 	and.w	r3, r3, #12
 80016e0:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	2b08      	cmp	r3, #8
 80016e6:	d011      	beq.n	800170c <RCC_GetClocksFreq+0x4c>
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	2b08      	cmp	r3, #8
 80016ec:	d83a      	bhi.n	8001764 <RCC_GetClocksFreq+0xa4>
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <RCC_GetClocksFreq+0x3c>
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	2b04      	cmp	r3, #4
 80016f8:	d004      	beq.n	8001704 <RCC_GetClocksFreq+0x44>
 80016fa:	e033      	b.n	8001764 <RCC_GetClocksFreq+0xa4>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a47      	ldr	r2, [pc, #284]	; (800181c <RCC_GetClocksFreq+0x15c>)
 8001700:	601a      	str	r2, [r3, #0]
      break;
 8001702:	e033      	b.n	800176c <RCC_GetClocksFreq+0xac>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a45      	ldr	r2, [pc, #276]	; (800181c <RCC_GetClocksFreq+0x15c>)
 8001708:	601a      	str	r2, [r3, #0]
      break;
 800170a:	e02f      	b.n	800176c <RCC_GetClocksFreq+0xac>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800170c:	4b42      	ldr	r3, [pc, #264]	; (8001818 <RCC_GetClocksFreq+0x158>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001714:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001716:	4b40      	ldr	r3, [pc, #256]	; (8001818 <RCC_GetClocksFreq+0x158>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800171e:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	0c9b      	lsrs	r3, r3, #18
 8001724:	3302      	adds	r3, #2
 8001726:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d106      	bne.n	800173c <RCC_GetClocksFreq+0x7c>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	4a3b      	ldr	r2, [pc, #236]	; (8001820 <RCC_GetClocksFreq+0x160>)
 8001732:	fb03 f202 	mul.w	r2, r3, r2
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800173a:	e017      	b.n	800176c <RCC_GetClocksFreq+0xac>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 800173c:	4b36      	ldr	r3, [pc, #216]	; (8001818 <RCC_GetClocksFreq+0x158>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001744:	2b00      	cmp	r3, #0
 8001746:	d006      	beq.n	8001756 <RCC_GetClocksFreq+0x96>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	4a35      	ldr	r2, [pc, #212]	; (8001820 <RCC_GetClocksFreq+0x160>)
 800174c:	fb03 f202 	mul.w	r2, r3, r2
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	601a      	str	r2, [r3, #0]
      break;
 8001754:	e00a      	b.n	800176c <RCC_GetClocksFreq+0xac>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	4a30      	ldr	r2, [pc, #192]	; (800181c <RCC_GetClocksFreq+0x15c>)
 800175a:	fb03 f202 	mul.w	r2, r3, r2
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	601a      	str	r2, [r3, #0]
      break;
 8001762:	e003      	b.n	800176c <RCC_GetClocksFreq+0xac>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a2d      	ldr	r2, [pc, #180]	; (800181c <RCC_GetClocksFreq+0x15c>)
 8001768:	601a      	str	r2, [r3, #0]
      break;
 800176a:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800176c:	4b2a      	ldr	r3, [pc, #168]	; (8001818 <RCC_GetClocksFreq+0x158>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001774:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	091b      	lsrs	r3, r3, #4
 800177a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800177c:	4a29      	ldr	r2, [pc, #164]	; (8001824 <RCC_GetClocksFreq+0x164>)
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	4413      	add	r3, r2
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	40da      	lsrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8001794:	4b20      	ldr	r3, [pc, #128]	; (8001818 <RCC_GetClocksFreq+0x158>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800179c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	0a1b      	lsrs	r3, r3, #8
 80017a2:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80017a4:	4a1f      	ldr	r2, [pc, #124]	; (8001824 <RCC_GetClocksFreq+0x164>)
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	4413      	add	r3, r2
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	40da      	lsrs	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80017bc:	4b16      	ldr	r3, [pc, #88]	; (8001818 <RCC_GetClocksFreq+0x158>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80017c4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	0adb      	lsrs	r3, r3, #11
 80017ca:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80017cc:	4a15      	ldr	r2, [pc, #84]	; (8001824 <RCC_GetClocksFreq+0x164>)
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	4413      	add	r3, r2
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685a      	ldr	r2, [r3, #4]
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	40da      	lsrs	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <RCC_GetClocksFreq+0x158>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017ec:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	0b9b      	lsrs	r3, r3, #14
 80017f2:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80017f4:	4a0c      	ldr	r2, [pc, #48]	; (8001828 <RCC_GetClocksFreq+0x168>)
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	4413      	add	r3, r2
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	68da      	ldr	r2, [r3, #12]
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	fbb2 f2f3 	udiv	r2, r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	611a      	str	r2, [r3, #16]
}
 800180e:	bf00      	nop
 8001810:	371c      	adds	r7, #28
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr
 8001818:	40021000 	.word	0x40021000
 800181c:	007a1200 	.word	0x007a1200
 8001820:	003d0900 	.word	0x003d0900
 8001824:	20000000 	.word	0x20000000
 8001828:	20000010 	.word	0x20000010

0800182c <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	460b      	mov	r3, r1
 8001836:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001838:	78fb      	ldrb	r3, [r7, #3]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d006      	beq.n	800184c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <RCC_AHBPeriphClockCmd+0x38>)
 8001840:	695a      	ldr	r2, [r3, #20]
 8001842:	4908      	ldr	r1, [pc, #32]	; (8001864 <RCC_AHBPeriphClockCmd+0x38>)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4313      	orrs	r3, r2
 8001848:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800184a:	e006      	b.n	800185a <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 800184c:	4b05      	ldr	r3, [pc, #20]	; (8001864 <RCC_AHBPeriphClockCmd+0x38>)
 800184e:	695a      	ldr	r2, [r3, #20]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	43db      	mvns	r3, r3
 8001854:	4903      	ldr	r1, [pc, #12]	; (8001864 <RCC_AHBPeriphClockCmd+0x38>)
 8001856:	4013      	ands	r3, r2
 8001858:	614b      	str	r3, [r1, #20]
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr
 8001864:	40021000 	.word	0x40021000

08001868 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001874:	78fb      	ldrb	r3, [r7, #3]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d006      	beq.n	8001888 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800187a:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <RCC_APB2PeriphClockCmd+0x38>)
 800187c:	699a      	ldr	r2, [r3, #24]
 800187e:	4908      	ldr	r1, [pc, #32]	; (80018a0 <RCC_APB2PeriphClockCmd+0x38>)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4313      	orrs	r3, r2
 8001884:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001886:	e006      	b.n	8001896 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001888:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <RCC_APB2PeriphClockCmd+0x38>)
 800188a:	699a      	ldr	r2, [r3, #24]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	43db      	mvns	r3, r3
 8001890:	4903      	ldr	r1, [pc, #12]	; (80018a0 <RCC_APB2PeriphClockCmd+0x38>)
 8001892:	4013      	ands	r3, r2
 8001894:	618b      	str	r3, [r1, #24]
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	40021000 	.word	0x40021000

080018a4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	460b      	mov	r3, r1
 80018ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80018b0:	78fb      	ldrb	r3, [r7, #3]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d006      	beq.n	80018c4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <RCC_APB1PeriphClockCmd+0x38>)
 80018b8:	69da      	ldr	r2, [r3, #28]
 80018ba:	4908      	ldr	r1, [pc, #32]	; (80018dc <RCC_APB1PeriphClockCmd+0x38>)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4313      	orrs	r3, r2
 80018c0:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80018c2:	e006      	b.n	80018d2 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80018c4:	4b05      	ldr	r3, [pc, #20]	; (80018dc <RCC_APB1PeriphClockCmd+0x38>)
 80018c6:	69da      	ldr	r2, [r3, #28]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	43db      	mvns	r3, r3
 80018cc:	4903      	ldr	r1, [pc, #12]	; (80018dc <RCC_APB1PeriphClockCmd+0x38>)
 80018ce:	4013      	ands	r3, r2
 80018d0:	61cb      	str	r3, [r1, #28]
}
 80018d2:	bf00      	nop
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr
 80018dc:	40021000 	.word	0x40021000

080018e0 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	460b      	mov	r3, r1
 80018ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80018ec:	78fb      	ldrb	r3, [r7, #3]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d006      	beq.n	8001900 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <RCC_APB1PeriphResetCmd+0x38>)
 80018f4:	691a      	ldr	r2, [r3, #16]
 80018f6:	4908      	ldr	r1, [pc, #32]	; (8001918 <RCC_APB1PeriphResetCmd+0x38>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 80018fe:	e006      	b.n	800190e <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001900:	4b05      	ldr	r3, [pc, #20]	; (8001918 <RCC_APB1PeriphResetCmd+0x38>)
 8001902:	691a      	ldr	r2, [r3, #16]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	43db      	mvns	r3, r3
 8001908:	4903      	ldr	r1, [pc, #12]	; (8001918 <RCC_APB1PeriphResetCmd+0x38>)
 800190a:	4013      	ands	r3, r2
 800190c:	610b      	str	r3, [r1, #16]
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	40021000 	.word	0x40021000

0800191c <__libc_init_array>:
 800191c:	b570      	push	{r4, r5, r6, lr}
 800191e:	2600      	movs	r6, #0
 8001920:	4d0c      	ldr	r5, [pc, #48]	; (8001954 <__libc_init_array+0x38>)
 8001922:	4c0d      	ldr	r4, [pc, #52]	; (8001958 <__libc_init_array+0x3c>)
 8001924:	1b64      	subs	r4, r4, r5
 8001926:	10a4      	asrs	r4, r4, #2
 8001928:	42a6      	cmp	r6, r4
 800192a:	d109      	bne.n	8001940 <__libc_init_array+0x24>
 800192c:	f000 f81a 	bl	8001964 <_init>
 8001930:	2600      	movs	r6, #0
 8001932:	4d0a      	ldr	r5, [pc, #40]	; (800195c <__libc_init_array+0x40>)
 8001934:	4c0a      	ldr	r4, [pc, #40]	; (8001960 <__libc_init_array+0x44>)
 8001936:	1b64      	subs	r4, r4, r5
 8001938:	10a4      	asrs	r4, r4, #2
 800193a:	42a6      	cmp	r6, r4
 800193c:	d105      	bne.n	800194a <__libc_init_array+0x2e>
 800193e:	bd70      	pop	{r4, r5, r6, pc}
 8001940:	f855 3b04 	ldr.w	r3, [r5], #4
 8001944:	4798      	blx	r3
 8001946:	3601      	adds	r6, #1
 8001948:	e7ee      	b.n	8001928 <__libc_init_array+0xc>
 800194a:	f855 3b04 	ldr.w	r3, [r5], #4
 800194e:	4798      	blx	r3
 8001950:	3601      	adds	r6, #1
 8001952:	e7f2      	b.n	800193a <__libc_init_array+0x1e>
 8001954:	080019c0 	.word	0x080019c0
 8001958:	080019c0 	.word	0x080019c0
 800195c:	080019c0 	.word	0x080019c0
 8001960:	080019c4 	.word	0x080019c4

08001964 <_init>:
 8001964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001966:	bf00      	nop
 8001968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800196a:	bc08      	pop	{r3}
 800196c:	469e      	mov	lr, r3
 800196e:	4770      	bx	lr

08001970 <_fini>:
 8001970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001972:	bf00      	nop
 8001974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001976:	bc08      	pop	{r3}
 8001978:	469e      	mov	lr, r3
 800197a:	4770      	bx	lr
