 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sqrt_u32
Version: O-2018.06-SP1
Date   : Mon Jan  1 23:37:57 2024
****************************************

Operating Conditions: tt_typical_max_1p10v_25c   Library: sc9mc_logic0040ll_base_rvt_c40_tt_typical_max_1p10v_25c
Wire Load Model Mode: top

  Startpoint: u_cordic/x_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sqrt_u32           Small                 sc9mc_logic0040ll_base_rvt_c40_tt_typical_max_1p10v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_cordic/x_reg[18]/CK (DFFQ_X4M_A9TR40)                 0.00       0.00 r
  u_cordic/x_reg[18]/Q (DFFQ_X4M_A9TR40)                  0.13       0.13 r
  u_cordic/ox[18] (cordic_ITERATION8)                     0.00       0.13 r
  U1006/Y (INV_X7P5M_A9TR40)                              0.03       0.16 f
  U1837/S (ADDF_X2M_A9TR40)                               0.15       0.32 r
  U1206/Y (OAI21_X3M_A9TR40)                              0.03       0.35 f
  U1267/Y (AO1B2_X3M_A9TR40)                              0.03       0.38 r
  U1946/Y (OAI21_X3M_A9TR40)                              0.03       0.41 f
  U1564/Y (AO21B_X4M_A9TR40)                              0.03       0.44 r
  U1914/Y (XOR2_X4M_A9TR40)                               0.06       0.50 r
  U1913/Y (XOR2_X4M_A9TR40)                               0.06       0.56 r
  U1323/Y (NAND2_X4B_A9TR40)                              0.05       0.61 f
  U1730/Y (OAI21_X8M_A9TR40)                              0.04       0.65 r
  U1622/Y (AOI21_X6M_A9TR40)                              0.03       0.68 f
  U1516/Y (OAI21_X8M_A9TR40)                              0.04       0.72 r
  U1515/Y (INV_X13M_A9TR40)                               0.03       0.75 f
  U1019/Y (INV_X11M_A9TR40)                               0.03       0.78 r
  U2119/Y (AOI21_X4M_A9TR40)                              0.04       0.81 f
  U473/Y (NOR2_X3A_A9TR40)                                0.04       0.85 r
  U463/Y (INV_X2P5B_A9TR40)                               0.03       0.88 f
  U1763/Y (NAND3_X6A_A9TR40)                              0.03       0.91 r
  U1762/Y (INV_X9M_A9TR40)                                0.03       0.93 f
  U1073/Y (AND2_X3M_A9TR40)                               0.04       0.98 f
  U991/Y (NOR2_X2M_A9TR40)                                0.04       1.01 r
  U1570/Y (NAND3_X2A_A9TR40)                              0.04       1.05 f
  y_reg[1]/D (DFFQ_X3M_A9TR40)                            0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  y_reg[1]/CK (DFFQ_X3M_A9TR40)                           0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


1
