report_timing -path_type end -max_paths 30 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path end
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Thu Mar 12 12:09:13 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__6_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__8_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__16_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__26_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__1_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__15_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__5_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__2_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__33_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__28_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__9_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__10_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__4_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__19_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__14_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__7_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__3_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__29_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__0_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__11_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__32_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__12_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__18_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__24_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__13_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__25_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__27_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__31_/D (DFFX1)     5.81 r *     5.93     0.12
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__30_/D (DFFX1)     5.81 r *     5.93     0.12



