-- VHDL for IBM SMS ALD page 31.10.04.1
-- Title: X LSMS DRVR ECDR 12-15
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/16/2020 9:37:42 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_31_10_04_1_X_LSMS_DRVR_ECDR_12_15 is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MY_MEM_AR_UP0B:	 in STD_LOGIC;
		MY_MEM_AR_UP2B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_UP2B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_UP0B:	 in STD_LOGIC;
		MY_MEM_AR_UP8B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_UP8B:	 in STD_LOGIC;
		MY_X_RD_2:	 in STD_LOGIC;
		MY_MEM_AR_UP1B:	 in STD_LOGIC;
		MY_MEM_AR_UP4B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_UP4B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_UP1B:	 in STD_LOGIC;
		MY_X_WR_2:	 in STD_LOGIC;
		PY_X_LSMS_DRVR_14:	 out STD_LOGIC;
		PY_X_LSMS_DRVR_12:	 out STD_LOGIC;
		PY_X_RD_2:	 out STD_LOGIC;
		PY_X_LSMS_DRVR_15:	 out STD_LOGIC;
		PY_X_LSMS_DRVR_13:	 out STD_LOGIC);
end ALD_31_10_04_1_X_LSMS_DRVR_ECDR_12_15;

architecture behavioral of ALD_31_10_04_1_X_LSMS_DRVR_ECDR_12_15 is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_2A_NoPin: STD_LOGIC;
	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_2C_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_2D_NoPin: STD_LOGIC;
	signal OUT_1E_G: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_2F_NoPin: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_1G_C: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_2H_NoPin: STD_LOGIC;
	signal OUT_4I_NoPin: STD_LOGIC;
	signal OUT_2I_NoPin: STD_LOGIC;

begin

	OUT_4A_NoPin <= MY_MEM_AR_UP0B OR MY_X_RD_2 OR MY_MEM_AR_UP8B;
	OUT_2A_NoPin <= MY_MEM_AR_UP8B OR MY_X_RD_2 OR MY_MEM_AR_UP2B;
	OUT_4B_NoPin <= MY_MEM_AR_NOT_UP0B OR MY_X_RD_2 OR MY_MEM_AR_NOT_UP8B;
	OUT_3B_C <= NOT(OUT_4A_NoPin AND OUT_4B_NoPin AND OUT_4C_NoPin AND OUT_4D_NoPin );
	OUT_2B_NoPin <= MY_MEM_AR_NOT_UP2B OR MY_X_RD_2 OR MY_MEM_AR_NOT_UP8B;
	OUT_1B_C <= NOT(OUT_2A_NoPin AND OUT_2B_NoPin AND OUT_2C_NoPin AND OUT_2D_NoPin );
	OUT_4C_NoPin <= MY_MEM_AR_UP0B OR MY_MEM_AR_NOT_UP8B OR MY_X_WR_2;
	OUT_2C_NoPin <= MY_MEM_AR_UP2B OR MY_MEM_AR_NOT_UP8B OR MY_X_WR_2;
	OUT_4D_NoPin <= MY_MEM_AR_NOT_UP0B OR MY_MEM_AR_UP8B OR MY_X_WR_2;
	OUT_2D_NoPin <= MY_MEM_AR_NOT_UP2B OR MY_X_WR_2 OR MY_MEM_AR_UP8B;
	OUT_1E_G <= NOT(MY_X_RD_2 );
	OUT_4F_NoPin <= MY_MEM_AR_UP8B OR MY_MEM_AR_UP1B OR MY_X_RD_2;
	OUT_2F_NoPin <= MY_MEM_AR_UP8B OR MY_X_RD_2 OR MY_MEM_AR_UP4B;
	OUT_4G_NoPin <= MY_MEM_AR_NOT_UP8B OR MY_MEM_AR_NOT_UP1B OR MY_X_RD_2;
	OUT_3G_C <= NOT(OUT_4F_NoPin AND OUT_4G_NoPin AND OUT_4H_NoPin AND OUT_4I_NoPin );
	OUT_2G_NoPin <= MY_MEM_AR_NOT_UP8B OR MY_X_RD_2 OR MY_MEM_AR_NOT_UP4B;
	OUT_1G_C <= NOT(OUT_2F_NoPin AND OUT_2G_NoPin AND OUT_2H_NoPin AND OUT_2I_NoPin );
	OUT_4H_NoPin <= MY_X_WR_2 OR MY_MEM_AR_NOT_UP8B OR MY_MEM_AR_UP1B;
	OUT_2H_NoPin <= MY_X_WR_2 OR MY_MEM_AR_NOT_UP8B OR MY_MEM_AR_UP4B;
	OUT_4I_NoPin <= MY_MEM_AR_UP8B OR MY_X_WR_2 OR MY_MEM_AR_NOT_UP1B;
	OUT_2I_NoPin <= MY_MEM_AR_UP8B OR MY_X_WR_2 OR MY_MEM_AR_NOT_UP4B;

	PY_X_LSMS_DRVR_12 <= OUT_3B_C;
	PY_X_LSMS_DRVR_14 <= OUT_1B_C;
	PY_X_RD_2 <= OUT_1E_G;
	PY_X_LSMS_DRVR_13 <= OUT_3G_C;
	PY_X_LSMS_DRVR_15 <= OUT_1G_C;


end;
