{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 16:12:41 2011 " "Info: Processing started: Wed Nov 02 16:12:41 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[6\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "mouse:m\|current_state.done " "Info: Detected ripple clock \"mouse:m\|current_state.done\" as buffer" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "mouse:m\|current_state.done" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[0\] register mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit 251.95 MHz 3.969 ns Internal " "Info: Clock \"clock\" has Internal fmax of 251.95 MHz between source register \"mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[0\]\" and destination register \"mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit\" (period= 3.969 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.755 ns + Longest register register " "Info: + Longest register to register delay is 3.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[0\] 1 REG LCFF_X58_Y27_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y27_N7; Fanout = 2; REG Node = 'mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.150 ns) 0.874 ns mouse:m\|ps2_rt:rt\|ps2_rec:rec\|Equal0~66 2 COMB LCCOMB_X58_Y27_N16 5 " "Info: 2: + IC(0.724 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X58_Y27_N16; Fanout = 5; COMB Node = 'mouse:m\|ps2_rt:rt\|ps2_rec:rec\|Equal0~66'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] mouse:m|ps2_rt:rt|ps2_rec:rec|Equal0~66 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.438 ns) 2.546 ns mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector25~420 3 COMB LCCOMB_X57_Y27_N0 1 " "Info: 3: + IC(1.234 ns) + CELL(0.438 ns) = 2.546 ns; Loc. = LCCOMB_X57_Y27_N0; Fanout = 1; COMB Node = 'mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector25~420'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { mouse:m|ps2_rt:rt|ps2_rec:rec|Equal0~66 mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~420 } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.956 ns mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector25~421 4 COMB LCCOMB_X57_Y27_N20 1 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 2.956 ns; Loc. = LCCOMB_X57_Y27_N20; Fanout = 1; COMB Node = 'mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector25~421'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~420 mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~421 } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.437 ns) 3.671 ns mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector25~422 5 COMB LCCOMB_X57_Y27_N24 1 " "Info: 5: + IC(0.278 ns) + CELL(0.437 ns) = 3.671 ns; Loc. = LCCOMB_X57_Y27_N24; Fanout = 1; COMB Node = 'mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector25~422'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~421 mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~422 } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.755 ns mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit 6 REG LCFF_X57_Y27_N25 19 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.755 ns; Loc. = LCFF_X57_Y27_N25; Fanout = 19; REG Node = 'mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~422 mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 33.53 % ) " "Info: Total cell delay = 1.259 ns ( 33.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.496 ns ( 66.47 % ) " "Info: Total interconnect delay = 2.496 ns ( 66.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] mouse:m|ps2_rt:rt|ps2_rec:rec|Equal0~66 mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~420 mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~421 mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~422 mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] {} mouse:m|ps2_rt:rt|ps2_rec:rec|Equal0~66 {} mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~420 {} mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~421 {} mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~422 {} mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit {} } { 0.000ns 0.724ns 1.234ns 0.260ns 0.278ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.150ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.646 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit 3 REG LCFF_X57_Y27_N25 19 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X57_Y27_N25; Fanout = 19; REG Node = 'mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { clock~clkctrl mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.646 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[0\] 3 REG LCFF_X58_Y27_N7 2 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X58_Y27_N7; Fanout = 2; REG Node = 'mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] mouse:m|ps2_rt:rt|ps2_rec:rec|Equal0~66 mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~420 mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~421 mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~422 mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] {} mouse:m|ps2_rt:rt|ps2_rec:rec|Equal0~66 {} mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~420 {} mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~421 {} mouse:m|ps2_rt:rt|ps2_tran:tran|Selector25~422 {} mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit {} } { 0.000ns 0.724ns 1.234ns 0.260ns 0.278ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.150ns 0.437ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.transmit {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[0] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 58 " "Warning: Circuit may not operate. Detected 58 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mouse:m\|current_x\[0\] hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] clock 3.281 ns " "Info: Found hold time violation between source  pin or register \"mouse:m\|current_x\[0\]\" and destination pin or register \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]\" for clock \"clock\" (Hold time is 3.281 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.781 ns + Largest " "Info: + Largest clock skew is 4.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.438 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.477 ns) + CELL(0.787 ns) 4.263 ns mouse:m\|current_state.done 2 REG LCFF_X57_Y27_N9 2 " "Info: 2: + IC(2.477 ns) + CELL(0.787 ns) = 4.263 ns; Loc. = LCFF_X57_Y27_N9; Fanout = 2; REG Node = 'mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.264 ns" { clock mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.000 ns) 5.966 ns mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G7 15 " "Info: 3: + IC(1.703 ns) + CELL(0.000 ns) = 5.966 ns; Loc. = CLKCTRL_G7; Fanout = 15; COMB Node = 'mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { mouse:m|current_state.done mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.150 ns) 7.438 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] 4 REG LCCOMB_X56_Y28_N0 1 " "Info: 4: + IC(1.322 ns) + CELL(0.150 ns) = 7.438 ns; Loc. = LCCOMB_X56_Y28_N0; Fanout = 1; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { mouse:m|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 26.03 % ) " "Info: Total cell delay = 1.936 ns ( 26.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.502 ns ( 73.97 % ) " "Info: Total interconnect delay = 5.502 ns ( 73.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.438 ns" { clock mouse:m|current_state.done mouse:m|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.438 ns" { clock {} clock~combout {} mouse:m|current_state.done {} mouse:m|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] {} } { 0.000ns 0.000ns 2.477ns 1.703ns 1.322ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.657 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.657 ns mouse:m\|current_x\[0\] 3 REG LCFF_X59_Y28_N11 7 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X59_Y28_N11; Fanout = 7; REG Node = 'mouse:m\|current_x\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clock~clkctrl mouse:m|current_x[0] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.81 % ) " "Info: Total cell delay = 1.536 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clock clock~clkctrl mouse:m|current_x[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|current_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.438 ns" { clock mouse:m|current_state.done mouse:m|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.438 ns" { clock {} clock~combout {} mouse:m|current_state.done {} mouse:m|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] {} } { 0.000ns 0.000ns 2.477ns 1.703ns 1.322ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clock clock~clkctrl mouse:m|current_x[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|current_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.250 ns - Shortest register register " "Info: - Shortest register to register delay is 1.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mouse:m\|current_x\[0\] 1 REG LCFF_X59_Y28_N11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y28_N11; Fanout = 7; REG Node = 'mouse:m\|current_x\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mouse:m|current_x[0] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns hex_to_seven:sev\|dec_7seg_hex:d0\|Mux0~29 2 COMB LCCOMB_X59_Y28_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X59_Y28_N10; Fanout = 1; COMB Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|Mux0~29'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { mouse:m|current_x[0] hex_to_seven:sev|dec_7seg_hex:d0|Mux0~29 } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.275 ns) 1.250 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] 3 REG LCCOMB_X56_Y28_N0 1 " "Info: 3: + IC(0.652 ns) + CELL(0.275 ns) = 1.250 ns; Loc. = LCCOMB_X56_Y28_N0; Fanout = 1; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { hex_to_seven:sev|dec_7seg_hex:d0|Mux0~29 hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.598 ns ( 47.84 % ) " "Info: Total cell delay = 0.598 ns ( 47.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.652 ns ( 52.16 % ) " "Info: Total interconnect delay = 0.652 ns ( 52.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { mouse:m|current_x[0] hex_to_seven:sev|dec_7seg_hex:d0|Mux0~29 hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.250 ns" { mouse:m|current_x[0] {} hex_to_seven:sev|dec_7seg_hex:d0|Mux0~29 {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] {} } { 0.000ns 0.000ns 0.652ns } { 0.000ns 0.323ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.438 ns" { clock mouse:m|current_state.done mouse:m|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.438 ns" { clock {} clock~combout {} mouse:m|current_state.done {} mouse:m|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] {} } { 0.000ns 0.000ns 2.477ns 1.703ns 1.322ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clock clock~clkctrl mouse:m|current_x[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|current_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { mouse:m|current_x[0] hex_to_seven:sev|dec_7seg_hex:d0|Mux0~29 hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.250 ns" { mouse:m|current_x[0] {} hex_to_seven:sev|dec_7seg_hex:d0|Mux0~29 {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] {} } { 0.000ns 0.000ns 0.652ns } { 0.000ns 0.323ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] ps2d clock 3.489 ns register " "Info: tsu for register \"mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]\" (data pin = \"ps2d\", clock pin = \"clock\") is 3.489 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.181 ns + Longest pin register " "Info: + Longest pin to register delay is 6.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2d 1 PIN PIN_G25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G25; Fanout = 1; PIN Node = 'ps2d'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2d } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns ps2d~0 2 COMB IOC_X65_Y27_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y27_N0; Fanout = 1; COMB Node = 'ps2d~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { ps2d ps2d~0 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.086 ns) + CELL(0.149 ns) 6.097 ns mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]~feeder 3 COMB LCCOMB_X58_Y28_N26 1 " "Info: 3: + IC(5.086 ns) + CELL(0.149 ns) = 6.097 ns; Loc. = LCCOMB_X58_Y28_N26; Fanout = 1; COMB Node = 'mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]~feeder'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { ps2d~0 mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.181 ns mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] 4 REG LCFF_X58_Y28_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.181 ns; Loc. = LCFF_X58_Y28_N27; Fanout = 1; REG Node = 'mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 17.72 % ) " "Info: Total cell delay = 1.095 ns ( 17.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.086 ns ( 82.28 % ) " "Info: Total interconnect delay = 5.086 ns ( 82.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.181 ns" { ps2d ps2d~0 mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.181 ns" { ps2d {} ps2d~0 {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 5.086ns 0.000ns } { 0.000ns 0.862ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] 3 REG LCFF_X58_Y28_N27 1 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X58_Y28_N27; Fanout = 1; REG Node = 'mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.181 ns" { ps2d ps2d~0 mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.181 ns" { ps2d {} ps2d~0 {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 5.086ns 0.000ns } { 0.000ns 0.862ns 0.149ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock display\[0\] hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] 12.808 ns register " "Info: tco from clock \"clock\" to destination pin \"display\[0\]\" through register \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]\" is 12.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.438 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.477 ns) + CELL(0.787 ns) 4.263 ns mouse:m\|current_state.done 2 REG LCFF_X57_Y27_N9 2 " "Info: 2: + IC(2.477 ns) + CELL(0.787 ns) = 4.263 ns; Loc. = LCFF_X57_Y27_N9; Fanout = 2; REG Node = 'mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.264 ns" { clock mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.000 ns) 5.966 ns mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G7 15 " "Info: 3: + IC(1.703 ns) + CELL(0.000 ns) = 5.966 ns; Loc. = CLKCTRL_G7; Fanout = 15; COMB Node = 'mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { mouse:m|current_state.done mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.150 ns) 7.438 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] 4 REG LCCOMB_X56_Y28_N0 1 " "Info: 4: + IC(1.322 ns) + CELL(0.150 ns) = 7.438 ns; Loc. = LCCOMB_X56_Y28_N0; Fanout = 1; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { mouse:m|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 26.03 % ) " "Info: Total cell delay = 1.936 ns ( 26.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.502 ns ( 73.97 % ) " "Info: Total interconnect delay = 5.502 ns ( 73.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.438 ns" { clock mouse:m|current_state.done mouse:m|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.438 ns" { clock {} clock~combout {} mouse:m|current_state.done {} mouse:m|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] {} } { 0.000ns 0.000ns 2.477ns 1.703ns 1.322ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.370 ns + Longest register pin " "Info: + Longest register to pin delay is 5.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] 1 REG LCCOMB_X56_Y28_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X56_Y28_N0; Fanout = 1; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(2.808 ns) 5.370 ns display\[0\] 2 PIN PIN_AE21 0 " "Info: 2: + IC(2.562 ns) + CELL(2.808 ns) = 5.370 ns; Loc. = PIN_AE21; Fanout = 0; PIN Node = 'display\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.370 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] display[0] } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 52.29 % ) " "Info: Total cell delay = 2.808 ns ( 52.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.562 ns ( 47.71 % ) " "Info: Total interconnect delay = 2.562 ns ( 47.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.370 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] display[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.370 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] {} display[0] {} } { 0.000ns 2.562ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.438 ns" { clock mouse:m|current_state.done mouse:m|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.438 ns" { clock {} clock~combout {} mouse:m|current_state.done {} mouse:m|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] {} } { 0.000ns 0.000ns 2.477ns 1.703ns 1.322ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.370 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] display[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.370 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6] {} display[0] {} } { 0.000ns 2.562ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] ps2c clock -3.258 ns register " "Info: th for register \"mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]\" (data pin = \"ps2c\", clock pin = \"clock\") is -3.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.646 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] 3 REG LCFF_X58_Y27_N21 3 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X58_Y27_N21; Fanout = 3; REG Node = 'mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.170 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2c 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'ps2c'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2c } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns ps2c~0 2 COMB IOC_X65_Y27_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y27_N1; Fanout = 1; COMB Node = 'ps2c~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { ps2c ps2c~0 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.942 ns) + CELL(0.366 ns) 6.170 ns mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] 3 REG LCFF_X58_Y27_N21 3 " "Info: 3: + IC(4.942 ns) + CELL(0.366 ns) = 6.170 ns; Loc. = LCFF_X58_Y27_N21; Fanout = 3; REG Node = 'mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { ps2c~0 mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.228 ns ( 19.90 % ) " "Info: Total cell delay = 1.228 ns ( 19.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.942 ns ( 80.10 % ) " "Info: Total interconnect delay = 4.942 ns ( 80.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { ps2c ps2c~0 mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.170 ns" { ps2c {} ps2c~0 {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 4.942ns } { 0.000ns 0.862ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { ps2c ps2c~0 mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.170 ns" { ps2c {} ps2c~0 {} mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 4.942ns } { 0.000ns 0.862ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 16:12:42 2011 " "Info: Processing ended: Wed Nov 02 16:12:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
