// Seed: 4193879413
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri1 id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    assign id_4 = -1 ? id_2 : 1;
  endgenerate
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_8 = 32'd30
) (
    input wor _id_0,
    output wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output supply0 id_5
);
  wire [1 'b0 : id_0] id_7;
  assign id_1 = id_7 - -1;
  wire _id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire  id_9;
  logic id_10;
  wire  id_11;
  genvar id_12;
  logic id_13;
  ;
  assign id_10[id_8] = id_13;
endmodule
