
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.153524                       # Number of seconds simulated
sim_ticks                                4153524476500                       # Number of ticks simulated
final_tick                               4153524476500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 543324                       # Simulator instruction rate (inst/s)
host_op_rate                                   952245                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4513419097                       # Simulator tick rate (ticks/s)
host_mem_usage                                 824100                       # Number of bytes of host memory used
host_seconds                                   920.26                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        56031232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data      5159009792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5215041024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     56031232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      56031232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    640497664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       640497664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           109436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10076191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10185627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1250972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1250972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           13490045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1242080027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1255570072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      13490045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13490045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       154205824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            154205824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       154205824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          13490045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1242080027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1409775895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10185627                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1250972                       # Number of write requests accepted
system.mem_ctrls.readBursts                  81485016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10007776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             5140408640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                74632384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               626871040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5215041024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            640497664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                1166131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                212901                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      8934143                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4667198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5387943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5093548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5515283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5028937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6167213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5185291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4636276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4558496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4705737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4958554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4995977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4702942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4941628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4970889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4802973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            481461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            530693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            469892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1612825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            793635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            601735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            746760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            505881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            448538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            471260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           541780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           609799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           441965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           526168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           538239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           474229                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  4153506934500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              81485016                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10007776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10063946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10039555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10038413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10037703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10036438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                10035341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10034675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                10032814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 262267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 273155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 289516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 295785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 309835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 321430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 338334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 349746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 466065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 474729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 474763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 475555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 475819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 475817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 476308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 476686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 475847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 475853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 459515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 452468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 438189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 426623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 409244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 397477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  23642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10848027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    531.643190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   506.818142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.303829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       226328      2.09%      2.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        56809      0.52%      2.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55582      0.51%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       216029      1.99%      5.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      9575480     88.27%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6610      0.06%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6329      0.06%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39904      0.37%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       664956      6.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10848027                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       474404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.304536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     97.266765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    201.381894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        373672     78.77%     78.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511        72059     15.19%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767        18767      3.96%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023         6192      1.31%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279         2115      0.45%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          853      0.18%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          371      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          204      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           79      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           41      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           22      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        474404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       474404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.646664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.307097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.666320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           150659     31.76%     31.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             9137      1.93%     33.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22987      4.85%     38.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11734      2.47%     41.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            16025      3.38%     44.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             9087      1.92%     46.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22            18366      3.87%     50.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23            16575      3.49%     53.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           207285     43.69%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25            11276      2.38%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               68      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               85      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              159      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               77      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               68      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               62      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              714      0.15%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        474404                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 3447390672250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            4953369766000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               401594425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42921.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61671.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1237.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       150.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1255.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    154.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       7.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 70805852                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 8459866                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     363176.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              42673153320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              23283962625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            325117174200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            37213875360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         271287772080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         2048021387460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         695602494000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           3443199819045                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            828.983405                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1143769419000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  138695180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2871056219750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              39337930800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              21464148750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            301370128800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            26256817440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         271287772080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1952011683855                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         779821532250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           3391550013975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            816.548219                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1285322799000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  138695180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2729502839750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                97900991                       # Number of BP lookups
system.cpu.branchPred.condPredicted          97900991                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5177401                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             49713714                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                49171223                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.908770                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 5508602                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              21120                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       8307048953                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 8307048953                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.predictedBranches                 54679825                       # Number of branches predicted as taken
system.cpu.BranchMispred                      5177401                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements         106708398                       # number of replacements
system.cpu.dcache.tags.tagsinuse             2.000000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           187056812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         106708400                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.752972                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            656500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     2.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         400473612                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        400473612                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    130894442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       130894442                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56162370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56162370                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     187056812                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        187056812                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    187056812                       # number of overall hits
system.cpu.dcache.overall_hits::total       187056812                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     90392226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      90392226                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16316174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16316174                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data    106708400                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      106708400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data    106708400                       # number of overall misses
system.cpu.dcache.overall_misses::total     106708400                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 2566778457500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2566778457500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 276250628000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 276250628000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 2843029085500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2843029085500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 2843029085500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2843029085500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221286668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221286668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293765212                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293765212                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293765212                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293765212                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.408485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.408485                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.225117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.225117                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.363244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.363244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.363244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.363244                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28396.008939                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28396.008939                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16931.091076                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16931.091076                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26642.973613                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26642.973613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26642.973613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26642.973613                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     72693438                       # number of writebacks
system.cpu.dcache.writebacks::total          72693438                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     90392226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     90392226                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16316174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16316174                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data    106708400                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    106708400                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data    106708400                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    106708400                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2476386231500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2476386231500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 259934454000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 259934454000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 2736320685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2736320685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 2736320685500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2736320685500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.408485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.408485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.225117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.225117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.363244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.363244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.363244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.363244                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27396.008939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27396.008939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15931.091076                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15931.091076                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25642.973613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25642.973613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25642.973613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25642.973613                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          16000825                       # number of replacements
system.cpu.icache.tags.tagsinuse             2.000000                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           661317107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          16000827                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.330183                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            527500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         693318761                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        693318761                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    661317107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       661317107                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     661317107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        661317107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    661317107                       # number of overall hits
system.cpu.icache.overall_hits::total       661317107                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     16000827                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      16000827                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     16000827                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       16000827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     16000827                       # number of overall misses
system.cpu.icache.overall_misses::total      16000827                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 235785027000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 235785027000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 235785027000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 235785027000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 235785027000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 235785027000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023624                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023624                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023624                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023624                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023624                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14735.802531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14735.802531                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14735.802531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14735.802531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14735.802531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14735.802531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks     16000825                       # number of writebacks
system.cpu.icache.writebacks::total          16000825                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     16000827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     16000827                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     16000827                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     16000827                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     16000827                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     16000827                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 219784200000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 219784200000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 219784200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 219784200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 219784200000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 219784200000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023624                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023624                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023624                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023624                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13735.802531                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13735.802531                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13735.802531                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13735.802531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13735.802531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13735.802531                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10496115                       # number of replacements
system.l2.tags.tagsinuse                   511.414965                       # Cycle average of tags in use
system.l2.tags.total_refs                   218446231                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10496627                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.811088                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                7797883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      127.585305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          9.109084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        374.720576                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.249190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.017791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.731876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998857                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 272231251                       # Number of tag accesses
system.l2.tags.data_accesses                272231251                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     72693438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         72693438                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     16000825                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16000825                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data           16115410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16115410                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst        15891391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15891391                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       80516799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          80516799                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst              15891391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              96632209                       # number of demand (read+write) hits
system.l2.demand_hits::total                112523600                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             15891391                       # number of overall hits
system.l2.overall_hits::cpu.data             96632209                       # number of overall hits
system.l2.overall_hits::total               112523600                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           200764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              200764                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        109436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           109436                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9875427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9875427                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              109436                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10076191                       # number of demand (read+write) misses
system.l2.demand_misses::total               10185627                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             109436                       # number of overall misses
system.l2.overall_misses::cpu.data           10076191                       # number of overall misses
system.l2.overall_misses::total              10185627                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20604575500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20604575500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  13756713000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13756713000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1280759332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1280759332500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   13756713000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1301363908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1315120621000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  13756713000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1301363908000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1315120621000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     72693438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     72693438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     16000825                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16000825                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16316174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16316174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     16000827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16000827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     90392226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      90392226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          16000827                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data         106708400                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122709227                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         16000827                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data        106708400                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122709227                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.012305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012305                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.006839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006839                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.109251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109251                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.006839                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.094427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083006                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.006839                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.094427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083006                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 102630.827738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102630.827738                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 125705.553931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125705.553931                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 129691.539667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 129691.539667                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 125705.553931                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 129152.366008                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129115.332910                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 125705.553931                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 129152.366008                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129115.332910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1250972                       # number of writebacks
system.l2.writebacks::total                   1250972                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       159418                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        159418                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       200764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         200764                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       109436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       109436                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9875427                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9875427                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         109436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10076191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10185627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        109436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10076191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10185627                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18596935500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18596935500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  12662353000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12662353000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1182005062500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1182005062500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  12662353000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1200601998000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1213264351000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  12662353000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1200601998000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1213264351000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.012305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.006839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.109251                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.109251                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.006839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.094427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083006                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.006839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.094427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083006                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 92630.827738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92630.827738                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 115705.553931                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 115705.553931                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 119691.539667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 119691.539667                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 115705.553931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 119152.366008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119115.332910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 115705.553931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 119152.366008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119115.332910                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            9984863                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1250972                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8934143                       # Transaction distribution
system.membus.trans_dist::ReadExReq            200764                       # Transaction distribution
system.membus.trans_dist::ReadExResp           200764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9984863                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30556369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30556369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30556369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5855538688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   5855538688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5855538688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          20370742                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20370742    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20370742                       # Request fanout histogram
system.membus.reqLayer2.occupancy         63128049500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy       342116926250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests    245418450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests    122709223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         470418                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       470418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp         106393053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     73944410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     16000825                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        43260103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16316174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16316174                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16000827                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     90392226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     48002479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    320125198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             368127677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side  16384845824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  91853741056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total           108238586880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10496115                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        133205342                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003532                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              132734924     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 470418      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          133205342                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       832263329000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy      136007029500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      907021400000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            21.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
