Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Sep 13 18:29:39 2024
| Host         : DESKTOP-339EFSV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_control_sets_placed.rpt
| Design       : VGA
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           15 |
| Yes          | No                    | No                     |              10 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------------------------+-------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |          Enable Signal          |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+---------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  buttonClockDivider/CLK              |                                 |                                           |                1 |              1 |         1.00 |
|  buttonClockDivider/CLK              | button1Counter/digit[3]_i_1_n_0 | button1Counter/Q[3]                       |                1 |              4 |         4.00 |
|  ballSpeedXY_reg[1][1]_i_2_n_0       | game/sel                        | game/clear                                |                4 |             10 |         2.50 |
|  displayDriver/pixelClockDivider/CLK |                                 | displayDriver/yCoord                      |                4 |             10 |         2.50 |
|  displayDriver/pixelClockDivider/CLK | displayDriver/yCoord            |                                           |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                       |                                 | buttonClockDivider/out_clk_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                       |                                 | game/logicClockDivider/out_clk_i_1__0_n_0 |                6 |             21 |         3.50 |
|  ballSpeedXY_reg[1][1]_i_2_n_0       |                                 |                                           |                9 |             23 |         2.56 |
|  clk_IBUF_BUFG                       |                                 |                                           |               11 |             24 |         2.18 |
+--------------------------------------+---------------------------------+-------------------------------------------+------------------+----------------+--------------+


