Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto dd4b77c4c71441ac8993094f5300233c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Data_Conversion_behav xil_defaultlib.Test_Data_Conversion -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.test_data_conversion
Built simulation snapshot Test_Data_Conversion_behav
