== Arithmetic and Logical

The following arithmetic and logical operations are supported:

#table(
  columns: 5,
  table.header(
    [Syntax],
    [Opcode],
    [Rd],
    [Rn],
    [Rm],
  ),
  [ADD Rd, Rn, Rm],
  [Item2.1],
  [5 bits],
  [5 bits],
  [5 bits],
  [SUB Rd, Rn, Rm],
  [Item2.2],
  [5 bits],
  [5 bits],
  [5 bits],
  [MUL Rd, Rn, Rm],
  [Item2.3],
  [5 bits],
  [5 bits],
  [5 bits],
  [SDIV Rd, Rn, Rm],
  [Item2.4],
  [5 bits],
  [5 bits],
  [5 bits],
  [UDIV Rd, Rn, Rm],
  [Item2.5],
  [5 bits],
  [5 bits],
  [5 bits],
  [LDR Rd, [Rn, Rm]],
  [Item2.5],
  [5 bits],
  [5 bits],
  [5 bits],
  [STR Rd, [Rn, Rm]],
  [Item2.6],
  [5 bits],
  [5 bits],
  [5 bits],
  [AND Rd, Rn, Rm],
  [Item2.7],
  [5 bits],
  [5 bits],
  [5 bits],
  [ORR Rd, Rn, Rm],
  [Item2.8],
  [5 bits],
  [5 bits],
  [5 bits],
  [XOR Rd, Rn, Rm],
  [Item2.9],
  [5 bits],
  [5 bits],
  [5 bits],
  [LSL Rd, Rn, Rm],
  [Item2.10],
  [5 bits],
  [5 bits],
  [5 bits],
  [LSR Rd, Rn, Rm],
  [Item2.11],
  [5 bits],
  [5 bits],
  [5 bits],
  [ASR Rd, Rn, Rm],
  [Item2.12],
  [5 bits],
  [5 bits],
  [5 bits]
)
