{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691656397147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691656397153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 16:33:16 2023 " "Processing started: Thu Aug 10 16:33:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691656397153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656397153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fsm_Vending -c Fsm_Vending " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fsm_Vending -c Fsm_Vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656397153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691656398397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691656398397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/vending_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/vending_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_top " "Found entity 1: vending_top" {  } { { "../rtl/vending_top.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656405795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656405795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/vending.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/vending.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending " "Found entity 1: vending" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656405800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656405800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656405804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656405804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/pwm_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/pwm_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_buzzer " "Found entity 1: pwm_buzzer" {  } { { "../rtl/pwm_buzzer.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/pwm_buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656405813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656405813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656405823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656405823 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buzzer_ctrl.v(129) " "Verilog HDL information at buzzer_ctrl.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691656405827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/rtl/buzzer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/rtl/buzzer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_ctrl " "Found entity 1: buzzer_ctrl" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656405828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656405828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/ip/ram_10x32/ram_10x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/ip/ram_10x32/ram_10x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_10x32 " "Found entity 1: ram_10x32" {  } { { "../ip/ram_10x32/ram_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656405834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656405834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/fsm_vending/ip/fifo_10x32/fifo_10x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/fsm_vending/ip/fifo_10x32/fifo_10x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_10x32 " "Found entity 1: fifo_10x32" {  } { { "../ip/fifo_10x32/fifo_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/fifo_10x32/fifo_10x32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656405840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656405840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_top " "Elaborating entity \"vending_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691656408066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../rtl/vending_top.v" "u_key_debounce" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656408071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vending vending:u_vending " "Elaborating entity \"vending\" for hierarchy \"vending:u_vending\"" {  } { { "../rtl/vending_top.v" "u_vending" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656408074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(177) " "Verilog HDL assignment warning at vending.v(177): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(180) " "Verilog HDL assignment warning at vending.v(180): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(183) " "Verilog HDL assignment warning at vending.v(183): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(186) " "Verilog HDL assignment warning at vending.v(186): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 vending.v(189) " "Verilog HDL assignment warning at vending.v(189): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(237) " "Verilog HDL assignment warning at vending.v(237): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(240) " "Verilog HDL assignment warning at vending.v(240): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(244) " "Verilog HDL assignment warning at vending.v(244): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(247) " "Verilog HDL assignment warning at vending.v(247): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vending.v(250) " "Verilog HDL assignment warning at vending.v(250): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408076 "|vending_top|vending:u_vending"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vending.v(305) " "Verilog HDL Case Statement information at vending.v(305): all case item expressions in this case statement are onehot" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 305 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1691656408077 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 vending.v(337) " "Verilog HDL assignment warning at vending.v(337): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408077 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 vending.v(338) " "Verilog HDL assignment warning at vending.v(338): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408077 "|vending_top|vending:u_vending"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 vending.v(339) " "Verilog HDL assignment warning at vending.v(339): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408077 "|vending_top|vending:u_vending"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vending.v(336) " "Verilog HDL Case Statement information at vending.v(336): all case item expressions in this case statement are onehot" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 336 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1691656408077 "|vending_top|vending:u_vending"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vending.v(368) " "Verilog HDL Case Statement information at vending.v(368): all case item expressions in this case statement are onehot" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 368 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1691656408077 "|vending_top|vending:u_vending"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_10x32 vending:u_vending\|ram_10x32:ram_10x32_inst " "Elaborating entity \"ram_10x32\" for hierarchy \"vending:u_vending\|ram_10x32:ram_10x32_inst\"" {  } { { "../rtl/vending.v" "ram_10x32_inst" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656408134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram_10x32/ram_10x32.v" "altsyncram_component" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656408317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram_10x32/ram_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656408319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prices.mif " "Parameter \"init_file\" = \"prices.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656408319 ""}  } { { "../ip/ram_10x32/ram_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656408319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rej1 " "Found entity 1: altsyncram_rej1" {  } { { "db/altsyncram_rej1.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/altsyncram_rej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656408419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656408419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rej1 vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated " "Elaborating entity \"altsyncram_rej1\" for hierarchy \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656408421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u_seg_driver\"" {  } { { "../rtl/vending_top.v" "u_seg_driver" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656408470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(89) " "Verilog HDL assignment warning at seg_driver.v(89): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408471 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(90) " "Verilog HDL assignment warning at seg_driver.v(90): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408471 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(91) " "Verilog HDL assignment warning at seg_driver.v(91): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408471 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(92) " "Verilog HDL assignment warning at seg_driver.v(92): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408471 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(93) " "Verilog HDL assignment warning at seg_driver.v(93): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408471 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(94) " "Verilog HDL assignment warning at seg_driver.v(94): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408471 "|vending_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dot_r seg_driver.v(98) " "Verilog HDL Always Construct warning at seg_driver.v(98): inferring latch(es) for variable \"dot_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691656408471 "|vending_top|seg_driver:u_seg_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_r seg_driver.v(98) " "Inferred latch for \"dot_r\" at seg_driver.v(98)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656408471 "|vending_top|seg_driver:u_seg_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_ctrl buzzer_ctrl:u_buzzer_ctrl " "Elaborating entity \"buzzer_ctrl\" for hierarchy \"buzzer_ctrl:u_buzzer_ctrl\"" {  } { { "../rtl/vending_top.v" "u_buzzer_ctrl" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656408474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOTES buzzer_ctrl.v(46) " "Verilog HDL or VHDL warning at buzzer_ctrl.v(46): object \"NOTES\" assigned a value but never read" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691656408476 "|vending_top|buzzer_ctrl:u_buzzer_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 buzzer_ctrl.v(96) " "Verilog HDL assignment warning at buzzer_ctrl.v(96): truncated value with size 2 to match size of target (1)" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408476 "|vending_top|buzzer_ctrl:u_buzzer_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "buzzer_ctrl.v(134) " "Verilog HDL Case Statement information at buzzer_ctrl.v(134): all case item expressions in this case statement are onehot" {  } { { "../rtl/buzzer_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1691656408476 "|vending_top|buzzer_ctrl:u_buzzer_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_buzzer buzzer_ctrl:u_buzzer_ctrl\|pwm_buzzer:u_pwm_buzzer " "Elaborating entity \"pwm_buzzer\" for hierarchy \"buzzer_ctrl:u_buzzer_ctrl\|pwm_buzzer:u_pwm_buzzer\"" {  } { { "../rtl/buzzer_ctrl.v" "u_pwm_buzzer" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/buzzer_ctrl.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656408478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 15 pwm_buzzer.v(34) " "Verilog HDL assignment warning at pwm_buzzer.v(34): truncated value with size 18 to match size of target (15)" {  } { { "../rtl/pwm_buzzer.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/pwm_buzzer.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691656408479 "|vending_top|buzzer_ctrl:u_buzzer_ctrl|pwm_buzzer:u_pwm_buzzer"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod0\"" {  } { { "../rtl/seg_driver.v" "Mod0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div0\"" {  } { { "../rtl/seg_driver.v" "Div0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod1\"" {  } { { "../rtl/seg_driver.v" "Mod1" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div4\"" {  } { { "../rtl/seg_driver.v" "Div4" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div3\"" {  } { { "../rtl/seg_driver.v" "Div3" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod4\"" {  } { { "../rtl/seg_driver.v" "Mod4" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div2\"" {  } { { "../rtl/seg_driver.v" "Div2" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod3\"" {  } { { "../rtl/seg_driver.v" "Mod3" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div1\"" {  } { { "../rtl/seg_driver.v" "Div1" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod2\"" {  } { { "../rtl/seg_driver.v" "Mod2" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vending:u_vending\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vending:u_vending\|Mult3\"" {  } { { "../rtl/vending.v" "Mult3" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vending:u_vending\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vending:u_vending\|Mult1\"" {  } { { "../rtl/vending.v" "Mult1" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vending:u_vending\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vending:u_vending\|Mult0\"" {  } { { "../rtl/vending.v" "Mult0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 227 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vending:u_vending\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vending:u_vending\|Mult2\"" {  } { { "../rtl/vending.v" "Mult2" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656409147 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1691656409147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Mod0\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656409318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409318 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656409318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656409408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656409408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656409471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656409471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656409552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656409552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656409654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656409654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656409758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656409758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div0\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656409799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div0 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409799 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656409799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656409902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656409902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Mod1\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656409978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Mod1 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656409978 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656409978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656410061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div4 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410061 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656410061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656410167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656410167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656410237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656410237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656410327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656410327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div3\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656410385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div3 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410385 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656410385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656410485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656410485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656410555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656410555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656410653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656410653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div2\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656410791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div2 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656410791 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656410791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656410892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656410892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656410962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656410962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656411046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656411046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div1\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656411169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div1 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411169 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656411169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656411263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656411263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656411336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656411336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656411426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656411426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656411768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|lpm_mult:Mult3 " "Instantiated megafunction \"vending:u_vending\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656411768 ""}  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656411768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656412164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656412387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656412671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656412812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656412812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656412872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656412932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656413064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656413064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult3\|altshift:external_latency_ffs vending:u_vending\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 338 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656413193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656413228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|lpm_mult:Mult1 " "Instantiated megafunction \"vending:u_vending\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413228 ""}  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656413228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656413276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656413355 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656413405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656413520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656413520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult1\|altshift:external_latency_ffs vending:u_vending\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656413566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult0\"" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 227 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656413651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|lpm_mult:Mult0 " "Instantiated megafunction \"vending:u_vending\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656413651 ""}  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 227 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656413651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mbt " "Found entity 1: mult_mbt" {  } { { "db/mult_mbt.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/mult_mbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656413973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656413973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656414058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending:u_vending\|lpm_mult:Mult2 " "Instantiated megafunction \"vending:u_vending\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656414058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691656414058 ""}  } { { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691656414058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656414198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656414474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656414653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656415050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656415050 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656415199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656415380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691656415710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656415710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vending:u_vending\|lpm_mult:Mult2\|altshift:external_latency_ffs vending:u_vending\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vending:u_vending\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 337 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656415820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_driver:u_seg_driver\|dot_r " "Latch seg_driver:u_seg_driver\|dot_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_driver:u_seg_driver\|sel\[5\] " "Ports D and ENA on the latch are fed by the same signal seg_driver:u_seg_driver\|sel\[5\]" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691656417744 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691656417744 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 81 -1 0 } } { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 133 -1 0 } } { "../rtl/pwm_buzzer.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/pwm_buzzer.v" 10 -1 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 368 -1 0 } } { "../rtl/key_debounce.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/key_debounce.v" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1691656417753 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1691656417754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691656419475 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rej1.tdf" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/altsyncram_rej1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/ram_10x32/ram_10x32.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/ip/ram_10x32/ram_10x32.v" 91 0 0 } } { "../rtl/vending.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending.v" 61 0 0 } } { "../rtl/vending_top.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 46 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656423250 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[4\]~28 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[4\]~28\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_18_result_int\[4\]~28" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[3\]~30 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[3\]~30\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_18_result_int\[3\]~30" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[2\]~32 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[2\]~32\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_18_result_int\[2\]~32" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[1\]~34 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[1\]~34\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_18_result_int\[1\]~34" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_gaf.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[3\]~24 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[3\]~24\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_15_result_int\[3\]~24" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_aaf.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[2\]~26 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[2\]~26\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_15_result_int\[2\]~26" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_aaf.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[1\]~28 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_15_result_int\[1\]~28\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_15_result_int\[1\]~28" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_aaf.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[2\]~18" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_2af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Div2\|lpm_divide_fkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[1\]~20" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_2af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691656423259 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1691656423259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_verilog_training_core/Fsm_Vending/prj/output_files/Fsm_Vending.map.smsg " "Generated suppressed messages file D:/FPGA_verilog_training_core/Fsm_Vending/prj/output_files/Fsm_Vending.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656423457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691656424984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691656424984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3405 " "Implemented 3405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691656425821 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691656425821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3368 " "Implemented 3368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691656425821 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1691656425821 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1691656425821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691656425821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691656425895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 16:33:45 2023 " "Processing ended: Thu Aug 10 16:33:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691656425895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691656425895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691656425895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691656425895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1691656427532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691656427536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 16:33:46 2023 " "Processing started: Thu Aug 10 16:33:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691656427536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1691656427536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Fsm_Vending -c Fsm_Vending " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Fsm_Vending -c Fsm_Vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1691656427536 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1691656427930 ""}
{ "Info" "0" "" "Project  = Fsm_Vending" {  } {  } 0 0 "Project  = Fsm_Vending" 0 0 "Fitter" 0 0 1691656427930 ""}
{ "Info" "0" "" "Revision = Fsm_Vending" {  } {  } 0 0 "Revision = Fsm_Vending" 0 0 "Fitter" 0 0 1691656427930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691656428117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691656428118 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fsm_Vending EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"Fsm_Vending\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691656428148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691656428236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691656428237 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated\|ram_block1a8 " "Atom \"vending:u_vending\|ram_10x32:ram_10x32_inst\|altsyncram:altsyncram_component\|altsyncram_rej1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1691656428280 "|vending_top|vending:u_vending|ram_10x32:ram_10x32_inst|altsyncram:altsyncram_component|altsyncram_rej1:auto_generated|ram_block1a8"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1691656428280 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691656428353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691656429204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691656429204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691656429204 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691656429204 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 7398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691656429208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 7400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691656429208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 7402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691656429208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 7404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691656429208 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691656429208 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691656429214 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1691656429243 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 25 " "No exact pin location assignment(s) for 1 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1691656429539 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1691656429817 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fsm_Vending.sdc " "Synopsys Design Constraints File file not found: 'Fsm_Vending.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691656429818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691656429818 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_seg_driver\|WideOr0~0  from: dataa  to: combout " "Cell: u_seg_driver\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691656429828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1691656429828 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691656429832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1691656429832 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691656429832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691656429932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_driver:u_seg_driver\|sel\[1\] " "Destination node seg_driver:u_seg_driver\|sel\[1\]" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691656429932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_driver:u_seg_driver\|sel\[2\] " "Destination node seg_driver:u_seg_driver\|sel\[2\]" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691656429932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_driver:u_seg_driver\|sel\[3\] " "Destination node seg_driver:u_seg_driver\|sel\[3\]" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691656429932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_driver:u_seg_driver\|sel\[4\] " "Destination node seg_driver:u_seg_driver\|sel\[4\]" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691656429932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_driver:u_seg_driver\|sel\[5\] " "Destination node seg_driver:u_seg_driver\|sel\[5\]" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/seg_driver.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691656429932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691656429932 ""}  } { { "../rtl/vending_top.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 7390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691656429932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691656429932 ""}  } { { "../rtl/vending_top.v" "" { Text "D:/FPGA_verilog_training_core/Fsm_Vending/rtl/vending_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 0 { 0 ""} 0 7391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691656429932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691656430199 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691656430200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691656430200 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691656430202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691656430203 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691656430204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691656430258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691656430258 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691656430258 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "scl " "Node \"scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1a/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1a/quartus/bin64/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691656430307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sda " "Node \"sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1a/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1a/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691656430307 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1691656430307 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691656430310 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691656430319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691656430696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691656431015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691656431029 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691656433767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691656433767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691656434135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/FPGA_verilog_training_core/Fsm_Vending/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691656435607 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691656435607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691656438503 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691656438503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691656438508 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.49 " "Total time spent on timing analysis during the Fitter is 1.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691656438752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691656438777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691656439337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691656439339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691656440351 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691656441770 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1691656442463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_verilog_training_core/Fsm_Vending/prj/output_files/Fsm_Vending.fit.smsg " "Generated suppressed messages file D:/FPGA_verilog_training_core/Fsm_Vending/prj/output_files/Fsm_Vending.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691656442774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6012 " "Peak virtual memory: 6012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691656444641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 16:34:04 2023 " "Processing ended: Thu Aug 10 16:34:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691656444641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691656444641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691656444641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691656444641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1691656446057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691656446061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 16:34:05 2023 " "Processing started: Thu Aug 10 16:34:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691656446061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1691656446061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Fsm_Vending -c Fsm_Vending " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Fsm_Vending -c Fsm_Vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1691656446061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1691656446531 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1691656446761 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1691656446794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691656447192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 16:34:07 2023 " "Processing ended: Thu Aug 10 16:34:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691656447192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691656447192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691656447192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691656447192 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1691656447906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1691656448742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691656448746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 16:34:08 2023 " "Processing started: Thu Aug 10 16:34:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691656448746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1691656448746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Fsm_Vending -c Fsm_Vending " "Command: quartus_sta Fsm_Vending -c Fsm_Vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1691656448746 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1691656449099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1691656450019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1691656450019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656450094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656450094 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1691656450270 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fsm_Vending.sdc " "Synopsys Design Constraints File file not found: 'Fsm_Vending.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1691656450334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656450334 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691656450340 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg_driver:u_seg_driver\|sel\[0\] seg_driver:u_seg_driver\|sel\[0\] " "create_clock -period 1.000 -name seg_driver:u_seg_driver\|sel\[0\] seg_driver:u_seg_driver\|sel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691656450340 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691656450340 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_seg_driver\|WideOr0~0  from: datab  to: combout " "Cell: u_seg_driver\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691656450343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1691656450343 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1691656450346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691656450347 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1691656450347 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1691656450363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691656450408 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691656450408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.148 " "Worst-case setup slack is -57.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.148           -1710.303 clk  " "  -57.148           -1710.303 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.158              -4.158 seg_driver:u_seg_driver\|sel\[0\]  " "   -4.158              -4.158 seg_driver:u_seg_driver\|sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656450416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.288 " "Worst-case hold slack is -0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -0.288 seg_driver:u_seg_driver\|sel\[0\]  " "   -0.288              -0.288 seg_driver:u_seg_driver\|sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 clk  " "    0.434               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656450427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691656450434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691656450441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -384.126 clk  " "   -3.201            -384.126 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 seg_driver:u_seg_driver\|sel\[0\]  " "    0.432               0.000 seg_driver:u_seg_driver\|sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656450455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656450455 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691656451065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1691656451086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1691656451506 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_seg_driver\|WideOr0~0  from: datab  to: combout " "Cell: u_seg_driver\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691656451632 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1691656451632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691656451632 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691656451652 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691656451652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -52.357 " "Worst-case setup slack is -52.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.357           -1582.110 clk  " "  -52.357           -1582.110 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.947              -3.947 seg_driver:u_seg_driver\|sel\[0\]  " "   -3.947              -3.947 seg_driver:u_seg_driver\|sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656451661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.285 " "Worst-case hold slack is -0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -0.285 seg_driver:u_seg_driver\|sel\[0\]  " "   -0.285              -0.285 seg_driver:u_seg_driver\|sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk  " "    0.383               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656451673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691656451681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691656451691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -384.126 clk  " "   -3.201            -384.126 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 seg_driver:u_seg_driver\|sel\[0\]  " "    0.309               0.000 seg_driver:u_seg_driver\|sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656451699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656451699 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691656452339 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_seg_driver\|WideOr0~0  from: datab  to: combout " "Cell: u_seg_driver\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691656452455 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1691656452455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691656452455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691656452460 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691656452460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.404 " "Worst-case setup slack is -24.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.404            -610.859 clk  " "  -24.404            -610.859 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601              -1.601 seg_driver:u_seg_driver\|sel\[0\]  " "   -1.601              -1.601 seg_driver:u_seg_driver\|sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656452476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.160 " "Worst-case hold slack is -0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.160 seg_driver:u_seg_driver\|sel\[0\]  " "   -0.160              -0.160 seg_driver:u_seg_driver\|sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk  " "    0.173               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656452488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691656452500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691656452509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -273.326 clk  " "   -3.000            -273.326 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 seg_driver:u_seg_driver\|sel\[0\]  " "    0.329               0.000 seg_driver:u_seg_driver\|sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691656452516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691656452516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691656453395 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691656453396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691656453489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 16:34:13 2023 " "Processing ended: Thu Aug 10 16:34:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691656453489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691656453489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691656453489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691656453489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1691656454809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691656454813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 16:34:14 2023 " "Processing started: Thu Aug 10 16:34:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691656454813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691656454813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Fsm_Vending -c Fsm_Vending " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Fsm_Vending -c Fsm_Vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691656454813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1691656456138 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1691656456501 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fsm_Vending_8_1200mv_85c_slow.vo D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/ simulation " "Generated file Fsm_Vending_8_1200mv_85c_slow.vo in folder \"D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691656457089 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1691656457278 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fsm_Vending_8_1200mv_0c_slow.vo D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/ simulation " "Generated file Fsm_Vending_8_1200mv_0c_slow.vo in folder \"D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691656457900 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1691656458095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fsm_Vending_min_1200mv_0c_fast.vo D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/ simulation " "Generated file Fsm_Vending_min_1200mv_0c_fast.vo in folder \"D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691656458698 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1691656458889 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fsm_Vending.vo D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/ simulation " "Generated file Fsm_Vending.vo in folder \"D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691656459547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fsm_Vending_8_1200mv_85c_v_slow.sdo D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/ simulation " "Generated file Fsm_Vending_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691656460161 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fsm_Vending_8_1200mv_0c_v_slow.sdo D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/ simulation " "Generated file Fsm_Vending_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691656460727 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fsm_Vending_min_1200mv_0c_v_fast.sdo D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/ simulation " "Generated file Fsm_Vending_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691656461367 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fsm_Vending_v.sdo D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/ simulation " "Generated file Fsm_Vending_v.sdo in folder \"D:/FPGA_verilog_training_core/Fsm_Vending/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691656462008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691656462091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 16:34:22 2023 " "Processing ended: Thu Aug 10 16:34:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691656462091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691656462091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691656462091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691656462091 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691656462841 ""}
