# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_23_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr {C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:24 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 09:50:24 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:41 on Nov 10,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v 
# -- Compiling module q_6_23_tb
# 
# Top level modules:
# 	q_6_23_tb
# End time: 09:50:41 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_23_tb
# vsim work.q_6_23_tb 
# Start time: 09:50:46 on Nov 10,2019
# Loading work.q_6_23_tb
# Loading work.q_6_23
# Loading work.d_ff
add wave -position insertpoint  \
sim:/q_6_23_tb/rstb \
sim:/q_6_23_tb/clk \
sim:/q_6_23_tb/cnt_en \
sim:/q_6_23_tb/count \
sim:/q_6_23_tb/y
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:53 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 09:55:53 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:57:01 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 09:57:01 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:19 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 12:32:19 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:23 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 12:33:23 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:43 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 12:36:44 on Nov 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:37 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 12:37:37 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:06 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 12:40:06 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:48 on Nov 10,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v 
# -- Compiling module q_6_23_tb
# 
# Top level modules:
# 	q_6_23_tb
# End time: 12:40:49 on Nov 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.q_6_23_tb
# End time: 12:40:53 on Nov 10,2019, Elapsed time: 2:50:07
# Errors: 0, Warnings: 0
# vsim work.q_6_23_tb 
# Start time: 12:40:53 on Nov 10,2019
# Loading work.q_6_23_tb
# Loading work.q_6_23
# Loading work.d_ff
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
add wave -position insertpoint  \
sim:/q_6_23_tb/rstb \
sim:/q_6_23_tb/clk \
sim:/q_6_23_tb/cnt_en \
sim:/q_6_23_tb/count \
sim:/q_6_23_tb/y
restart
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:56 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 13:01:56 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:06 on Nov 10,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v 
# -- Compiling module q_6_23_tb
# 
# Top level modules:
# 	q_6_23_tb
# End time: 13:03:06 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23_tb
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:43 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 13:04:43 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:13 on Nov 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr" C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23.v 
# -- Compiling module q_6_23
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_23
# End time: 13:05:13 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_23
# Loading work.d_ff
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_23_tb
# 1
# Break in Module q_6_23_tb at C:/Users/czhe/Downloads/digital_design/q_6_23_twelve_state_cntr/q_6_23_tb.v line 20
# End time: 13:05:55 on Nov 10,2019, Elapsed time: 0:25:02
# Errors: 0, Warnings: 0
