Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec  4 13:02:20 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : report_timing_summary -max_paths 10 -file alltop_timing_summary_routed.rpt -pb alltop_timing_summary_routed.pb -rpx alltop_timing_summary_routed.rpx -warn_on_violation
| Design       : alltop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: pclk_f (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 216 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3025 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.324    -1433.477                    385                 9434        0.053        0.000                      0                 9434        0.540        0.000                       0                  3979  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
cam_pclk_pin            {0.000 21.000}       42.000          23.810          
clk_fpga_0              {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 20.842}       41.684          23.990          
  clk_out2_clk_wiz_0_1  {0.000 41.684}       83.368          11.995          
  clk_out3_clk_wiz_0_1  {0.000 6.737}        13.474          74.219          
    CLKFBIN_1           {0.000 6.737}        13.474          74.219          
    PixelClkIO_1        {0.000 6.737}        13.474          74.219          
    SerialClkIO_1       {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 20.842}       41.684          23.990          
  clk_out2_clk_wiz_0    {0.000 41.684}       83.368          11.995          
  clk_out3_clk_wiz_0    {0.000 6.737}        13.474          74.219          
    CLKFBIN             {0.000 6.737}        13.474          74.219          
    PixelClkIO          {0.000 6.737}        13.474          74.219          
    SerialClkIO         {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk_pin                 34.186        0.000                      0                   86        0.143        0.000                      0                   86       20.500        0.000                       0                    38  
clk_fpga_0                    1.755        0.000                      0                 1761        0.067        0.000                      0                 1761        4.020        0.000                       0                   907  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                                                                                                   39.529        0.000                       0                     2  
  clk_out2_clk_wiz_0_1       42.600        0.000                      0                 6823        0.146        0.000                      0                 6823       40.434        0.000                       0                  2891  
  clk_out3_clk_wiz_0_1        2.097        0.000                      0                  421        0.160        0.000                      0                  421        3.737        0.000                       0                   115  
    CLKFBIN_1                                                                                                                                                            12.225        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                         11.318        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                         0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                     39.529        0.000                       0                     2  
  clk_out2_clk_wiz_0         42.597        0.000                      0                 6823        0.146        0.000                      0                 6823       40.434        0.000                       0                  2891  
  clk_out3_clk_wiz_0          2.096        0.000                      0                  421        0.160        0.000                      0                  421        3.737        0.000                       0                   115  
    CLKFBIN                                                                                                                                                              12.225        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           11.318        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  cam_pclk_pin               -7.321     -132.518                     26                   26        0.599        0.000                      0                   26  
clk_out2_clk_wiz_0    cam_pclk_pin               -7.324     -132.594                     26                   26        0.596        0.000                      0                   26  
clk_out2_clk_wiz_0_1  clk_fpga_0                 -6.693    -1101.681                    298                  298        0.259        0.000                      0                  298  
clk_out2_clk_wiz_0    clk_fpga_0                 -6.694    -1102.137                    298                  298        0.257        0.000                      0                  298  
clk_fpga_0            clk_out2_clk_wiz_0_1       -6.695      -13.362                      2                    2        1.836        0.000                      0                    2  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       42.597        0.000                      0                 6823        0.053        0.000                      0                 6823  
clk_out2_clk_wiz_0_1  clk_out3_clk_wiz_0_1       -5.895     -185.209                     59                   59        0.163        0.000                      0                   59  
clk_out2_clk_wiz_0    clk_out3_clk_wiz_0_1       -5.898     -185.381                     59                   59        0.160        0.000                      0                   59  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1        2.096        0.000                      0                  421        0.091        0.000                      0                  421  
clk_out3_clk_wiz_0_1  PixelClkIO_1                9.184        0.000                      0                   38        0.056        0.000                      0                   38  
clk_out3_clk_wiz_0    PixelClkIO_1                9.184        0.000                      0                   38        0.056        0.000                      0                   38  
clk_fpga_0            clk_out2_clk_wiz_0         -6.696      -13.365                      2                    2        1.834        0.000                      0                    2  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         42.597        0.000                      0                 6823        0.053        0.000                      0                 6823  
clk_out2_clk_wiz_0_1  clk_out3_clk_wiz_0         -5.895     -185.209                     59                   59        0.163        0.000                      0                   59  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0          2.096        0.000                      0                  421        0.091        0.000                      0                  421  
clk_out2_clk_wiz_0    clk_out3_clk_wiz_0         -5.898     -185.381                     59                   59        0.160        0.000                      0                   59  
clk_out3_clk_wiz_0_1  PixelClkIO                  9.184        0.000                      0                   38        0.056        0.000                      0                   38  
clk_out3_clk_wiz_0    PixelClkIO                  9.184        0.000                      0                   38        0.056        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out3_clk_wiz_0    clk_out3_clk_wiz_0         11.749        0.000                      0                    4        0.463        0.000                      0                    4  
**async_default**     clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         11.749        0.000                      0                    4        0.393        0.000                      0                    4  
**async_default**     clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       11.749        0.000                      0                    4        0.393        0.000                      0                    4  
**async_default**     clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0_1       11.749        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_pin
  To Clock:  cam_pclk_pin

Setup :            0  Failing Endpoints,  Worst Slack       34.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.186ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 0.704ns (9.080%)  route 7.050ns (90.920%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 47.959 - 42.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.649     6.671    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X41Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     7.127 r  cam_top_inst_r/camera_if_inst/prev_vsync_reg/Q
                         net (fo=8, routed)           0.748     7.874    cam_top_inst_r/camera_if_inst/prev_vsync
    SLICE_X39Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.998 f  cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0/O
                         net (fo=1, routed)           6.302    14.300    cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.424 r  cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.424    cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0_n_0
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479    47.959    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
                         clock pessimism              0.656    48.615    
                         clock uncertainty           -0.035    48.579    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.031    48.610    cam_top_inst_r/camera_if_inst/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         48.610    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                 34.186    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.718ns (10.891%)  route 5.875ns (89.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 47.957 - 42.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.652     6.674    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419     7.093 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           1.010     8.103    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.402 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.865    13.266    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.477    47.957    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
                         clock pessimism              0.656    48.613    
                         clock uncertainty           -0.035    48.577    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    48.053    cam_top_inst_r/camera_if_inst/hcnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         48.053    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.718ns (10.891%)  route 5.875ns (89.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 47.957 - 42.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.652     6.674    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419     7.093 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           1.010     8.103    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.402 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.865    13.266    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.477    47.957    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
                         clock pessimism              0.656    48.613    
                         clock uncertainty           -0.035    48.577    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    48.053    cam_top_inst_r/camera_if_inst/hcnt2_reg[5]
  -------------------------------------------------------------------
                         required time                         48.053    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.718ns (10.891%)  route 5.875ns (89.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 47.957 - 42.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.652     6.674    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419     7.093 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           1.010     8.103    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.402 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.865    13.266    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.477    47.957    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
                         clock pessimism              0.656    48.613    
                         clock uncertainty           -0.035    48.577    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    48.053    cam_top_inst_r/camera_if_inst/hcnt2_reg[6]
  -------------------------------------------------------------------
                         required time                         48.053    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.718ns (10.891%)  route 5.875ns (89.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 47.957 - 42.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.652     6.674    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419     7.093 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           1.010     8.103    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.402 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.865    13.266    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.477    47.957    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
                         clock pessimism              0.656    48.613    
                         clock uncertainty           -0.035    48.577    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    48.053    cam_top_inst_r/camera_if_inst/hcnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         48.053    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.718ns (10.891%)  route 5.875ns (89.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 47.957 - 42.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.652     6.674    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419     7.093 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           1.010     8.103    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.402 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.865    13.266    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.477    47.957    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/C
                         clock pessimism              0.656    48.613    
                         clock uncertainty           -0.035    48.577    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    48.053    cam_top_inst_r/camera_if_inst/hcnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         48.053    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.718ns (10.891%)  route 5.875ns (89.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 47.957 - 42.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.652     6.674    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419     7.093 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           1.010     8.103    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.402 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.865    13.266    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.477    47.957    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/C
                         clock pessimism              0.656    48.613    
                         clock uncertainty           -0.035    48.577    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    48.053    cam_top_inst_r/camera_if_inst/hcnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         48.053    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.810ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.718ns (10.772%)  route 5.947ns (89.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 47.958 - 42.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.652     6.674    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419     7.093 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           1.010     8.103    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.402 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.937    13.339    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.478    47.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                         clock pessimism              0.656    48.614    
                         clock uncertainty           -0.035    48.578    
    SLICE_X39Y87         FDRE (Setup_fdre_C_R)       -0.429    48.149    cam_top_inst_r/camera_if_inst/hcnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         48.149    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                 34.810    

Slack (MET) :             34.810ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.718ns (10.772%)  route 5.947ns (89.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 47.958 - 42.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.652     6.674    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419     7.093 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           1.010     8.103    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.402 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.937    13.339    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.478    47.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/C
                         clock pessimism              0.656    48.614    
                         clock uncertainty           -0.035    48.578    
    SLICE_X39Y87         FDRE (Setup_fdre_C_R)       -0.429    48.149    cam_top_inst_r/camera_if_inst/hcnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         48.149    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                 34.810    

Slack (MET) :             34.810ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.718ns (10.772%)  route 5.947ns (89.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 47.958 - 42.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.652     6.674    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419     7.093 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           1.010     8.103    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.402 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.937    13.339    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    V13                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499    43.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890    46.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.478    47.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
                         clock pessimism              0.656    48.614    
                         clock uncertainty           -0.035    48.578    
    SLICE_X39Y87         FDRE (Setup_fdre_C_R)       -0.429    48.149    cam_top_inst_r/camera_if_inst/hcnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         48.149    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                 34.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.148ns (33.291%)  route 0.297ns (66.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     2.390    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X32Y61         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.148     2.538 r  cam_top_inst_r/camera_if_inst/prev_data_reg[6]/Q
                         net (fo=1, routed)           0.297     2.835    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[9]
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     3.098    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.649     2.449    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.243     2.692    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.775%)  route 0.369ns (69.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     2.390    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X32Y61         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.164     2.554 r  cam_top_inst_r/camera_if_inst/prev_data_reg[3]/Q
                         net (fo=1, routed)           0.369     2.923    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[6]
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     3.098    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.649     2.449    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     2.745    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.616%)  route 0.372ns (69.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     2.390    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X32Y61         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.164     2.554 r  cam_top_inst_r/camera_if_inst/prev_data_reg[0]/Q
                         net (fo=1, routed)           0.372     2.926    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[3]
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     3.098    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.649     2.449    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     2.745    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.164ns (29.181%)  route 0.398ns (70.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     2.390    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X32Y61         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.164     2.554 r  cam_top_inst_r/camera_if_inst/prev_data_reg[1]/Q
                         net (fo=1, routed)           0.398     2.952    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[4]
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     3.098    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.649     2.449    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     2.745    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.164ns (29.181%)  route 0.398ns (70.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     2.390    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X32Y61         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.164     2.554 r  cam_top_inst_r/camera_if_inst/prev_data_reg[2]/Q
                         net (fo=1, routed)           0.398     2.952    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[5]
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     3.098    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y24         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.649     2.449    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     2.745    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.925%)  route 0.072ns (24.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     2.390    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.128     2.518 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.072     2.590    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.099     2.689 r  cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.689    cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0_n_0
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.825     3.055    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/C
                         clock pessimism             -0.665     2.390    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.091     2.481    cam_top_inst_r/camera_if_inst/hcnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.555     2.387    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.128     2.515 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/Q
                         net (fo=5, routed)           0.085     2.600    cam_top_inst_r/camera_if_inst/hcnt2_reg_n_0_[3]
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.099     2.699 r  cam_top_inst_r/camera_if_inst/hcnt2[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.699    cam_top_inst_r/camera_if_inst/hcnt2_0[4]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.822     3.052    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/C
                         clock pessimism             -0.665     2.387    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.092     2.479    cam_top_inst_r/camera_if_inst/hcnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.473%)  route 0.127ns (40.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     2.390    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X35Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     2.531 r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/Q
                         net (fo=6, routed)           0.127     2.658    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg_n_0_[1]
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.045     2.703 r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.703    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr[5]
    SLICE_X35Y88         FDSE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.825     3.055    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X35Y88         FDSE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/C
                         clock pessimism             -0.665     2.390    
    SLICE_X35Y88         FDSE (Hold_fdse_C_D)         0.092     2.482    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.420%)  route 0.206ns (52.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.557     2.389    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     2.530 f  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/Q
                         net (fo=6, routed)           0.206     2.736    cam_top_inst_r/camera_if_inst/vcnt_reg_n_0_[8]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.045     2.781 r  cam_top_inst_r/camera_if_inst/vcnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.781    cam_top_inst_r/camera_if_inst/vcnt[7]_i_1__0_n_0
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.824     3.054    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
                         clock pessimism             -0.632     2.422    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.121     2.543    cam_top_inst_r/camera_if_inst/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.079%)  route 0.146ns (43.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.469     1.807    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     2.388    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     2.529 r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/Q
                         net (fo=8, routed)           0.146     2.675    cam_top_inst_r/camera_if_inst/vcnt_reg_n_0_[0]
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.045     2.720 r  cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.720    cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0_n_0
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         0.526     0.526 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.675     2.201    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.230 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.824     3.054    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
                         clock pessimism             -0.666     2.388    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.092     2.480    cam_top_inst_r/camera_if_inst/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk_pin
Waveform(ns):       { 0.000 21.000 }
Period(ns):         42.000
Sources:            { pclk_r }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         42.000      39.424     RAMB18_X2Y24   cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         42.000      39.845     BUFGCTRL_X0Y3  pclk_r_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X39Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X35Y87   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X39Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X35Y87   cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X39Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X38Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X38Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X38Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X35Y87   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X35Y87   cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X35Y87   cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X38Y85   cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X38Y85   cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X38Y85   cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X38Y85   cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X38Y85   cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X38Y85   cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X41Y85   cam_top_inst_r/camera_if_inst/prev_vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X39Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X39Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X35Y87   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X35Y87   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X39Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X39Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X35Y87   cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X35Y87   cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X39Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X39Y88   cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.828ns (10.888%)  route 6.776ns (89.112%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.646     2.940    testset_inst/fbr_inst/clk
    SLICE_X45Y86         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  testset_inst/fbr_inst/clk_cnt_reg[20]/Q
                         net (fo=2, routed)           0.799     4.195    testset_inst/fbr_inst/clk_cnt_reg_n_0_[20]
    SLICE_X46Y86         LUT4 (Prop_lut4_I3_O)        0.124     4.319 f  testset_inst/fbr_inst/clk_cnt[25]_i_5/O
                         net (fo=1, routed)           1.084     5.403    testset_inst/fbr_inst/clk_cnt[25]_i_5_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.527 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=42, routed)          0.954     6.481    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          3.939    10.544    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y87         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.475    12.654    testset_inst/fbr_inst/clk
    SLICE_X40Y87         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[10]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X40Y87         FDRE (Setup_fdre_C_R)       -0.429    12.300    testset_inst/fbr_inst/cnt_edge_reg[10]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.828ns (10.888%)  route 6.776ns (89.112%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.646     2.940    testset_inst/fbr_inst/clk
    SLICE_X45Y86         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  testset_inst/fbr_inst/clk_cnt_reg[20]/Q
                         net (fo=2, routed)           0.799     4.195    testset_inst/fbr_inst/clk_cnt_reg_n_0_[20]
    SLICE_X46Y86         LUT4 (Prop_lut4_I3_O)        0.124     4.319 f  testset_inst/fbr_inst/clk_cnt[25]_i_5/O
                         net (fo=1, routed)           1.084     5.403    testset_inst/fbr_inst/clk_cnt[25]_i_5_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.527 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=42, routed)          0.954     6.481    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          3.939    10.544    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y87         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.475    12.654    testset_inst/fbr_inst/clk
    SLICE_X40Y87         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[11]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X40Y87         FDRE (Setup_fdre_C_R)       -0.429    12.300    testset_inst/fbr_inst/cnt_edge_reg[11]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.828ns (10.888%)  route 6.776ns (89.112%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.646     2.940    testset_inst/fbr_inst/clk
    SLICE_X45Y86         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  testset_inst/fbr_inst/clk_cnt_reg[20]/Q
                         net (fo=2, routed)           0.799     4.195    testset_inst/fbr_inst/clk_cnt_reg_n_0_[20]
    SLICE_X46Y86         LUT4 (Prop_lut4_I3_O)        0.124     4.319 f  testset_inst/fbr_inst/clk_cnt[25]_i_5/O
                         net (fo=1, routed)           1.084     5.403    testset_inst/fbr_inst/clk_cnt[25]_i_5_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.527 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=42, routed)          0.954     6.481    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          3.939    10.544    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y87         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.475    12.654    testset_inst/fbr_inst/clk
    SLICE_X40Y87         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[8]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X40Y87         FDRE (Setup_fdre_C_R)       -0.429    12.300    testset_inst/fbr_inst/cnt_edge_reg[8]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.828ns (10.888%)  route 6.776ns (89.112%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.646     2.940    testset_inst/fbr_inst/clk
    SLICE_X45Y86         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  testset_inst/fbr_inst/clk_cnt_reg[20]/Q
                         net (fo=2, routed)           0.799     4.195    testset_inst/fbr_inst/clk_cnt_reg_n_0_[20]
    SLICE_X46Y86         LUT4 (Prop_lut4_I3_O)        0.124     4.319 f  testset_inst/fbr_inst/clk_cnt[25]_i_5/O
                         net (fo=1, routed)           1.084     5.403    testset_inst/fbr_inst/clk_cnt[25]_i_5_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.527 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=42, routed)          0.954     6.481    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          3.939    10.544    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y87         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.475    12.654    testset_inst/fbr_inst/clk
    SLICE_X40Y87         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[9]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X40Y87         FDRE (Setup_fdre_C_R)       -0.429    12.300    testset_inst/fbr_inst/cnt_edge_reg[9]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 testset_inst/pb_l/Parent/sum/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/pwm14l/rpulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 6.528ns (82.357%)  route 1.398ns (17.643%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.741     3.035    testset_inst/pb_l/Parent/FCLK_CLK0
    DSP48_X2Y36          DSP48E1                                      r  testset_inst/pb_l/Parent/sum/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     5.446 r  testset_inst/pb_l/Parent/sum/PCOUT[47]
                         net (fo=1, routed)           0.002     5.448    testset_inst/pb_l/Parent/sum_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     7.161 r  testset_inst/pb_l/Parent/sum__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.163    testset_inst/pb_l/Parent/sum__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.681 r  testset_inst/pb_l/Parent/sum__1/P[2]
                         net (fo=2, routed)           1.394    10.075    testset_inst/pb_l/Parent/sum__1_n_103
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124    10.199 r  testset_inst/pb_l/Parent/rpulse0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.199    testset_inst/pwm14l/S[1]
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.732 r  testset_inst/pwm14l/rpulse0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.732    testset_inst/pwm14l/rpulse0_carry_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.961 r  testset_inst/pwm14l/rpulse0_carry__0/CO[2]
                         net (fo=1, routed)           0.000    10.961    testset_inst/pwm14l/rpulse0_carry__0_n_1
    SLICE_X36Y88         FDRE                                         r  testset_inst/pwm14l/rpulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.476    12.655    testset_inst/pwm14l/FCLK_CLK0
    SLICE_X36Y88         FDRE                                         r  testset_inst/pwm14l/rpulse_reg/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.094    12.824    testset_inst/pwm14l/rpulse_reg
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 1.027ns (13.950%)  route 6.335ns (86.050%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X42Y90         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  testset_inst/fbl_inst/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.980     4.401    testset_inst/fbl_inst/clk_cnt_reg_n_0_[25]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.301     4.702 f  testset_inst/fbl_inst/clk_cnt[25]_i_9/O
                         net (fo=1, routed)           0.805     5.506    testset_inst/fbl_inst/clk_cnt[25]_i_9_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.630 r  testset_inst/fbl_inst/clk_cnt[25]_i_2/O
                         net (fo=42, routed)          0.592     6.222    testset_inst/fbl_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X41Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.346 r  testset_inst/fbl_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          3.959    10.305    testset_inst/fbl_inst/cnt_edge__0
    SLICE_X40Y91         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.478    12.657    testset_inst/fbl_inst/clk
    SLICE_X40Y91         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[10]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X40Y91         FDRE (Setup_fdre_C_R)       -0.429    12.336    testset_inst/fbl_inst/cnt_edge_reg[10]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 1.027ns (13.950%)  route 6.335ns (86.050%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X42Y90         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  testset_inst/fbl_inst/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.980     4.401    testset_inst/fbl_inst/clk_cnt_reg_n_0_[25]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.301     4.702 f  testset_inst/fbl_inst/clk_cnt[25]_i_9/O
                         net (fo=1, routed)           0.805     5.506    testset_inst/fbl_inst/clk_cnt[25]_i_9_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.630 r  testset_inst/fbl_inst/clk_cnt[25]_i_2/O
                         net (fo=42, routed)          0.592     6.222    testset_inst/fbl_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X41Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.346 r  testset_inst/fbl_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          3.959    10.305    testset_inst/fbl_inst/cnt_edge__0
    SLICE_X40Y91         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.478    12.657    testset_inst/fbl_inst/clk
    SLICE_X40Y91         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[11]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X40Y91         FDRE (Setup_fdre_C_R)       -0.429    12.336    testset_inst/fbl_inst/cnt_edge_reg[11]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 1.027ns (13.950%)  route 6.335ns (86.050%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X42Y90         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  testset_inst/fbl_inst/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.980     4.401    testset_inst/fbl_inst/clk_cnt_reg_n_0_[25]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.301     4.702 f  testset_inst/fbl_inst/clk_cnt[25]_i_9/O
                         net (fo=1, routed)           0.805     5.506    testset_inst/fbl_inst/clk_cnt[25]_i_9_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.630 r  testset_inst/fbl_inst/clk_cnt[25]_i_2/O
                         net (fo=42, routed)          0.592     6.222    testset_inst/fbl_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X41Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.346 r  testset_inst/fbl_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          3.959    10.305    testset_inst/fbl_inst/cnt_edge__0
    SLICE_X40Y91         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.478    12.657    testset_inst/fbl_inst/clk
    SLICE_X40Y91         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[8]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X40Y91         FDRE (Setup_fdre_C_R)       -0.429    12.336    testset_inst/fbl_inst/cnt_edge_reg[8]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 1.027ns (13.950%)  route 6.335ns (86.050%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X42Y90         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  testset_inst/fbl_inst/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.980     4.401    testset_inst/fbl_inst/clk_cnt_reg_n_0_[25]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.301     4.702 f  testset_inst/fbl_inst/clk_cnt[25]_i_9/O
                         net (fo=1, routed)           0.805     5.506    testset_inst/fbl_inst/clk_cnt[25]_i_9_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.630 r  testset_inst/fbl_inst/clk_cnt[25]_i_2/O
                         net (fo=42, routed)          0.592     6.222    testset_inst/fbl_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X41Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.346 r  testset_inst/fbl_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          3.959    10.305    testset_inst/fbl_inst/cnt_edge__0
    SLICE_X40Y91         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.478    12.657    testset_inst/fbl_inst/clk
    SLICE_X40Y91         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[9]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X40Y91         FDRE (Setup_fdre_C_R)       -0.429    12.336    testset_inst/fbl_inst/cnt_edge_reg[9]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 1.027ns (14.235%)  route 6.188ns (85.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X42Y90         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  testset_inst/fbl_inst/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.980     4.401    testset_inst/fbl_inst/clk_cnt_reg_n_0_[25]
    SLICE_X44Y90         LUT6 (Prop_lut6_I1_O)        0.301     4.702 f  testset_inst/fbl_inst/clk_cnt[25]_i_9/O
                         net (fo=1, routed)           0.805     5.506    testset_inst/fbl_inst/clk_cnt[25]_i_9_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.630 r  testset_inst/fbl_inst/clk_cnt[25]_i_2/O
                         net (fo=42, routed)          0.592     6.222    testset_inst/fbl_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X41Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.346 r  testset_inst/fbl_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          3.812    10.158    testset_inst/fbl_inst/cnt_edge__0
    SLICE_X40Y92         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.478    12.657    testset_inst/fbl_inst/clk
    SLICE_X40Y92         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[12]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.429    12.336    testset_inst/fbl_inst/cnt_edge_reg[12]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  2.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.557     0.893    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y90         FDRE                                         r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.056     1.089    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y90         SRLC32E                                      r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.824     1.190    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.559     0.895    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y97         FDRE                                         r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.110     1.169    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y96         SRLC32E                                      r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.825     1.191    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.656     0.992    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.885     1.251    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.573     0.909    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y96         FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.054     1.104    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[28]
    SLICE_X26Y96         FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.843     1.209    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y96         FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         FDRE (Hold_fdre_C_D)         0.076     0.998    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.209ns (36.120%)  route 0.370ns (63.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.574     0.910    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.370     1.443    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.488 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.488    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.930     1.296    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.382    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.656     0.992    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.885     1.251    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.224ns (39.650%)  route 0.341ns (60.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.577     0.913    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.341     1.382    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[6]
    SLICE_X29Y100        LUT3 (Prop_lut3_I2_O)        0.096     1.478 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.478    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[6]
    SLICE_X29Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.931     1.297    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.572     0.908    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y86         FDRE                                         r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.116     1.165    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X26Y86         SRLC32E                                      r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.838     1.204    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.055    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.208ns (34.844%)  route 0.389ns (65.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.574     0.910    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.389     1.463    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.044     1.507 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.507    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.930     1.296    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.227ns (42.186%)  route 0.311ns (57.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.577     0.913    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=8, routed)           0.311     1.352    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[2]
    SLICE_X35Y100        LUT6 (Prop_lut6_I2_O)        0.099     1.451 r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.451    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[2]
    SLICE_X35Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.912     1.278    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.092     1.335    pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y30    testset_inst/pb_r/Parent/spline_4_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y35    testset_inst/pb_l/Parent/spline_4_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13   lsd_output_buffer_inst_f/line_data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15   lsd_output_buffer_inst_f/line_data_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   lsd_output_buffer_inst_f/line_data_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11   lsd_output_buffer_inst_f/line_data_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25   lsd_output_buffer_inst_f/line_data_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   lsd_output_buffer_inst_r/line_data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18   lsd_output_buffer_inst_r/line_data_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16   lsd_output_buffer_inst_r/line_data_reg_2/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y105  pspl_comm_inst/pspl_comm_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94   pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.842 }
Period(ns):         41.684
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.684      39.529     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.684      40.435     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.684      171.676    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.600ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        40.296ns  (logic 10.469ns (25.980%)  route 29.827ns (74.020%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.676 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.563    36.739    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124    36.863 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          2.383    39.246    simple_lsd_inst_f/ram_wr_addr
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.476    81.676    simple_lsd_inst_f/clk_out2
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/C
                         clock pessimism              0.466    82.142    
                         clock uncertainty           -0.091    82.052    
    SLICE_X51Y34         FDRE (Setup_fdre_C_CE)      -0.205    81.847    simple_lsd_inst_f/ram_wr_data_reg[55]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                         -39.246    
  -------------------------------------------------------------------
                         slack                                 42.600    

Slack (MET) :             42.600ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        40.296ns  (logic 10.469ns (25.980%)  route 29.827ns (74.020%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.676 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.563    36.739    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124    36.863 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          2.383    39.246    simple_lsd_inst_f/ram_wr_addr
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.476    81.676    simple_lsd_inst_f/clk_out2
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[56]/C
                         clock pessimism              0.466    82.142    
                         clock uncertainty           -0.091    82.052    
    SLICE_X51Y34         FDRE (Setup_fdre_C_CE)      -0.205    81.847    simple_lsd_inst_f/ram_wr_data_reg[56]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                         -39.246    
  -------------------------------------------------------------------
                         slack                                 42.600    

Slack (MET) :             42.754ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.894ns  (logic 10.469ns (26.242%)  route 29.425ns (73.758%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 81.747 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.979    38.845    simple_lsd_inst_f/stp_1_n_474
    SLICE_X54Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.547    81.747    simple_lsd_inst_f/clk_out2
    SLICE_X54Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[19]/C
                         clock pessimism              0.466    82.213    
                         clock uncertainty           -0.091    82.123    
    SLICE_X54Y34         FDRE (Setup_fdre_C_R)       -0.524    81.599    simple_lsd_inst_f/ram_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         81.599    
                         arrival time                         -38.845    
  -------------------------------------------------------------------
                         slack                                 42.754    

Slack (MET) :             42.832ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.842ns  (logic 10.469ns (26.276%)  route 29.373ns (73.724%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.926    38.793    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.091    82.054    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.429    81.625    simple_lsd_inst_f/ram_wr_data_reg[57]
  -------------------------------------------------------------------
                         required time                         81.625    
                         arrival time                         -38.793    
  -------------------------------------------------------------------
                         slack                                 42.832    

Slack (MET) :             42.832ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.842ns  (logic 10.469ns (26.276%)  route 29.373ns (73.724%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.926    38.793    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.091    82.054    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.429    81.625    simple_lsd_inst_f/ram_wr_data_reg[59]
  -------------------------------------------------------------------
                         required time                         81.625    
                         arrival time                         -38.793    
  -------------------------------------------------------------------
                         slack                                 42.832    

Slack (MET) :             42.836ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.838ns  (logic 10.469ns (26.279%)  route 29.369ns (73.721%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.922    38.788    simple_lsd_inst_f/stp_1_n_474
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[72]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.091    82.054    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.429    81.625    simple_lsd_inst_f/ram_wr_data_reg[72]
  -------------------------------------------------------------------
                         required time                         81.625    
                         arrival time                         -38.788    
  -------------------------------------------------------------------
                         slack                                 42.836    

Slack (MET) :             42.836ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.838ns  (logic 10.469ns (26.279%)  route 29.369ns (73.721%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.922    38.788    simple_lsd_inst_f/stp_1_n_474
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.091    82.054    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.429    81.625    simple_lsd_inst_f/ram_wr_data_reg[73]
  -------------------------------------------------------------------
                         required time                         81.625    
                         arrival time                         -38.788    
  -------------------------------------------------------------------
                         slack                                 42.836    

Slack (MET) :             42.845ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.899ns  (logic 10.469ns (26.239%)  route 29.430ns (73.761%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 81.748 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.983    38.850    simple_lsd_inst_f/stp_1_n_474
    SLICE_X55Y35         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.548    81.748    simple_lsd_inst_f/clk_out2
    SLICE_X55Y35         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[60]/C
                         clock pessimism              0.466    82.214    
                         clock uncertainty           -0.091    82.124    
    SLICE_X55Y35         FDRE (Setup_fdre_C_R)       -0.429    81.695    simple_lsd_inst_f/ram_wr_data_reg[60]
  -------------------------------------------------------------------
                         required time                         81.695    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                 42.845    

Slack (MET) :             42.891ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.630ns  (logic 10.559ns (26.644%)  route 29.071ns (73.356%))
  Logic Levels:           37  (CARRY4=13 LUT2=1 LUT3=3 LUT4=6 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 81.773 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X80Y78         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          2.565     2.012    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     2.136 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_172__0/O
                         net (fo=1, routed)           0.000     2.136    simple_lsd_inst_r/stp_1/angle_1[7]_i_172__0_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.668 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_161__0/CO[3]
                         net (fo=7, routed)           0.911     3.579    simple_lsd_inst_r/stp_1/angle_diff2_return4
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.150     3.729 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_134__0/O
                         net (fo=1, routed)           0.000     3.729    simple_lsd_inst_r/stp_1/angle_1[7]_i_134__0_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.242 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_74__0/O[2]
                         net (fo=8, routed)           1.278     5.520    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[2]
    SLICE_X65Y93         LUT5 (Prop_lut5_I1_O)        0.302     5.822 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_122__0/O
                         net (fo=1, routed)           0.416     6.238    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_122__0_n_0
    SLICE_X64Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.362 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_68__0/O
                         net (fo=3, routed)           0.743     7.105    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_68__0_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.229 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12__0/O
                         net (fo=1, routed)           0.630     7.859    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12__0_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.257 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4__0/CO[3]
                         net (fo=44, routed)          0.887     9.145    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18__0_0[0]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.269 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.696     9.965    simple_lsd_inst_r/stp_1/memory_reg_i_22__0_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.089 r  simple_lsd_inst_r/stp_1/angle_2[3]_i_4__0/O
                         net (fo=6, routed)           0.853    10.942    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_183__0_2
    SLICE_X60Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.066 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_232__0/O
                         net (fo=1, routed)           0.000    11.066    simple_lsd_inst_r/stp_1/angle_2[7]_i_175__0_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.616 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_185__0/CO[3]
                         net (fo=7, routed)           0.983    12.599    simple_lsd_inst_r/stp_1/angle_diff9_return4
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.723 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_174__0/O
                         net (fo=1, routed)           0.553    13.275    simple_lsd_inst_r/stp_1/angle_2[7]_i_174__0_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.795 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    13.795    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_85__0_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.014 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_80__0/O[0]
                         net (fo=6, routed)           0.993    15.007    simple_lsd_inst_r/angle_diff9_return2[4]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.323    15.330 r  simple_lsd_inst_r/angle_2[7]_i_171__0/O
                         net (fo=1, routed)           0.458    15.788    simple_lsd_inst_r/angle_2[7]_i_171__0_n_0
    SLICE_X66Y83         LUT3 (Prop_lut3_I2_O)        0.326    16.114 r  simple_lsd_inst_r/angle_2[7]_i_82__0/O
                         net (fo=3, routed)           0.684    16.798    simple_lsd_inst_r/angle_2[7]_i_82__0_n_0
    SLICE_X66Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.922 r  simple_lsd_inst_r/angle_2[7]_i_36__0/O
                         net (fo=1, routed)           0.323    17.245    simple_lsd_inst_r/angle_2[7]_i_36__0_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.643 r  simple_lsd_inst_r/angle_2_reg[7]_i_8__0/CO[3]
                         net (fo=16, routed)          1.234    18.876    simple_lsd_inst_r/stp_1/angle_2_reg[0]_1[0]
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  simple_lsd_inst_r/stp_1/angle_1[5]_i_3__0/O
                         net (fo=9, routed)           1.337    20.338    simple_lsd_inst_r/stp_1/angle_1[5]_i_3__0_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.462 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_199__0/O
                         net (fo=1, routed)           0.000    20.462    simple_lsd_inst_r/stp_1/angle_2[7]_i_199__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.842 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_181__0/CO[3]
                         net (fo=7, routed)           0.846    21.687    simple_lsd_inst_r/stp_1/angle_diff11_return4
    SLICE_X55Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.811 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_103__0/O
                         net (fo=1, routed)           0.569    22.380    simple_lsd_inst_r/stp_1/angle_2[7]_i_103__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.927 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_54__0/O[2]
                         net (fo=6, routed)           1.545    24.472    simple_lsd_inst_r/angle_diff11_return2[2]
    SLICE_X52Y90         LUT4 (Prop_lut4_I3_O)        0.329    24.801 r  simple_lsd_inst_r/angle_2[7]_i_47__0/O
                         net (fo=3, routed)           1.111    25.911    simple_lsd_inst_r/angle_2[7]_i_47__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.326    26.237 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.399    26.636    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.034 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.406    28.440    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.152    28.592 r  simple_lsd_inst_r/stp_1/memory_reg_i_89__0/O
                         net (fo=2, routed)           0.962    29.554    simple_lsd_inst_r/stp_1/memory_reg_i_89__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.326    29.880 r  simple_lsd_inst_r/stp_1/memory_reg_i_70__0/O
                         net (fo=1, routed)           0.000    29.880    simple_lsd_inst_r/stp_1/memory_reg_i_70__0_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.412 r  simple_lsd_inst_r/stp_1/memory_reg_i_49__0/CO[3]
                         net (fo=7, routed)           1.081    31.492    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X57Y89         LUT6 (Prop_lut6_I5_O)        0.124    31.616 r  simple_lsd_inst_r/stp_1/memory_reg_i_41__0/O
                         net (fo=1, routed)           0.333    31.950    simple_lsd_inst_r/stp_1/memory_reg_i_41__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.335 r  simple_lsd_inst_r/stp_1/memory_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    32.335    simple_lsd_inst_r/stp_1/memory_reg_i_25__0_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.669 r  simple_lsd_inst_r/stp_1/memory_reg_i_18__0/O[1]
                         net (fo=3, routed)           0.983    33.651    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[5]
    SLICE_X56Y87         LUT6 (Prop_lut6_I4_O)        0.303    33.954 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24__0/O
                         net (fo=2, routed)           0.595    34.549    simple_lsd_inst_r/ram_0/memory_reg_i_15__0_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.124    34.673 r  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=1, routed)           0.445    35.118    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y87         LUT6 (Prop_lut6_I1_O)        0.124    35.242 r  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          2.410    37.652    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    37.776 r  simple_lsd_inst_r/stp_1/memory_reg_i_4__0/O
                         net (fo=1, routed)           0.845    38.621    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/wr_data[9]
    RAMB18_X3Y24         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.573    81.773    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X3Y24         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.567    82.340    
                         clock uncertainty           -0.091    82.249    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737    81.512    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         81.512    
                         arrival time                         -38.621    
  -------------------------------------------------------------------
                         slack                                 42.891    

Slack (MET) :             42.934ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.741ns  (logic 10.469ns (26.343%)  route 29.272ns (73.657%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 81.679 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.826    38.692    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y38         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.479    81.679    simple_lsd_inst_f/clk_out2
    SLICE_X52Y38         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[18]/C
                         clock pessimism              0.466    82.145    
                         clock uncertainty           -0.091    82.055    
    SLICE_X52Y38         FDRE (Setup_fdre_C_R)       -0.429    81.626    simple_lsd_inst_f/ram_wr_data_reg[18]
  -------------------------------------------------------------------
                         required time                         81.626    
                         arrival time                         -38.692    
  -------------------------------------------------------------------
                         slack                                 42.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.418ns (81.344%)  route 0.096ns (18.656%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X46Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.505 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/Q
                         net (fo=1, routed)           0.095    -0.409    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum[1]
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.364 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.364    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_4_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.209 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.209    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.155 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    simple_lsd_inst_f/gau_0/tad_0/p_0_out[4]
    SLICE_X45Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.825    -0.915    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X45Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_0/memory_reg_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.148ns (25.013%)  route 0.444ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.578    -0.653    simple_lsd_inst_f/clk_out2
    SLICE_X58Y50         FDRE                                         r  simple_lsd_inst_f/ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.505 r  simple_lsd_inst_f/ram_wr_addr_reg[1]/Q
                         net (fo=11, routed)          0.444    -0.062    simple_lsd_inst_f/ram_0/memory_reg_0_0[1]
    RAMB36_X3Y8          RAMB36E1                                     r  simple_lsd_inst_f/ram_0/memory_reg_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.892    -0.847    simple_lsd_inst_f/ram_0/clk_out2
    RAMB36_X3Y8          RAMB36E1                                     r  simple_lsd_inst_f/ram_0/memory_reg_4/CLKARDCLK
                         clock pessimism              0.509    -0.339    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.209    simple_lsd_inst_f/ram_0/memory_reg_4
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.449%)  route 0.241ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.564    -0.668    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X34Y45         FDRE                                         r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.504 r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/Q
                         net (fo=7, routed)           0.241    -0.262    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[6]
    RAMB18_X2Y18         RAMB18E1                                     r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.872    -0.867    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X2Y18         RAMB18E1                                     r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.592    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.409    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.606%)  route 0.221ns (57.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.596    -0.635    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X90Y78         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.250    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[8]
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.903    -0.836    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.582    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.399    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.555    -0.676    simple_lsd_inst_r/gau_0/stp_0/clk_out2
    SLICE_X38Y58         FDRE                                         r  simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/Q
                         net (fo=1, routed)           0.110    -0.402    simple_lsd_inst_r/gau_0/tad_0/Q[1]
    SLICE_X38Y59         SRL16E                                       r  simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.823    -0.917    simple_lsd_inst_r/gau_0/tad_0/clk_out2
    SLICE_X38Y59         SRL16E                                       r  simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/CLK
                         clock pessimism              0.256    -0.660    
    SLICE_X38Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.551    simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.355ns (68.730%)  route 0.162ns (31.270%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X39Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/Q
                         net (fo=1, routed)           0.161    -0.367    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.322    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum[3]_i_3_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.207 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.206    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[3]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.152 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    simple_lsd_inst_f/gau_0/tad_0/p_3_out[4]
    SLICE_X40Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.825    -0.915    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X40Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X44Y48         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.409    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum[0]
    SLICE_X43Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.830    -0.910    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X43Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/C
                         clock pessimism              0.275    -0.635    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.075    -0.560    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.800%)  route 0.228ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.594    -0.637    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X90Y76         FDSE                                         r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDSE (Prop_fdse_C_Q)         0.164    -0.473 r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/Q
                         net (fo=4, routed)           0.228    -0.245    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/Q[8]
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.906    -0.833    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.254    -0.579    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.396    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 visualizer_inst/div_0/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            visualizer_inst/div_0/out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.593    -0.639    visualizer_inst/div_0/clk_out2
    SLICE_X15Y37         FDRE                                         r  visualizer_inst/div_0/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  visualizer_inst/div_0/q_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.399    visualizer_inst/div_0/q[10]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.354 r  visualizer_inst/div_0/out_q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    visualizer_inst/div_0/out_q[10]_i_1_n_0
    SLICE_X14Y37         FDRE                                         r  visualizer_inst/div_0/out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.861    -0.879    visualizer_inst/div_0/clk_out2
    SLICE_X14Y37         FDRE                                         r  visualizer_inst/div_0/out_q_reg[10]/C
                         clock pessimism              0.253    -0.626    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120    -0.506    visualizer_inst/div_0/out_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.017%)  route 0.273ns (65.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.556    -0.675    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X37Y55         FDRE                                         r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/Q
                         net (fo=6, routed)           0.273    -0.261    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[7]
    RAMB18_X2Y21         RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.868    -0.871    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X2Y21         RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.274    -0.597    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.414    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 41.684 }
Period(ns):         83.368
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.368      79.484     DSP48_X1Y16      cam_top_inst_f/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.368      79.484     DSP48_X2Y20      cam_top_inst_r/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y5      visualizer_inst/fb_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y6      visualizer_inst/fb_ram/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y3      visualizer_inst/fb_ram/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y4      visualizer_inst/fb_ram/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y1      visualizer_inst/fb_ram/memory_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y2      visualizer_inst/fb_ram/memory_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X0Y5      visualizer_inst/fb_ram/memory_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X0Y6      visualizer_inst/fb_ram/memory_reg_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.368      129.992    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.684      40.704     SLICE_X66Y69     simple_lsd_inst_r/atan_0/s3_swap_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.684      40.704     SLICE_X66Y69     simple_lsd_inst_r/atan_0/s3_x_neg_reg_srl3/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.684      40.704     SLICE_X66Y59     simple_lsd_inst_f/atan_0/s3_swap_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.684      40.704     SLICE_X66Y59     simple_lsd_inst_f/atan_0/s3_x_neg_reg_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 4.009ns (37.607%)  route 6.651ns (62.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          6.651     9.681    dpram_mclk_inst/P[10]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.607ns  (logic 4.133ns (38.965%)  route 6.474ns (61.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.029 r  read_address/P[16]
                         net (fo=17, routed)          4.814     7.844    dpram_mclk_inst/P[16]
    SLICE_X23Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.968 r  dpram_mclk_inst/ram_reg_6_ENBWREN_cooolgate_en_gate_52_LOPT_REMAP/O
                         net (fo=1, routed)           1.660     9.627    dpram_mclk_inst/ram_reg_6_ENBWREN_cooolgate_en_sig_29
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.841    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 4.009ns (38.223%)  route 6.479ns (61.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          6.479     9.508    dpram_mclk_inst/P[0]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 4.009ns (38.810%)  route 6.321ns (61.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     3.029 r  read_address/P[8]
                         net (fo=16, routed)          6.321     9.350    dpram_mclk_inst/P[8]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.322ns  (logic 4.009ns (38.838%)  route 6.313ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 11.955 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          6.313     9.343    dpram_mclk_inst/P[10]
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.650    11.955    dpram_mclk_inst/clk_out3
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/CLKBWRCLK
                         clock pessimism              0.452    12.407    
                         clock uncertainty           -0.069    12.338    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.772    dpram_mclk_inst/ram_reg_12
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.268ns  (logic 4.133ns (40.251%)  route 6.135ns (59.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 11.898 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.029 f  read_address/P[18]
                         net (fo=17, routed)          4.703     7.733    dpram_mclk_inst/P[18]
    SLICE_X23Y12         LUT3 (Prop_lut3_I0_O)        0.124     7.857 r  dpram_mclk_inst/ram_reg_6_i_2/O
                         net (fo=2, routed)           1.432     9.288    dpram_mclk_inst/ram_reg_6_i_2_n_0
    RAMB36_X3Y2          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.593    11.898    dpram_mclk_inst/clk_out3
    RAMB36_X3Y2          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.452    12.350    
                         clock uncertainty           -0.069    12.281    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.838    dpram_mclk_inst/ram_reg_7
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 4.009ns (39.496%)  route 6.141ns (60.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 11.955 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          6.141     9.170    dpram_mclk_inst/P[0]
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.650    11.955    dpram_mclk_inst/clk_out3
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/CLKBWRCLK
                         clock pessimism              0.452    12.407    
                         clock uncertainty           -0.069    12.338    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.772    dpram_mclk_inst/ram_reg_12
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 4.009ns (39.615%)  route 6.111ns (60.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.029 r  read_address/P[13]
                         net (fo=16, routed)          6.111     9.140    dpram_mclk_inst/P[13]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 4.009ns (40.135%)  route 5.980ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          5.980     9.009    dpram_mclk_inst/P[10]
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.718    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 4.009ns (40.292%)  route 5.941ns (59.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          5.941     8.970    dpram_mclk_inst/P[0]
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.718    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  2.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.164    -0.425 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.369    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X112Y47        FDPE (Hold_fdpe_C_D)         0.060    -0.529    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.552    -0.679    clk_74_25m
    SLICE_X39Y86         FDRE                                         r  vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  vcount_reg[2]/Q
                         net (fo=9, routed)           0.135    -0.404    sel0[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.359 r  vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    vcount[4]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X38Y86         FDRE                                         r  vcount_reg[4]/C
                         clock pessimism              0.254    -0.666    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.120    -0.546    vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.110    -0.272    rgb2dvi_inst/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y122       LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.981    -0.759    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.418    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.109    -0.273    rgb2dvi_inst/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y122       LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.981    -0.759    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.091    -0.419    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.239%)  route 0.138ns (39.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.555    -0.676    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  hcount_reg[9]/Q
                         net (fo=6, routed)           0.138    -0.374    hcount_reg__0[9]
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.045    -0.329 r  read_address_i_10/O
                         net (fo=2, routed)           0.000    -0.329    C[10]
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.274    -0.642    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.120    -0.522    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.128    -0.461 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
    SLICE_X113Y47        FDPE (Hold_fdpe_C_D)         0.091    -0.498    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.647%)  route 0.154ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.717    -0.514    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.154    -0.196    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y106       LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.151    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.994    -0.746    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.376    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.706    -0.525    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.223    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y126       LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.979    -0.761    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.404    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.386%)  route 0.133ns (41.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.552    -0.679    clk_74_25m
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  vcount_reg[9]/Q
                         net (fo=7, routed)           0.133    -0.406    sel0[9]
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.361 r  vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    vcount[9]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/C
                         clock pessimism              0.241    -0.679    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092    -0.587    vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.331%)  route 0.156ns (42.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.717    -0.514    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.194    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.045    -0.149 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.149    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.994    -0.746    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.120    -0.377    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X0Y1      dpram_mclk_inst/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X0Y2      dpram_mclk_inst/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y5      dpram_mclk_inst/ram_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y6      dpram_mclk_inst/ram_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X4Y5      dpram_mclk_inst/ram_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X4Y6      dpram_mclk_inst/ram_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y1      dpram_mclk_inst/ram_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y2      dpram_mclk_inst/ram_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y3      dpram_mclk_inst/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y4      dpram_mclk_inst/ram_reg_3/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.474      39.159     PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       13.474      199.886    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.737       3.737      PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.737       3.737      PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X92Y109    rgb2dvi_inst/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X92Y109    rgb2dvi_inst/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.737       6.237      SLICE_X112Y47    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.737       6.237      SLICE_X112Y47    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.737       3.737      PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.737       3.737      PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X92Y109    rgb2dvi_inst/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X92Y109    rgb2dvi_inst/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.737       6.237      SLICE_X112Y47    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.737       6.237      SLICE_X112Y47    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.474      12.225     PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.474      12.225     PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.474      39.159     PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.474      146.526    PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y128   rgb2dvi_inst/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y127   rgb2dvi_inst/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y126   rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y125   rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y130   rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y129   rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y122   rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y121   rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.474      12.225     PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.474      146.526    PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1   rgb2dvi_inst/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y128   rgb2dvi_inst/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y127   rgb2dvi_inst/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y126   rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y125   rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y130   rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y129   rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y122   rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y121   rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.695       1.446      PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.695       157.305    PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.842 }
Period(ns):         41.684
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.684      39.529     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.684      40.435     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.684      171.676    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.597ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.296ns  (logic 10.469ns (25.980%)  route 29.827ns (74.020%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.676 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.563    36.739    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124    36.863 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          2.383    39.246    simple_lsd_inst_f/ram_wr_addr
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.476    81.676    simple_lsd_inst_f/clk_out2
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/C
                         clock pessimism              0.466    82.142    
                         clock uncertainty           -0.094    82.049    
    SLICE_X51Y34         FDRE (Setup_fdre_C_CE)      -0.205    81.844    simple_lsd_inst_f/ram_wr_data_reg[55]
  -------------------------------------------------------------------
                         required time                         81.844    
                         arrival time                         -39.246    
  -------------------------------------------------------------------
                         slack                                 42.597    

Slack (MET) :             42.597ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.296ns  (logic 10.469ns (25.980%)  route 29.827ns (74.020%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.676 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.563    36.739    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124    36.863 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          2.383    39.246    simple_lsd_inst_f/ram_wr_addr
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.476    81.676    simple_lsd_inst_f/clk_out2
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[56]/C
                         clock pessimism              0.466    82.142    
                         clock uncertainty           -0.094    82.049    
    SLICE_X51Y34         FDRE (Setup_fdre_C_CE)      -0.205    81.844    simple_lsd_inst_f/ram_wr_data_reg[56]
  -------------------------------------------------------------------
                         required time                         81.844    
                         arrival time                         -39.246    
  -------------------------------------------------------------------
                         slack                                 42.597    

Slack (MET) :             42.751ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.894ns  (logic 10.469ns (26.242%)  route 29.425ns (73.758%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 81.747 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.979    38.845    simple_lsd_inst_f/stp_1_n_474
    SLICE_X54Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.547    81.747    simple_lsd_inst_f/clk_out2
    SLICE_X54Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[19]/C
                         clock pessimism              0.466    82.213    
                         clock uncertainty           -0.094    82.120    
    SLICE_X54Y34         FDRE (Setup_fdre_C_R)       -0.524    81.596    simple_lsd_inst_f/ram_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         81.596    
                         arrival time                         -38.845    
  -------------------------------------------------------------------
                         slack                                 42.751    

Slack (MET) :             42.829ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.842ns  (logic 10.469ns (26.276%)  route 29.373ns (73.724%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.926    38.793    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[57]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.793    
  -------------------------------------------------------------------
                         slack                                 42.829    

Slack (MET) :             42.829ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.842ns  (logic 10.469ns (26.276%)  route 29.373ns (73.724%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.926    38.793    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[59]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.793    
  -------------------------------------------------------------------
                         slack                                 42.829    

Slack (MET) :             42.833ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.838ns  (logic 10.469ns (26.279%)  route 29.369ns (73.721%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.922    38.788    simple_lsd_inst_f/stp_1_n_474
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[72]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[72]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.788    
  -------------------------------------------------------------------
                         slack                                 42.833    

Slack (MET) :             42.833ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.838ns  (logic 10.469ns (26.279%)  route 29.369ns (73.721%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.922    38.788    simple_lsd_inst_f/stp_1_n_474
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[73]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.788    
  -------------------------------------------------------------------
                         slack                                 42.833    

Slack (MET) :             42.842ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.899ns  (logic 10.469ns (26.239%)  route 29.430ns (73.761%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 81.748 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.983    38.850    simple_lsd_inst_f/stp_1_n_474
    SLICE_X55Y35         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.548    81.748    simple_lsd_inst_f/clk_out2
    SLICE_X55Y35         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[60]/C
                         clock pessimism              0.466    82.214    
                         clock uncertainty           -0.094    82.121    
    SLICE_X55Y35         FDRE (Setup_fdre_C_R)       -0.429    81.692    simple_lsd_inst_f/ram_wr_data_reg[60]
  -------------------------------------------------------------------
                         required time                         81.692    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                 42.842    

Slack (MET) :             42.888ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.630ns  (logic 10.559ns (26.644%)  route 29.071ns (73.356%))
  Logic Levels:           37  (CARRY4=13 LUT2=1 LUT3=3 LUT4=6 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 81.773 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X80Y78         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          2.565     2.012    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     2.136 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_172__0/O
                         net (fo=1, routed)           0.000     2.136    simple_lsd_inst_r/stp_1/angle_1[7]_i_172__0_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.668 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_161__0/CO[3]
                         net (fo=7, routed)           0.911     3.579    simple_lsd_inst_r/stp_1/angle_diff2_return4
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.150     3.729 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_134__0/O
                         net (fo=1, routed)           0.000     3.729    simple_lsd_inst_r/stp_1/angle_1[7]_i_134__0_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.242 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_74__0/O[2]
                         net (fo=8, routed)           1.278     5.520    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[2]
    SLICE_X65Y93         LUT5 (Prop_lut5_I1_O)        0.302     5.822 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_122__0/O
                         net (fo=1, routed)           0.416     6.238    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_122__0_n_0
    SLICE_X64Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.362 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_68__0/O
                         net (fo=3, routed)           0.743     7.105    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_68__0_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.229 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12__0/O
                         net (fo=1, routed)           0.630     7.859    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12__0_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.257 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4__0/CO[3]
                         net (fo=44, routed)          0.887     9.145    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18__0_0[0]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.269 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.696     9.965    simple_lsd_inst_r/stp_1/memory_reg_i_22__0_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.089 r  simple_lsd_inst_r/stp_1/angle_2[3]_i_4__0/O
                         net (fo=6, routed)           0.853    10.942    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_183__0_2
    SLICE_X60Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.066 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_232__0/O
                         net (fo=1, routed)           0.000    11.066    simple_lsd_inst_r/stp_1/angle_2[7]_i_175__0_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.616 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_185__0/CO[3]
                         net (fo=7, routed)           0.983    12.599    simple_lsd_inst_r/stp_1/angle_diff9_return4
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.723 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_174__0/O
                         net (fo=1, routed)           0.553    13.275    simple_lsd_inst_r/stp_1/angle_2[7]_i_174__0_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.795 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    13.795    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_85__0_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.014 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_80__0/O[0]
                         net (fo=6, routed)           0.993    15.007    simple_lsd_inst_r/angle_diff9_return2[4]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.323    15.330 r  simple_lsd_inst_r/angle_2[7]_i_171__0/O
                         net (fo=1, routed)           0.458    15.788    simple_lsd_inst_r/angle_2[7]_i_171__0_n_0
    SLICE_X66Y83         LUT3 (Prop_lut3_I2_O)        0.326    16.114 r  simple_lsd_inst_r/angle_2[7]_i_82__0/O
                         net (fo=3, routed)           0.684    16.798    simple_lsd_inst_r/angle_2[7]_i_82__0_n_0
    SLICE_X66Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.922 r  simple_lsd_inst_r/angle_2[7]_i_36__0/O
                         net (fo=1, routed)           0.323    17.245    simple_lsd_inst_r/angle_2[7]_i_36__0_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.643 r  simple_lsd_inst_r/angle_2_reg[7]_i_8__0/CO[3]
                         net (fo=16, routed)          1.234    18.876    simple_lsd_inst_r/stp_1/angle_2_reg[0]_1[0]
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  simple_lsd_inst_r/stp_1/angle_1[5]_i_3__0/O
                         net (fo=9, routed)           1.337    20.338    simple_lsd_inst_r/stp_1/angle_1[5]_i_3__0_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.462 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_199__0/O
                         net (fo=1, routed)           0.000    20.462    simple_lsd_inst_r/stp_1/angle_2[7]_i_199__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.842 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_181__0/CO[3]
                         net (fo=7, routed)           0.846    21.687    simple_lsd_inst_r/stp_1/angle_diff11_return4
    SLICE_X55Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.811 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_103__0/O
                         net (fo=1, routed)           0.569    22.380    simple_lsd_inst_r/stp_1/angle_2[7]_i_103__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.927 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_54__0/O[2]
                         net (fo=6, routed)           1.545    24.472    simple_lsd_inst_r/angle_diff11_return2[2]
    SLICE_X52Y90         LUT4 (Prop_lut4_I3_O)        0.329    24.801 r  simple_lsd_inst_r/angle_2[7]_i_47__0/O
                         net (fo=3, routed)           1.111    25.911    simple_lsd_inst_r/angle_2[7]_i_47__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.326    26.237 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.399    26.636    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.034 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.406    28.440    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.152    28.592 r  simple_lsd_inst_r/stp_1/memory_reg_i_89__0/O
                         net (fo=2, routed)           0.962    29.554    simple_lsd_inst_r/stp_1/memory_reg_i_89__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.326    29.880 r  simple_lsd_inst_r/stp_1/memory_reg_i_70__0/O
                         net (fo=1, routed)           0.000    29.880    simple_lsd_inst_r/stp_1/memory_reg_i_70__0_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.412 r  simple_lsd_inst_r/stp_1/memory_reg_i_49__0/CO[3]
                         net (fo=7, routed)           1.081    31.492    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X57Y89         LUT6 (Prop_lut6_I5_O)        0.124    31.616 r  simple_lsd_inst_r/stp_1/memory_reg_i_41__0/O
                         net (fo=1, routed)           0.333    31.950    simple_lsd_inst_r/stp_1/memory_reg_i_41__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.335 r  simple_lsd_inst_r/stp_1/memory_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    32.335    simple_lsd_inst_r/stp_1/memory_reg_i_25__0_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.669 r  simple_lsd_inst_r/stp_1/memory_reg_i_18__0/O[1]
                         net (fo=3, routed)           0.983    33.651    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[5]
    SLICE_X56Y87         LUT6 (Prop_lut6_I4_O)        0.303    33.954 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24__0/O
                         net (fo=2, routed)           0.595    34.549    simple_lsd_inst_r/ram_0/memory_reg_i_15__0_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.124    34.673 r  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=1, routed)           0.445    35.118    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y87         LUT6 (Prop_lut6_I1_O)        0.124    35.242 r  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          2.410    37.652    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    37.776 r  simple_lsd_inst_r/stp_1/memory_reg_i_4__0/O
                         net (fo=1, routed)           0.845    38.621    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/wr_data[9]
    RAMB18_X3Y24         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.573    81.773    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X3Y24         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.567    82.340    
                         clock uncertainty           -0.094    82.246    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737    81.509    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         81.509    
                         arrival time                         -38.621    
  -------------------------------------------------------------------
                         slack                                 42.888    

Slack (MET) :             42.931ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.741ns  (logic 10.469ns (26.343%)  route 29.272ns (73.657%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 81.679 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.826    38.692    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y38         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.479    81.679    simple_lsd_inst_f/clk_out2
    SLICE_X52Y38         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[18]/C
                         clock pessimism              0.466    82.145    
                         clock uncertainty           -0.094    82.052    
    SLICE_X52Y38         FDRE (Setup_fdre_C_R)       -0.429    81.623    simple_lsd_inst_f/ram_wr_data_reg[18]
  -------------------------------------------------------------------
                         required time                         81.623    
                         arrival time                         -38.692    
  -------------------------------------------------------------------
                         slack                                 42.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.418ns (81.344%)  route 0.096ns (18.656%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X46Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.505 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/Q
                         net (fo=1, routed)           0.095    -0.409    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum[1]
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.364 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.364    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_4_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.209 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.209    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.155 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    simple_lsd_inst_f/gau_0/tad_0/p_0_out[4]
    SLICE_X45Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.825    -0.915    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X45Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_0/memory_reg_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.148ns (25.013%)  route 0.444ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.578    -0.653    simple_lsd_inst_f/clk_out2
    SLICE_X58Y50         FDRE                                         r  simple_lsd_inst_f/ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.505 r  simple_lsd_inst_f/ram_wr_addr_reg[1]/Q
                         net (fo=11, routed)          0.444    -0.062    simple_lsd_inst_f/ram_0/memory_reg_0_0[1]
    RAMB36_X3Y8          RAMB36E1                                     r  simple_lsd_inst_f/ram_0/memory_reg_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.892    -0.847    simple_lsd_inst_f/ram_0/clk_out2
    RAMB36_X3Y8          RAMB36E1                                     r  simple_lsd_inst_f/ram_0/memory_reg_4/CLKARDCLK
                         clock pessimism              0.509    -0.339    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.209    simple_lsd_inst_f/ram_0/memory_reg_4
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.449%)  route 0.241ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.564    -0.668    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X34Y45         FDRE                                         r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.504 r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/Q
                         net (fo=7, routed)           0.241    -0.262    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[6]
    RAMB18_X2Y18         RAMB18E1                                     r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.872    -0.867    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X2Y18         RAMB18E1                                     r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.592    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.409    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.606%)  route 0.221ns (57.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.596    -0.635    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X90Y78         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.250    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[8]
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.903    -0.836    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.582    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.399    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.555    -0.676    simple_lsd_inst_r/gau_0/stp_0/clk_out2
    SLICE_X38Y58         FDRE                                         r  simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/Q
                         net (fo=1, routed)           0.110    -0.402    simple_lsd_inst_r/gau_0/tad_0/Q[1]
    SLICE_X38Y59         SRL16E                                       r  simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.823    -0.917    simple_lsd_inst_r/gau_0/tad_0/clk_out2
    SLICE_X38Y59         SRL16E                                       r  simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/CLK
                         clock pessimism              0.256    -0.660    
    SLICE_X38Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.551    simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.355ns (68.730%)  route 0.162ns (31.270%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X39Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/Q
                         net (fo=1, routed)           0.161    -0.367    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.322    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum[3]_i_3_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.207 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.206    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[3]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.152 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    simple_lsd_inst_f/gau_0/tad_0/p_3_out[4]
    SLICE_X40Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.825    -0.915    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X40Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X44Y48         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.409    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum[0]
    SLICE_X43Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.830    -0.910    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X43Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/C
                         clock pessimism              0.275    -0.635    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.075    -0.560    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.800%)  route 0.228ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.594    -0.637    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X90Y76         FDSE                                         r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDSE (Prop_fdse_C_Q)         0.164    -0.473 r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/Q
                         net (fo=4, routed)           0.228    -0.245    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/Q[8]
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.906    -0.833    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.254    -0.579    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.396    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 visualizer_inst/div_0/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            visualizer_inst/div_0/out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.593    -0.639    visualizer_inst/div_0/clk_out2
    SLICE_X15Y37         FDRE                                         r  visualizer_inst/div_0/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  visualizer_inst/div_0/q_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.399    visualizer_inst/div_0/q[10]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.354 r  visualizer_inst/div_0/out_q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    visualizer_inst/div_0/out_q[10]_i_1_n_0
    SLICE_X14Y37         FDRE                                         r  visualizer_inst/div_0/out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.861    -0.879    visualizer_inst/div_0/clk_out2
    SLICE_X14Y37         FDRE                                         r  visualizer_inst/div_0/out_q_reg[10]/C
                         clock pessimism              0.253    -0.626    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120    -0.506    visualizer_inst/div_0/out_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.017%)  route 0.273ns (65.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.556    -0.675    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X37Y55         FDRE                                         r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/Q
                         net (fo=6, routed)           0.273    -0.261    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[7]
    RAMB18_X2Y21         RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.868    -0.871    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X2Y21         RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.274    -0.597    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.414    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 41.684 }
Period(ns):         83.368
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.368      79.484     DSP48_X1Y16      cam_top_inst_f/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.368      79.484     DSP48_X2Y20      cam_top_inst_r/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y5      visualizer_inst/fb_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y6      visualizer_inst/fb_ram/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y3      visualizer_inst/fb_ram/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y4      visualizer_inst/fb_ram/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y1      visualizer_inst/fb_ram/memory_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X2Y2      visualizer_inst/fb_ram/memory_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X0Y5      visualizer_inst/fb_ram/memory_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.368      80.005     RAMB36_X0Y6      visualizer_inst/fb_ram/memory_reg_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.368      129.992    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.684      40.704     SLICE_X66Y69     simple_lsd_inst_r/atan_0/s3_swap_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.684      40.704     SLICE_X66Y69     simple_lsd_inst_r/atan_0/s3_x_neg_reg_srl3/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X46Y80     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.684      40.434     SLICE_X50Y69     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.684      40.704     SLICE_X66Y59     simple_lsd_inst_f/atan_0/s3_swap_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.684      40.704     SLICE_X66Y59     simple_lsd_inst_f/atan_0/s3_x_neg_reg_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 4.009ns (37.607%)  route 6.651ns (62.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          6.651     9.681    dpram_mclk_inst/P[10]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.607ns  (logic 4.133ns (38.965%)  route 6.474ns (61.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.029 r  read_address/P[16]
                         net (fo=17, routed)          4.814     7.844    dpram_mclk_inst/P[16]
    SLICE_X23Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.968 r  dpram_mclk_inst/ram_reg_6_ENBWREN_cooolgate_en_gate_52_LOPT_REMAP/O
                         net (fo=1, routed)           1.660     9.627    dpram_mclk_inst/ram_reg_6_ENBWREN_cooolgate_en_sig_29
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.841    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 4.009ns (38.223%)  route 6.479ns (61.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          6.479     9.508    dpram_mclk_inst/P[0]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 4.009ns (38.810%)  route 6.321ns (61.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     3.029 r  read_address/P[8]
                         net (fo=16, routed)          6.321     9.350    dpram_mclk_inst/P[8]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.322ns  (logic 4.009ns (38.838%)  route 6.313ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 11.955 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          6.313     9.343    dpram_mclk_inst/P[10]
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.650    11.955    dpram_mclk_inst/clk_out3
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/CLKBWRCLK
                         clock pessimism              0.452    12.407    
                         clock uncertainty           -0.069    12.338    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.772    dpram_mclk_inst/ram_reg_12
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.268ns  (logic 4.133ns (40.251%)  route 6.135ns (59.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 11.898 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.029 f  read_address/P[18]
                         net (fo=17, routed)          4.703     7.733    dpram_mclk_inst/P[18]
    SLICE_X23Y12         LUT3 (Prop_lut3_I0_O)        0.124     7.857 r  dpram_mclk_inst/ram_reg_6_i_2/O
                         net (fo=2, routed)           1.432     9.288    dpram_mclk_inst/ram_reg_6_i_2_n_0
    RAMB36_X3Y2          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.593    11.898    dpram_mclk_inst/clk_out3
    RAMB36_X3Y2          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.452    12.350    
                         clock uncertainty           -0.069    12.281    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.838    dpram_mclk_inst/ram_reg_7
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 4.009ns (39.496%)  route 6.141ns (60.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 11.955 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          6.141     9.170    dpram_mclk_inst/P[0]
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.650    11.955    dpram_mclk_inst/clk_out3
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/CLKBWRCLK
                         clock pessimism              0.452    12.407    
                         clock uncertainty           -0.069    12.338    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.772    dpram_mclk_inst/ram_reg_12
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 4.009ns (39.615%)  route 6.111ns (60.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.029 r  read_address/P[13]
                         net (fo=16, routed)          6.111     9.140    dpram_mclk_inst/P[13]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 4.009ns (40.135%)  route 5.980ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          5.980     9.009    dpram_mclk_inst/P[10]
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.718    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 4.009ns (40.292%)  route 5.941ns (59.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          5.941     8.970    dpram_mclk_inst/P[0]
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.718    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  2.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.164    -0.425 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.369    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X112Y47        FDPE (Hold_fdpe_C_D)         0.060    -0.529    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.552    -0.679    clk_74_25m
    SLICE_X39Y86         FDRE                                         r  vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  vcount_reg[2]/Q
                         net (fo=9, routed)           0.135    -0.404    sel0[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.359 r  vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    vcount[4]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X38Y86         FDRE                                         r  vcount_reg[4]/C
                         clock pessimism              0.254    -0.666    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.120    -0.546    vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.110    -0.272    rgb2dvi_inst/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y122       LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.981    -0.759    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.418    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.109    -0.273    rgb2dvi_inst/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y122       LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.981    -0.759    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.091    -0.419    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.239%)  route 0.138ns (39.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.555    -0.676    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  hcount_reg[9]/Q
                         net (fo=6, routed)           0.138    -0.374    hcount_reg__0[9]
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.045    -0.329 r  read_address_i_10/O
                         net (fo=2, routed)           0.000    -0.329    C[10]
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.274    -0.642    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.120    -0.522    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.128    -0.461 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
    SLICE_X113Y47        FDPE (Hold_fdpe_C_D)         0.091    -0.498    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.647%)  route 0.154ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.717    -0.514    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.154    -0.196    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y106       LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.151    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.994    -0.746    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.376    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.706    -0.525    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.223    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y126       LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.979    -0.761    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.404    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.386%)  route 0.133ns (41.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.552    -0.679    clk_74_25m
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  vcount_reg[9]/Q
                         net (fo=7, routed)           0.133    -0.406    sel0[9]
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.361 r  vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    vcount[9]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/C
                         clock pessimism              0.241    -0.679    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092    -0.587    vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.331%)  route 0.156ns (42.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.717    -0.514    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.194    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.045    -0.149 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.149    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.994    -0.746    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.120    -0.377    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X0Y1      dpram_mclk_inst/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X0Y2      dpram_mclk_inst/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y5      dpram_mclk_inst/ram_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y6      dpram_mclk_inst/ram_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X4Y5      dpram_mclk_inst/ram_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X4Y6      dpram_mclk_inst/ram_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y1      dpram_mclk_inst/ram_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y2      dpram_mclk_inst/ram_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y3      dpram_mclk_inst/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.474      10.582     RAMB36_X1Y4      dpram_mclk_inst/ram_reg_3/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.474      39.159     PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       13.474      199.886    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.737       3.737      PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.737       3.737      PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X92Y109    rgb2dvi_inst/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X92Y109    rgb2dvi_inst/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.737       6.237      SLICE_X112Y47    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.737       6.237      SLICE_X112Y47    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.737       3.737      PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.737       3.737      PLLE2_ADV_X1Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X92Y109    rgb2dvi_inst/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X66Y99     rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X92Y109    rgb2dvi_inst/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.737       6.237      SLICE_X112Y47    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.737       6.237      SLICE_X112Y47    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.474      12.225     PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.474      12.225     PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.474      39.159     PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.474      146.526    PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0   rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y128   rgb2dvi_inst/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y127   rgb2dvi_inst/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y126   rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y125   rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y130   rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y129   rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y122   rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X1Y121   rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.474      12.225     PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.474      146.526    PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1   rgb2dvi_inst/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y128   rgb2dvi_inst/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y127   rgb2dvi_inst/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y126   rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y125   rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y130   rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y129   rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y122   rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X1Y121   rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.695       1.446      PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.695       157.305    PLLE2_ADV_X1Y0  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  cam_pclk_pin

Setup :           26  Failing Endpoints,  Worst Slack       -7.321ns,  Total Violation     -132.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.321ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        14.517ns  (logic 0.642ns (4.423%)  route 13.875ns (95.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)        13.875  5599.009    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124  5599.133 r  cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0/O
                         net (fo=1, routed)           0.000  5599.133    cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0_n_0
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.029  5591.811    cam_top_inst_r/camera_if_inst/hcnt2_reg[0]
  -------------------------------------------------------------------
                         required time                       5591.811    
                         arrival time                       -5599.132    
  -------------------------------------------------------------------
                         slack                                 -7.321    

Slack (VIOLATED) :        -7.261ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        14.457ns  (logic 0.642ns (4.441%)  route 13.815ns (95.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)        13.815  5598.949    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X39Y88         LUT6 (Prop_lut6_I3_O)        0.124  5599.073 r  cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000  5599.073    cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0_n_0
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.029  5591.811    cam_top_inst_r/camera_if_inst/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                       5591.811    
                         arrival time                       -5599.072    
  -------------------------------------------------------------------
                         slack                                 -7.261    

Slack (VIOLATED) :        -6.934ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        14.131ns  (logic 0.642ns (4.543%)  route 13.489ns (95.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)        13.489  5598.624    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.124  5598.748 r  cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000  5598.748    cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0_n_0
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.031  5591.812    cam_top_inst_r/camera_if_inst/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                       5591.813    
                         arrival time                       -5598.747    
  -------------------------------------------------------------------
                         slack                                 -6.934    

Slack (VIOLATED) :        -6.022ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        13.220ns  (logic 0.766ns (5.794%)  route 12.454ns (94.206%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         6.152  5591.286    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124  5591.410 f  cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0/O
                         net (fo=1, routed)           6.302  5597.712    cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I5_O)        0.124  5597.836 r  cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000  5597.836    cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0_n_0
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.031  5591.812    cam_top_inst_r/camera_if_inst/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                       5591.813    
                         arrival time                       -5597.835    
  -------------------------------------------------------------------
                         slack                                 -6.022    

Slack (VIOLATED) :        -5.581ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        12.224ns  (logic 0.642ns (5.252%)  route 11.582ns (94.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.249  5596.840    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524  5591.258    cam_top_inst_r/camera_if_inst/vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                       5591.258    
                         arrival time                       -5596.839    
  -------------------------------------------------------------------
                         slack                                 -5.581    

Slack (VIOLATED) :        -5.581ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        12.224ns  (logic 0.642ns (5.252%)  route 11.582ns (94.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.249  5596.840    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524  5591.258    cam_top_inst_r/camera_if_inst/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                       5591.258    
                         arrival time                       -5596.839    
  -------------------------------------------------------------------
                         slack                                 -5.581    

Slack (VIOLATED) :        -5.581ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        12.224ns  (logic 0.642ns (5.252%)  route 11.582ns (94.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.249  5596.840    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524  5591.258    cam_top_inst_r/camera_if_inst/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                       5591.258    
                         arrival time                       -5596.839    
  -------------------------------------------------------------------
                         slack                                 -5.581    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        12.316ns  (logic 0.642ns (5.213%)  route 11.674ns (94.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.342  5596.933    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.429  5591.353    cam_top_inst_r/camera_if_inst/vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                       5591.353    
                         arrival time                       -5596.932    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        12.316ns  (logic 0.642ns (5.213%)  route 11.674ns (94.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.342  5596.933    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.429  5591.353    cam_top_inst_r/camera_if_inst/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                       5591.353    
                         arrival time                       -5596.932    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0_1 rise@5585.684ns)
  Data Path Delay:        12.316ns  (logic 0.642ns (5.213%)  route 11.674ns (94.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.342  5596.933    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.177  5591.782    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.429  5591.353    cam_top_inst_r/camera_if_inst/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                       5591.353    
                         arrival time                       -5596.932    
  -------------------------------------------------------------------
                         slack                                 -5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.177     6.849    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.885    cam_top_inst_r/camera_if_inst/hcnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.177     6.849    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.885    cam_top_inst_r/camera_if_inst/hcnt2_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.177     6.849    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.885    cam_top_inst_r/camera_if_inst/hcnt2_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.177     6.849    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.885    cam_top_inst_r/camera_if_inst/hcnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.177     6.849    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.885    cam_top_inst_r/camera_if_inst/hcnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.177     6.849    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.885    cam_top_inst_r/camera_if_inst/hcnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 0.518ns (5.605%)  route 8.723ns (94.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.240     7.547    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.651     6.673    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                         clock pessimism              0.000     6.673    
                         clock uncertainty            0.177     6.850    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.020     6.830    cam_top_inst_r/camera_if_inst/hcnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.830    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 0.518ns (5.605%)  route 8.723ns (94.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.240     7.547    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.651     6.673    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/C
                         clock pessimism              0.000     6.673    
                         clock uncertainty            0.177     6.850    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.020     6.830    cam_top_inst_r/camera_if_inst/hcnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.830    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 0.518ns (5.605%)  route 8.723ns (94.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.240     7.547    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.651     6.673    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
                         clock pessimism              0.000     6.673    
                         clock uncertainty            0.177     6.850    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.020     6.830    cam_top_inst_r/camera_if_inst/hcnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.830    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 0.518ns (5.605%)  route 8.723ns (94.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.240     7.547    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.651     6.673    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/C
                         clock pessimism              0.000     6.673    
                         clock uncertainty            0.177     6.850    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.020     6.830    cam_top_inst_r/camera_if_inst/hcnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.830    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  cam_pclk_pin

Setup :           26  Failing Endpoints,  Worst Slack       -7.324ns,  Total Violation     -132.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.324ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        14.517ns  (logic 0.642ns (4.423%)  route 13.875ns (95.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)        13.875  5599.009    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124  5599.133 r  cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0/O
                         net (fo=1, routed)           0.000  5599.133    cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0_n_0
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.029  5591.808    cam_top_inst_r/camera_if_inst/hcnt2_reg[0]
  -------------------------------------------------------------------
                         required time                       5591.808    
                         arrival time                       -5599.132    
  -------------------------------------------------------------------
                         slack                                 -7.324    

Slack (VIOLATED) :        -7.264ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        14.457ns  (logic 0.642ns (4.441%)  route 13.815ns (95.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)        13.815  5598.949    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X39Y88         LUT6 (Prop_lut6_I3_O)        0.124  5599.073 r  cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000  5599.073    cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0_n_0
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.029  5591.808    cam_top_inst_r/camera_if_inst/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                       5591.808    
                         arrival time                       -5599.072    
  -------------------------------------------------------------------
                         slack                                 -7.264    

Slack (VIOLATED) :        -6.937ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        14.131ns  (logic 0.642ns (4.543%)  route 13.489ns (95.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)        13.489  5598.624    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.124  5598.748 r  cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000  5598.748    cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0_n_0
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.031  5591.810    cam_top_inst_r/camera_if_inst/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                       5591.810    
                         arrival time                       -5598.747    
  -------------------------------------------------------------------
                         slack                                 -6.937    

Slack (VIOLATED) :        -6.025ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        13.220ns  (logic 0.766ns (5.794%)  route 12.454ns (94.206%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         6.152  5591.286    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124  5591.410 f  cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0/O
                         net (fo=1, routed)           6.302  5597.712    cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I5_O)        0.124  5597.836 r  cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000  5597.836    cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0_n_0
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.031  5591.810    cam_top_inst_r/camera_if_inst/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                       5591.810    
                         arrival time                       -5597.835    
  -------------------------------------------------------------------
                         slack                                 -6.025    

Slack (VIOLATED) :        -5.584ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        12.224ns  (logic 0.642ns (5.252%)  route 11.582ns (94.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.249  5596.840    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524  5591.255    cam_top_inst_r/camera_if_inst/vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                       5591.255    
                         arrival time                       -5596.839    
  -------------------------------------------------------------------
                         slack                                 -5.584    

Slack (VIOLATED) :        -5.584ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        12.224ns  (logic 0.642ns (5.252%)  route 11.582ns (94.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.249  5596.840    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524  5591.255    cam_top_inst_r/camera_if_inst/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                       5591.255    
                         arrival time                       -5596.839    
  -------------------------------------------------------------------
                         slack                                 -5.584    

Slack (VIOLATED) :        -5.584ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        12.224ns  (logic 0.642ns (5.252%)  route 11.582ns (94.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.249  5596.840    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y88         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524  5591.255    cam_top_inst_r/camera_if_inst/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                       5591.255    
                         arrival time                       -5596.839    
  -------------------------------------------------------------------
                         slack                                 -5.584    

Slack (VIOLATED) :        -5.582ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        12.316ns  (logic 0.642ns (5.213%)  route 11.674ns (94.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.342  5596.933    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.429  5591.350    cam_top_inst_r/camera_if_inst/vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                       5591.350    
                         arrival time                       -5596.932    
  -------------------------------------------------------------------
                         slack                                 -5.582    

Slack (VIOLATED) :        -5.582ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        12.316ns  (logic 0.642ns (5.213%)  route 11.674ns (94.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.342  5596.933    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.429  5591.350    cam_top_inst_r/camera_if_inst/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                       5591.350    
                         arrival time                       -5596.932    
  -------------------------------------------------------------------
                         slack                                 -5.582    

Slack (VIOLATED) :        -5.582ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.316ns  (cam_pclk_pin rise@5586.000ns - clk_out2_clk_wiz_0 rise@5585.684ns)
  Data Path Delay:        12.316ns  (logic 0.642ns (5.213%)  route 11.674ns (94.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 5591.959 - 5586.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 5584.616 - 5585.684 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   5585.684  5585.684 r  
    H16                                               0.000  5585.684 r  sysclk (IN)
                         net (fo=0)                   0.000  5585.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  5587.135 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5588.420    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  5580.661 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  5582.867    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5582.968 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  5584.616    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  5585.134 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  5589.466    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  5589.590 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         7.342  5596.933    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                   5586.000  5586.000 r  
    V13                                               0.000  5586.000 r  pclk_r (IN)
                         net (fo=0)                   0.000  5586.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.499  5587.499 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.890  5590.389    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5590.480 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.479  5591.958    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X35Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
                         clock pessimism              0.000  5591.958    
                         clock uncertainty           -0.180  5591.779    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.429  5591.350    cam_top_inst_r/camera_if_inst/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                       5591.350    
                         arrival time                       -5596.932    
  -------------------------------------------------------------------
                         slack                                 -5.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.180     6.851    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.887    cam_top_inst_r/camera_if_inst/hcnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.887    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.180     6.851    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.887    cam_top_inst_r/camera_if_inst/hcnt2_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.887    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.180     6.851    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.887    cam_top_inst_r/camera_if_inst/hcnt2_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.887    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.180     6.851    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.887    cam_top_inst_r/camera_if_inst/hcnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.887    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.180     6.851    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.887    cam_top_inst_r/camera_if_inst/hcnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.887    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.518ns (5.644%)  route 8.660ns (94.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.177     7.484    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.650     6.672    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X38Y85         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/C
                         clock pessimism              0.000     6.672    
                         clock uncertainty            0.180     6.851    
    SLICE_X38Y85         FDRE (Hold_fdre_C_R)         0.036     6.887    cam_top_inst_r/camera_if_inst/hcnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.887    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 0.518ns (5.605%)  route 8.723ns (94.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.240     7.547    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.651     6.673    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                         clock pessimism              0.000     6.673    
                         clock uncertainty            0.180     6.852    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.020     6.832    cam_top_inst_r/camera_if_inst/hcnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.832    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 0.518ns (5.605%)  route 8.723ns (94.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.240     7.547    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.651     6.673    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/C
                         clock pessimism              0.000     6.673    
                         clock uncertainty            0.180     6.852    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.020     6.832    cam_top_inst_r/camera_if_inst/hcnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.832    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 0.518ns (5.605%)  route 8.723ns (94.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.240     7.547    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.651     6.673    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
                         clock pessimism              0.000     6.673    
                         clock uncertainty            0.180     6.852    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.020     6.832    cam_top_inst_r/camera_if_inst/hcnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.832    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 0.518ns (5.605%)  route 8.723ns (94.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.483     3.207    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.100     3.307 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          4.240     7.547    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           3.350     4.921    pclk_r_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.022 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.651     6.673    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X39Y87         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/C
                         clock pessimism              0.000     6.673    
                         clock uncertainty            0.180     6.852    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.020     6.832    cam_top_inst_r/camera_if_inst/hcnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.832    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  0.715    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :          298  Failing Endpoints,  Worst Slack       -6.693ns,  Total Violation    -1101.681ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.693ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        10.160ns  (logic 0.456ns (4.488%)  route 9.704ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7672.697 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.031ns = ( 7668.863 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.685  7668.864    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y78         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456  7669.320 r  lsd_output_buffer_inst_f/line_num_reg[8]/Q
                         net (fo=1, routed)           9.704  7679.023    lsd_output_buffer_inst_f/line_num[8]
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.518  7672.696    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[8]/C
                         clock pessimism              0.000  7672.696    
                         clock uncertainty           -0.261  7672.435    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.105  7672.330    lsd_output_buffer_inst_f/out_line_num_reg[8]
  -------------------------------------------------------------------
                         required time                       7672.330    
                         arrival time                       -7679.023    
  -------------------------------------------------------------------
                         slack                                 -6.693    

Slack (VIOLATED) :        -5.074ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        8.619ns  (logic 0.456ns (5.291%)  route 8.163ns (94.709%))
  Logic Levels:           0  
  Clock Path Skew:        3.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7672.698 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.031ns = ( 7668.863 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.685  7668.864    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y78         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456  7669.320 r  lsd_output_buffer_inst_f/line_num_reg[7]/Q
                         net (fo=1, routed)           8.163  7677.483    lsd_output_buffer_inst_f/line_num[7]
    SLICE_X30Y84         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.519  7672.697    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X30Y84         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[7]/C
                         clock pessimism              0.000  7672.697    
                         clock uncertainty           -0.261  7672.436    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)       -0.028  7672.408    lsd_output_buffer_inst_f/out_line_num_reg[7]
  -------------------------------------------------------------------
                         required time                       7672.408    
                         arrival time                       -7677.482    
  -------------------------------------------------------------------
                         slack                                 -5.074    

Slack (VIOLATED) :        -4.738ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        8.283ns  (logic 0.456ns (5.505%)  route 7.827ns (94.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7672.698 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.031ns = ( 7668.863 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.685  7668.864    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y78         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456  7669.320 r  lsd_output_buffer_inst_f/line_num_reg[6]/Q
                         net (fo=1, routed)           7.827  7677.147    lsd_output_buffer_inst_f/line_num[6]
    SLICE_X30Y84         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.519  7672.697    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X30Y84         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[6]/C
                         clock pessimism              0.000  7672.697    
                         clock uncertainty           -0.261  7672.436    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)       -0.028  7672.408    lsd_output_buffer_inst_f/out_line_num_reg[6]
  -------------------------------------------------------------------
                         required time                       7672.408    
                         arrival time                       -7677.146    
  -------------------------------------------------------------------
                         slack                                 -4.738    

Slack (VIOLATED) :        -4.710ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        8.220ns  (logic 0.456ns (5.547%)  route 7.764ns (94.453%))
  Logic Levels:           0  
  Clock Path Skew:        3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7672.697 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.030ns = ( 7668.864 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.686  7668.865    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y79         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456  7669.321 r  lsd_output_buffer_inst_f/line_num_reg[9]/Q
                         net (fo=1, routed)           7.764  7677.085    lsd_output_buffer_inst_f/line_num[9]
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.518  7672.696    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[9]/C
                         clock pessimism              0.000  7672.696    
                         clock uncertainty           -0.261  7672.435    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.061  7672.374    lsd_output_buffer_inst_f/out_line_num_reg[9]
  -------------------------------------------------------------------
                         required time                       7672.375    
                         arrival time                       -7677.084    
  -------------------------------------------------------------------
                         slack                                 -4.710    

Slack (VIOLATED) :        -4.701ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/pb_l/Parent/sum/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        8.091ns  (logic 0.642ns (7.935%)  route 7.449ns (92.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7672.747 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 7668.826 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  7668.827    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  7669.345 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  7673.677    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  7673.801 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         3.116  7676.917    testset_inst/pb_l/Parent/SS[0]
    DSP48_X2Y36          DSP48E1                                      r  testset_inst/pb_l/Parent/sum/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.568  7672.747    testset_inst/pb_l/Parent/FCLK_CLK0
    DSP48_X2Y36          DSP48E1                                      r  testset_inst/pb_l/Parent/sum/CLK
                         clock pessimism              0.000  7672.747    
                         clock uncertainty           -0.261  7672.486    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_RSTM)
                                                     -0.270  7672.216    testset_inst/pb_l/Parent/sum
  -------------------------------------------------------------------
                         required time                       7672.215    
                         arrival time                       -7676.917    
  -------------------------------------------------------------------
                         slack                                 -4.701    

Slack (VIOLATED) :        -4.650ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        8.140ns  (logic 0.456ns (5.602%)  route 7.684ns (94.398%))
  Logic Levels:           0  
  Clock Path Skew:        3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7672.697 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.030ns = ( 7668.864 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.686  7668.865    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y79         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456  7669.321 r  lsd_output_buffer_inst_f/line_num_reg[12]/Q
                         net (fo=1, routed)           7.684  7677.004    lsd_output_buffer_inst_f/line_num[12]
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.518  7672.696    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[12]/C
                         clock pessimism              0.000  7672.696    
                         clock uncertainty           -0.261  7672.435    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.081  7672.354    lsd_output_buffer_inst_f/out_line_num_reg[12]
  -------------------------------------------------------------------
                         required time                       7672.354    
                         arrival time                       -7677.004    
  -------------------------------------------------------------------
                         slack                                 -4.650    

Slack (VIOLATED) :        -4.563ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/pb_r/Parent/sum__1/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 7672.741 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 7668.826 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  7668.827    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  7669.345 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  7673.677    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  7673.801 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         2.973  7676.773    testset_inst/pb_r/Parent/SS[0]
    DSP48_X2Y33          DSP48E1                                      r  testset_inst/pb_r/Parent/sum__1/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.562  7672.741    testset_inst/pb_r/Parent/FCLK_CLK0
    DSP48_X2Y33          DSP48E1                                      r  testset_inst/pb_r/Parent/sum__1/CLK
                         clock pessimism              0.000  7672.741    
                         clock uncertainty           -0.261  7672.479    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_RSTM)
                                                     -0.270  7672.209    testset_inst/pb_r/Parent/sum__1
  -------------------------------------------------------------------
                         required time                       7672.210    
                         arrival time                       -7676.773    
  -------------------------------------------------------------------
                         slack                                 -4.563    

Slack (VIOLATED) :        -4.485ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        7.974ns  (logic 0.456ns (5.718%)  route 7.518ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7672.697 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.029ns = ( 7668.865 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.687  7668.866    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y80         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456  7669.322 r  lsd_output_buffer_inst_f/line_num_reg[0]/Q
                         net (fo=1, routed)           7.518  7676.840    lsd_output_buffer_inst_f/line_num[0]
    SLICE_X29Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.518  7672.696    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X29Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[0]/C
                         clock pessimism              0.000  7672.696    
                         clock uncertainty           -0.261  7672.435    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)       -0.081  7672.354    lsd_output_buffer_inst_f/out_line_num_reg[0]
  -------------------------------------------------------------------
                         required time                       7672.354    
                         arrival time                       -7676.839    
  -------------------------------------------------------------------
                         slack                                 -4.485    

Slack (VIOLATED) :        -4.391ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        7.907ns  (logic 0.456ns (5.767%)  route 7.451ns (94.233%))
  Logic Levels:           0  
  Clock Path Skew:        3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7672.696 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.034ns = ( 7668.860 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.682  7668.861    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y77         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456  7669.317 r  lsd_output_buffer_inst_f/line_num_reg[3]/Q
                         net (fo=1, routed)           7.451  7676.768    lsd_output_buffer_inst_f/line_num[3]
    SLICE_X29Y82         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.517  7672.695    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X29Y82         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[3]/C
                         clock pessimism              0.000  7672.695    
                         clock uncertainty           -0.261  7672.434    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)       -0.058  7672.376    lsd_output_buffer_inst_f/out_line_num_reg[3]
  -------------------------------------------------------------------
                         required time                       7672.376    
                         arrival time                       -7676.767    
  -------------------------------------------------------------------
                         slack                                 -4.391    

Slack (VIOLATED) :        -4.377ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/pb_l/Parent/sum/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0_1 rise@7669.895ns)
  Data Path Delay:        7.530ns  (logic 0.642ns (8.526%)  route 6.888ns (91.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7672.747 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 7668.826 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  7668.827    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  7669.345 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  7673.677    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  7673.801 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         2.556  7676.356    testset_inst/pb_l/Parent/SS[0]
    DSP48_X2Y36          DSP48E1                                      r  testset_inst/pb_l/Parent/sum/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.568  7672.747    testset_inst/pb_l/Parent/FCLK_CLK0
    DSP48_X2Y36          DSP48E1                                      r  testset_inst/pb_l/Parent/sum/CLK
                         clock pessimism              0.000  7672.747    
                         clock uncertainty           -0.261  7672.486    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507  7671.979    testset_inst/pb_l/Parent/sum
  -------------------------------------------------------------------
                         required time                       7671.979    
                         arrival time                       -7676.356    
  -------------------------------------------------------------------
                         slack                                 -4.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 lsd_output_buffer_inst_r/line_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_r/out_line_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.367ns (6.916%)  route 4.939ns (93.084%))
  Logic Levels:           0  
  Clock Path Skew:        4.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.520    -1.649    lsd_output_buffer_inst_r/clk_out2
    SLICE_X31Y86         FDRE                                         r  lsd_output_buffer_inst_r/line_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.282 r  lsd_output_buffer_inst_r/line_num_reg[2]/Q
                         net (fo=1, routed)           4.939     3.657    lsd_output_buffer_inst_r/line_num_reg_n_0_[2]
    SLICE_X33Y86         FDRE                                         r  lsd_output_buffer_inst_r/out_line_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.647     2.941    lsd_output_buffer_inst_r/FCLK_CLK0
    SLICE_X33Y86         FDRE                                         r  lsd_output_buffer_inst_r/out_line_num_reg[2]/C
                         clock pessimism              0.000     2.941    
                         clock uncertainty            0.261     3.202    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.196     3.398    lsd_output_buffer_inst_r/out_line_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.398    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.518ns (9.950%)  route 4.688ns (90.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.126     3.512    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X44Y89         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X44Y89         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[10]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.261     3.204    
    SLICE_X44Y89         FDRE (Hold_fdre_C_R)        -0.020     3.184    testset_inst/fbl_inst/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/clk_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.518ns (9.950%)  route 4.688ns (90.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.126     3.512    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X44Y89         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X44Y89         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[16]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.261     3.204    
    SLICE_X44Y89         FDRE (Hold_fdre_C_R)        -0.020     3.184    testset_inst/fbl_inst/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 lsd_output_buffer_inst_f/write_protect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.030ns (18.515%)  route 4.533ns (81.485%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.518    -1.651    lsd_output_buffer_inst_f/clk_out2
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.418    -1.233 r  lsd_output_buffer_inst_f/write_protect_reg/Q
                         net (fo=10, routed)          1.249     0.016    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_ready_f
    SLICE_X31Y83         LUT4 (Prop_lut4_I3_O)        0.100     0.116 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_15/O
                         net (fo=1, routed)           0.000     0.116    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_15_n_0
    SLICE_X31Y83         MUXF7 (Prop_muxf7_I0_O)      0.171     0.287 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_10/O
                         net (fo=1, routed)           1.571     1.858    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_10_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.241     2.099 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_5/O
                         net (fo=1, routed)           1.713     3.812    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_5_n_0
    SLICE_X29Y86         LUT6 (Prop_lut6_I4_O)        0.100     3.912 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.912    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X29Y86         FDRE                                         r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.694     2.988    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y86         FDRE                                         r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.988    
                         clock uncertainty            0.261     3.249    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.270     3.519    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.912    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.518ns (9.719%)  route 4.812ns (90.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.250     3.635    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.648     2.942    testset_inst/fbl_inst/clk
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.261     3.203    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.020     3.183    testset_inst/fbl_inst/cnt_edge_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.518ns (9.719%)  route 4.812ns (90.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.250     3.635    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.648     2.942    testset_inst/fbl_inst/clk
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[10]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.261     3.203    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.020     3.183    testset_inst/fbl_inst/cnt_edge_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.518ns (9.719%)  route 4.812ns (90.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.250     3.635    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.648     2.942    testset_inst/fbl_inst/clk
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[8]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.261     3.203    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.020     3.183    testset_inst/fbl_inst/cnt_edge_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.518ns (9.719%)  route 4.812ns (90.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.250     3.635    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.648     2.942    testset_inst/fbl_inst/clk
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[9]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.261     3.203    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.020     3.183    testset_inst/fbl_inst/cnt_edge_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.518ns (9.578%)  route 4.890ns (90.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.328     3.714    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X42Y89         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[11]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.261     3.204    
    SLICE_X42Y89         FDRE (Hold_fdre_C_R)         0.036     3.240    testset_inst/fbl_inst/cnt_edge_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.518ns (9.578%)  route 4.890ns (90.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.328     3.714    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X42Y89         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[12]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.261     3.204    
    SLICE_X42Y89         FDRE (Hold_fdre_C_R)         0.036     3.240    testset_inst/fbl_inst/cnt_edge_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :          298  Failing Endpoints,  Worst Slack       -6.694ns,  Total Violation    -1102.138ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.694ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        10.160ns  (logic 0.456ns (4.488%)  route 9.704ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7672.697 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.031ns = ( 7668.863 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.685  7668.864    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y78         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456  7669.320 r  lsd_output_buffer_inst_f/line_num_reg[8]/Q
                         net (fo=1, routed)           9.704  7679.023    lsd_output_buffer_inst_f/line_num[8]
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.518  7672.696    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[8]/C
                         clock pessimism              0.000  7672.696    
                         clock uncertainty           -0.263  7672.433    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.105  7672.328    lsd_output_buffer_inst_f/out_line_num_reg[8]
  -------------------------------------------------------------------
                         required time                       7672.329    
                         arrival time                       -7679.023    
  -------------------------------------------------------------------
                         slack                                 -6.694    

Slack (VIOLATED) :        -5.075ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        8.619ns  (logic 0.456ns (5.291%)  route 8.163ns (94.709%))
  Logic Levels:           0  
  Clock Path Skew:        3.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7672.698 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.031ns = ( 7668.863 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.685  7668.864    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y78         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456  7669.320 r  lsd_output_buffer_inst_f/line_num_reg[7]/Q
                         net (fo=1, routed)           8.163  7677.483    lsd_output_buffer_inst_f/line_num[7]
    SLICE_X30Y84         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.519  7672.697    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X30Y84         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[7]/C
                         clock pessimism              0.000  7672.697    
                         clock uncertainty           -0.263  7672.434    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)       -0.028  7672.406    lsd_output_buffer_inst_f/out_line_num_reg[7]
  -------------------------------------------------------------------
                         required time                       7672.406    
                         arrival time                       -7677.482    
  -------------------------------------------------------------------
                         slack                                 -5.075    

Slack (VIOLATED) :        -4.739ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        8.283ns  (logic 0.456ns (5.505%)  route 7.827ns (94.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7672.698 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.031ns = ( 7668.863 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.685  7668.864    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y78         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456  7669.320 r  lsd_output_buffer_inst_f/line_num_reg[6]/Q
                         net (fo=1, routed)           7.827  7677.147    lsd_output_buffer_inst_f/line_num[6]
    SLICE_X30Y84         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.519  7672.697    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X30Y84         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[6]/C
                         clock pessimism              0.000  7672.697    
                         clock uncertainty           -0.263  7672.434    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)       -0.028  7672.406    lsd_output_buffer_inst_f/out_line_num_reg[6]
  -------------------------------------------------------------------
                         required time                       7672.406    
                         arrival time                       -7677.146    
  -------------------------------------------------------------------
                         slack                                 -4.739    

Slack (VIOLATED) :        -4.711ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        8.220ns  (logic 0.456ns (5.547%)  route 7.764ns (94.453%))
  Logic Levels:           0  
  Clock Path Skew:        3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7672.697 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.030ns = ( 7668.864 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.686  7668.865    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y79         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456  7669.321 r  lsd_output_buffer_inst_f/line_num_reg[9]/Q
                         net (fo=1, routed)           7.764  7677.085    lsd_output_buffer_inst_f/line_num[9]
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.518  7672.696    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[9]/C
                         clock pessimism              0.000  7672.696    
                         clock uncertainty           -0.263  7672.433    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.061  7672.372    lsd_output_buffer_inst_f/out_line_num_reg[9]
  -------------------------------------------------------------------
                         required time                       7672.373    
                         arrival time                       -7677.084    
  -------------------------------------------------------------------
                         slack                                 -4.711    

Slack (VIOLATED) :        -4.702ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/pb_l/Parent/sum/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        8.091ns  (logic 0.642ns (7.935%)  route 7.449ns (92.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7672.747 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 7668.826 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  7668.827    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  7669.345 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  7673.677    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  7673.801 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         3.116  7676.917    testset_inst/pb_l/Parent/SS[0]
    DSP48_X2Y36          DSP48E1                                      r  testset_inst/pb_l/Parent/sum/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.568  7672.747    testset_inst/pb_l/Parent/FCLK_CLK0
    DSP48_X2Y36          DSP48E1                                      r  testset_inst/pb_l/Parent/sum/CLK
                         clock pessimism              0.000  7672.747    
                         clock uncertainty           -0.263  7672.484    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_RSTM)
                                                     -0.270  7672.214    testset_inst/pb_l/Parent/sum
  -------------------------------------------------------------------
                         required time                       7672.214    
                         arrival time                       -7676.917    
  -------------------------------------------------------------------
                         slack                                 -4.702    

Slack (VIOLATED) :        -4.651ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        8.140ns  (logic 0.456ns (5.602%)  route 7.684ns (94.398%))
  Logic Levels:           0  
  Clock Path Skew:        3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7672.697 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.030ns = ( 7668.864 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.686  7668.865    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y79         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456  7669.321 r  lsd_output_buffer_inst_f/line_num_reg[12]/Q
                         net (fo=1, routed)           7.684  7677.004    lsd_output_buffer_inst_f/line_num[12]
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.518  7672.696    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X31Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[12]/C
                         clock pessimism              0.000  7672.696    
                         clock uncertainty           -0.263  7672.433    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.081  7672.352    lsd_output_buffer_inst_f/out_line_num_reg[12]
  -------------------------------------------------------------------
                         required time                       7672.353    
                         arrival time                       -7677.004    
  -------------------------------------------------------------------
                         slack                                 -4.651    

Slack (VIOLATED) :        -4.565ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/pb_r/Parent/sum__1/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        7.947ns  (logic 0.642ns (8.079%)  route 7.305ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 7672.741 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 7668.826 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  7668.827    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  7669.345 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  7673.677    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  7673.801 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         2.973  7676.773    testset_inst/pb_r/Parent/SS[0]
    DSP48_X2Y33          DSP48E1                                      r  testset_inst/pb_r/Parent/sum__1/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.562  7672.741    testset_inst/pb_r/Parent/FCLK_CLK0
    DSP48_X2Y33          DSP48E1                                      r  testset_inst/pb_r/Parent/sum__1/CLK
                         clock pessimism              0.000  7672.741    
                         clock uncertainty           -0.263  7672.478    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_RSTM)
                                                     -0.270  7672.208    testset_inst/pb_r/Parent/sum__1
  -------------------------------------------------------------------
                         required time                       7672.208    
                         arrival time                       -7676.773    
  -------------------------------------------------------------------
                         slack                                 -4.565    

Slack (VIOLATED) :        -4.487ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        7.974ns  (logic 0.456ns (5.718%)  route 7.518ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7672.697 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.029ns = ( 7668.865 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.687  7668.866    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y80         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456  7669.322 r  lsd_output_buffer_inst_f/line_num_reg[0]/Q
                         net (fo=1, routed)           7.518  7676.840    lsd_output_buffer_inst_f/line_num[0]
    SLICE_X29Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.518  7672.696    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X29Y83         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[0]/C
                         clock pessimism              0.000  7672.696    
                         clock uncertainty           -0.263  7672.433    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)       -0.081  7672.352    lsd_output_buffer_inst_f/out_line_num_reg[0]
  -------------------------------------------------------------------
                         required time                       7672.353    
                         arrival time                       -7676.839    
  -------------------------------------------------------------------
                         slack                                 -4.487    

Slack (VIOLATED) :        -4.392ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/line_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_f/out_line_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        7.907ns  (logic 0.456ns (5.767%)  route 7.451ns (94.233%))
  Logic Levels:           0  
  Clock Path Skew:        3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7672.696 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.034ns = ( 7668.860 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.682  7668.861    lsd_output_buffer_inst_f/clk_out2
    SLICE_X31Y77         FDRE                                         r  lsd_output_buffer_inst_f/line_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456  7669.317 r  lsd_output_buffer_inst_f/line_num_reg[3]/Q
                         net (fo=1, routed)           7.451  7676.768    lsd_output_buffer_inst_f/line_num[3]
    SLICE_X29Y82         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.517  7672.695    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X29Y82         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[3]/C
                         clock pessimism              0.000  7672.695    
                         clock uncertainty           -0.263  7672.432    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)       -0.058  7672.374    lsd_output_buffer_inst_f/out_line_num_reg[3]
  -------------------------------------------------------------------
                         required time                       7672.375    
                         arrival time                       -7676.767    
  -------------------------------------------------------------------
                         slack                                 -4.392    

Slack (VIOLATED) :        -4.379ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/pb_l/Parent/sum/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (clk_fpga_0 rise@7670.000ns - clk_out2_clk_wiz_0 rise@7669.895ns)
  Data Path Delay:        7.530ns  (logic 0.642ns (8.526%)  route 6.888ns (91.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7672.747 - 7670.000 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 7668.826 - 7669.895 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   7669.895  7669.895 r  
    H16                                               0.000  7669.895 r  sysclk (IN)
                         net (fo=0)                   0.000  7669.895    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451  7671.345 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  7672.630    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759  7664.872 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  7667.078    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  7667.179 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648  7668.827    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518  7669.345 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332  7673.677    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124  7673.801 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         2.556  7676.356    testset_inst/pb_l/Parent/SS[0]
    DSP48_X2Y36          DSP48E1                                      r  testset_inst/pb_l/Parent/sum/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7670.000  7670.000 r  
    PS7_X0Y0             PS7                          0.000  7670.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7671.088    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  7671.179 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.568  7672.747    testset_inst/pb_l/Parent/FCLK_CLK0
    DSP48_X2Y36          DSP48E1                                      r  testset_inst/pb_l/Parent/sum/CLK
                         clock pessimism              0.000  7672.747    
                         clock uncertainty           -0.263  7672.484    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507  7671.977    testset_inst/pb_l/Parent/sum
  -------------------------------------------------------------------
                         required time                       7671.977    
                         arrival time                       -7676.356    
  -------------------------------------------------------------------
                         slack                                 -4.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 lsd_output_buffer_inst_r/line_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            lsd_output_buffer_inst_r/out_line_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.367ns (6.916%)  route 4.939ns (93.084%))
  Logic Levels:           0  
  Clock Path Skew:        4.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.520    -1.649    lsd_output_buffer_inst_r/clk_out2
    SLICE_X31Y86         FDRE                                         r  lsd_output_buffer_inst_r/line_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.282 r  lsd_output_buffer_inst_r/line_num_reg[2]/Q
                         net (fo=1, routed)           4.939     3.657    lsd_output_buffer_inst_r/line_num_reg_n_0_[2]
    SLICE_X33Y86         FDRE                                         r  lsd_output_buffer_inst_r/out_line_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.647     2.941    lsd_output_buffer_inst_r/FCLK_CLK0
    SLICE_X33Y86         FDRE                                         r  lsd_output_buffer_inst_r/out_line_num_reg[2]/C
                         clock pessimism              0.000     2.941    
                         clock uncertainty            0.263     3.204    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.196     3.400    lsd_output_buffer_inst_r/out_line_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.400    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.518ns (9.950%)  route 4.688ns (90.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.126     3.512    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X44Y89         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X44Y89         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[10]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.263     3.206    
    SLICE_X44Y89         FDRE (Hold_fdre_C_R)        -0.020     3.186    testset_inst/fbl_inst/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/clk_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.518ns (9.950%)  route 4.688ns (90.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.126     3.512    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X44Y89         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X44Y89         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[16]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.263     3.206    
    SLICE_X44Y89         FDRE (Hold_fdre_C_R)        -0.020     3.186    testset_inst/fbl_inst/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 lsd_output_buffer_inst_f/write_protect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.030ns (18.515%)  route 4.533ns (81.485%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.518    -1.651    lsd_output_buffer_inst_f/clk_out2
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.418    -1.233 r  lsd_output_buffer_inst_f/write_protect_reg/Q
                         net (fo=10, routed)          1.249     0.016    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_ready_f
    SLICE_X31Y83         LUT4 (Prop_lut4_I3_O)        0.100     0.116 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_15/O
                         net (fo=1, routed)           0.000     0.116    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_15_n_0
    SLICE_X31Y83         MUXF7 (Prop_muxf7_I0_O)      0.171     0.287 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_10/O
                         net (fo=1, routed)           1.571     1.858    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_10_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.241     2.099 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_5/O
                         net (fo=1, routed)           1.713     3.812    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_5_n_0
    SLICE_X29Y86         LUT6 (Prop_lut6_I4_O)        0.100     3.912 r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.912    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X29Y86         FDRE                                         r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.694     2.988    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y86         FDRE                                         r  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.988    
                         clock uncertainty            0.263     3.251    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.270     3.521    pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.912    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.518ns (9.719%)  route 4.812ns (90.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.250     3.635    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.648     2.942    testset_inst/fbl_inst/clk
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.263     3.205    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.020     3.185    testset_inst/fbl_inst/cnt_edge_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.518ns (9.719%)  route 4.812ns (90.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.250     3.635    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.648     2.942    testset_inst/fbl_inst/clk
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[10]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.263     3.205    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.020     3.185    testset_inst/fbl_inst/cnt_edge_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.518ns (9.719%)  route 4.812ns (90.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.250     3.635    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.648     2.942    testset_inst/fbl_inst/clk
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[8]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.263     3.205    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.020     3.185    testset_inst/fbl_inst/cnt_edge_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.518ns (9.719%)  route 4.812ns (90.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.250     3.635    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.648     2.942    testset_inst/fbl_inst/clk
    SLICE_X43Y88         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[9]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.263     3.205    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.020     3.185    testset_inst/fbl_inst/cnt_edge_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.518ns (9.578%)  route 4.890ns (90.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.328     3.714    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X42Y89         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[11]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.263     3.206    
    SLICE_X42Y89         FDRE (Hold_fdre_C_R)         0.036     3.242    testset_inst/fbl_inst/cnt_edge_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.518ns (9.578%)  route 4.890ns (90.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.475    -1.694    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.276 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         2.562     1.286    testset_inst/fbl_inst/n_rst
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.100     1.386 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=45, routed)          2.328     3.714    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.649     2.943    testset_inst/fbl_inst/clk
    SLICE_X42Y89         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[12]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.263     3.206    
    SLICE_X42Y89         FDRE (Hold_fdre_C_R)         0.036     3.242    testset_inst/fbl_inst/cnt_edge_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -6.695ns,  Total Violation      -13.362ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.695ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_r/out_line_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsd_output_buffer_inst_r/write_protect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out2_clk_wiz_0_1 rise@250.105ns - clk_fpga_0 rise@250.000ns)
  Data Path Delay:        1.979ns  (logic 0.704ns (35.568%)  route 1.275ns (64.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 248.410 - 250.105 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 252.941 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    250.000   250.000 r  
    PS7_X0Y0             PS7                          0.000   250.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   251.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   251.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.647   252.941    lsd_output_buffer_inst_r/FCLK_CLK0
    SLICE_X33Y85         FDRE                                         r  lsd_output_buffer_inst_r/out_line_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456   253.397 f  lsd_output_buffer_inst_r/out_line_num_reg[9]/Q
                         net (fo=2, routed)           0.823   254.220    lsd_output_buffer_inst_r/Q[9]
    SLICE_X32Y86         LUT6 (Prop_lut6_I5_O)        0.124   254.344 r  lsd_output_buffer_inst_r/write_protect_i_2__0/O
                         net (fo=1, routed)           0.452   254.796    lsd_output_buffer_inst_r/write_protect_i_2__0_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I1_O)        0.124   254.920 r  lsd_output_buffer_inst_r/write_protect_i_1__0/O
                         net (fo=1, routed)           0.000   254.920    lsd_output_buffer_inst_r/write_protect_i_1__0_n_0
    SLICE_X32Y86         FDRE                                         r  lsd_output_buffer_inst_r/write_protect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    250.105   250.105 r  
    H16                                               0.000   250.105 r  sysclk (IN)
                         net (fo=0)                   0.000   250.105    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   251.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   252.648    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814   244.833 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   246.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   246.936 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.474   248.410    lsd_output_buffer_inst_r/clk_out2
    SLICE_X32Y86         FDRE                                         r  lsd_output_buffer_inst_r/write_protect_reg/C
                         clock pessimism              0.000   248.410    
                         clock uncertainty           -0.261   248.149    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)        0.077   248.226    lsd_output_buffer_inst_r/write_protect_reg
  -------------------------------------------------------------------
                         required time                        248.226    
                         arrival time                        -254.920    
  -------------------------------------------------------------------
                         slack                                 -6.695    

Slack (VIOLATED) :        -6.667ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/out_line_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsd_output_buffer_inst_f/write_protect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out2_clk_wiz_0_1 rise@250.105ns - clk_fpga_0 rise@250.000ns)
  Data Path Delay:        1.953ns  (logic 0.704ns (36.047%)  route 1.249ns (63.953%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 248.454 - 250.105 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 252.984 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    250.000   250.000 r  
    PS7_X0Y0             PS7                          0.000   250.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   251.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   251.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.690   252.984    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X29Y82         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456   253.440 f  lsd_output_buffer_inst_f/out_line_num_reg[3]/Q
                         net (fo=2, routed)           0.797   254.237    lsd_output_buffer_inst_f/Q[3]
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.124   254.361 r  lsd_output_buffer_inst_f/write_protect_i_2/O
                         net (fo=1, routed)           0.452   254.813    lsd_output_buffer_inst_f/write_protect_i_2_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.124   254.937 r  lsd_output_buffer_inst_f/write_protect_i_1/O
                         net (fo=1, routed)           0.000   254.937    lsd_output_buffer_inst_f/write_protect_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    250.105   250.105 r  
    H16                                               0.000   250.105 r  sysclk (IN)
                         net (fo=0)                   0.000   250.105    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   251.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   252.648    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814   244.833 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   246.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   246.936 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.518   248.454    lsd_output_buffer_inst_f/clk_out2
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/C
                         clock pessimism              0.000   248.454    
                         clock uncertainty           -0.261   248.193    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)        0.077   248.270    lsd_output_buffer_inst_f/write_protect_reg
  -------------------------------------------------------------------
                         required time                        248.270    
                         arrival time                        -254.937    
  -------------------------------------------------------------------
                         slack                                 -6.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.836ns  (arrival time - required time)
  Source:                 lsd_output_buffer_inst_f/out_line_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsd_output_buffer_inst_f/write_protect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.454%)  route 0.178ns (43.546%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.570     0.906    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X31Y82         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  lsd_output_buffer_inst_f/out_line_num_reg[1]/Q
                         net (fo=2, routed)           0.066     1.113    lsd_output_buffer_inst_f/Q[1]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.158 r  lsd_output_buffer_inst_f/write_protect_i_4/O
                         net (fo=1, routed)           0.112     1.270    lsd_output_buffer_inst_f/write_protect_i_4_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.315 r  lsd_output_buffer_inst_f/write_protect_i_1/O
                         net (fo=1, routed)           0.000     1.315    lsd_output_buffer_inst_f/write_protect_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.837    -0.903    lsd_output_buffer_inst_f/clk_out2
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/C
                         clock pessimism              0.000    -0.903    
                         clock uncertainty            0.261    -0.641    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.120    -0.521    lsd_output_buffer_inst_f/write_protect_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 lsd_output_buffer_inst_r/out_line_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsd_output_buffer_inst_r/write_protect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.231ns (56.182%)  route 0.180ns (43.818%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.554     0.890    lsd_output_buffer_inst_r/FCLK_CLK0
    SLICE_X35Y86         FDRE                                         r  lsd_output_buffer_inst_r/out_line_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lsd_output_buffer_inst_r/out_line_num_reg[1]/Q
                         net (fo=2, routed)           0.124     1.155    lsd_output_buffer_inst_r/Q[1]
    SLICE_X32Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.200 r  lsd_output_buffer_inst_r/write_protect_i_4__0/O
                         net (fo=1, routed)           0.056     1.256    lsd_output_buffer_inst_r/write_protect_i_4__0_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.301 r  lsd_output_buffer_inst_r/write_protect_i_1__0/O
                         net (fo=1, routed)           0.000     1.301    lsd_output_buffer_inst_r/write_protect_i_1__0_n_0
    SLICE_X32Y86         FDRE                                         r  lsd_output_buffer_inst_r/write_protect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.820    -0.920    lsd_output_buffer_inst_r/clk_out2
    SLICE_X32Y86         FDRE                                         r  lsd_output_buffer_inst_r/write_protect_reg/C
                         clock pessimism              0.000    -0.920    
                         clock uncertainty            0.261    -0.658    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.120    -0.538    lsd_output_buffer_inst_r/write_protect_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  1.839    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.597ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.296ns  (logic 10.469ns (25.980%)  route 29.827ns (74.020%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.676 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.563    36.739    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124    36.863 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          2.383    39.246    simple_lsd_inst_f/ram_wr_addr
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.476    81.676    simple_lsd_inst_f/clk_out2
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/C
                         clock pessimism              0.466    82.142    
                         clock uncertainty           -0.094    82.049    
    SLICE_X51Y34         FDRE (Setup_fdre_C_CE)      -0.205    81.844    simple_lsd_inst_f/ram_wr_data_reg[55]
  -------------------------------------------------------------------
                         required time                         81.844    
                         arrival time                         -39.246    
  -------------------------------------------------------------------
                         slack                                 42.597    

Slack (MET) :             42.597ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.296ns  (logic 10.469ns (25.980%)  route 29.827ns (74.020%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.676 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.563    36.739    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124    36.863 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          2.383    39.246    simple_lsd_inst_f/ram_wr_addr
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.476    81.676    simple_lsd_inst_f/clk_out2
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[56]/C
                         clock pessimism              0.466    82.142    
                         clock uncertainty           -0.094    82.049    
    SLICE_X51Y34         FDRE (Setup_fdre_C_CE)      -0.205    81.844    simple_lsd_inst_f/ram_wr_data_reg[56]
  -------------------------------------------------------------------
                         required time                         81.844    
                         arrival time                         -39.246    
  -------------------------------------------------------------------
                         slack                                 42.597    

Slack (MET) :             42.751ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.894ns  (logic 10.469ns (26.242%)  route 29.425ns (73.758%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 81.747 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.979    38.845    simple_lsd_inst_f/stp_1_n_474
    SLICE_X54Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.547    81.747    simple_lsd_inst_f/clk_out2
    SLICE_X54Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[19]/C
                         clock pessimism              0.466    82.213    
                         clock uncertainty           -0.094    82.120    
    SLICE_X54Y34         FDRE (Setup_fdre_C_R)       -0.524    81.596    simple_lsd_inst_f/ram_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         81.596    
                         arrival time                         -38.845    
  -------------------------------------------------------------------
                         slack                                 42.751    

Slack (MET) :             42.829ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.842ns  (logic 10.469ns (26.276%)  route 29.373ns (73.724%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.926    38.793    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[57]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.793    
  -------------------------------------------------------------------
                         slack                                 42.829    

Slack (MET) :             42.829ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.842ns  (logic 10.469ns (26.276%)  route 29.373ns (73.724%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.926    38.793    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[59]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.793    
  -------------------------------------------------------------------
                         slack                                 42.829    

Slack (MET) :             42.833ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.838ns  (logic 10.469ns (26.279%)  route 29.369ns (73.721%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.922    38.788    simple_lsd_inst_f/stp_1_n_474
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[72]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[72]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.788    
  -------------------------------------------------------------------
                         slack                                 42.833    

Slack (MET) :             42.833ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.838ns  (logic 10.469ns (26.279%)  route 29.369ns (73.721%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.922    38.788    simple_lsd_inst_f/stp_1_n_474
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[73]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.788    
  -------------------------------------------------------------------
                         slack                                 42.833    

Slack (MET) :             42.842ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.899ns  (logic 10.469ns (26.239%)  route 29.430ns (73.761%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 81.748 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.983    38.850    simple_lsd_inst_f/stp_1_n_474
    SLICE_X55Y35         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.548    81.748    simple_lsd_inst_f/clk_out2
    SLICE_X55Y35         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[60]/C
                         clock pessimism              0.466    82.214    
                         clock uncertainty           -0.094    82.121    
    SLICE_X55Y35         FDRE (Setup_fdre_C_R)       -0.429    81.692    simple_lsd_inst_f/ram_wr_data_reg[60]
  -------------------------------------------------------------------
                         required time                         81.692    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                 42.842    

Slack (MET) :             42.888ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.630ns  (logic 10.559ns (26.644%)  route 29.071ns (73.356%))
  Logic Levels:           37  (CARRY4=13 LUT2=1 LUT3=3 LUT4=6 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 81.773 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X80Y78         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          2.565     2.012    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     2.136 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_172__0/O
                         net (fo=1, routed)           0.000     2.136    simple_lsd_inst_r/stp_1/angle_1[7]_i_172__0_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.668 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_161__0/CO[3]
                         net (fo=7, routed)           0.911     3.579    simple_lsd_inst_r/stp_1/angle_diff2_return4
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.150     3.729 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_134__0/O
                         net (fo=1, routed)           0.000     3.729    simple_lsd_inst_r/stp_1/angle_1[7]_i_134__0_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.242 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_74__0/O[2]
                         net (fo=8, routed)           1.278     5.520    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[2]
    SLICE_X65Y93         LUT5 (Prop_lut5_I1_O)        0.302     5.822 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_122__0/O
                         net (fo=1, routed)           0.416     6.238    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_122__0_n_0
    SLICE_X64Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.362 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_68__0/O
                         net (fo=3, routed)           0.743     7.105    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_68__0_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.229 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12__0/O
                         net (fo=1, routed)           0.630     7.859    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12__0_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.257 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4__0/CO[3]
                         net (fo=44, routed)          0.887     9.145    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18__0_0[0]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.269 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.696     9.965    simple_lsd_inst_r/stp_1/memory_reg_i_22__0_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.089 r  simple_lsd_inst_r/stp_1/angle_2[3]_i_4__0/O
                         net (fo=6, routed)           0.853    10.942    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_183__0_2
    SLICE_X60Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.066 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_232__0/O
                         net (fo=1, routed)           0.000    11.066    simple_lsd_inst_r/stp_1/angle_2[7]_i_175__0_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.616 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_185__0/CO[3]
                         net (fo=7, routed)           0.983    12.599    simple_lsd_inst_r/stp_1/angle_diff9_return4
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.723 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_174__0/O
                         net (fo=1, routed)           0.553    13.275    simple_lsd_inst_r/stp_1/angle_2[7]_i_174__0_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.795 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    13.795    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_85__0_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.014 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_80__0/O[0]
                         net (fo=6, routed)           0.993    15.007    simple_lsd_inst_r/angle_diff9_return2[4]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.323    15.330 r  simple_lsd_inst_r/angle_2[7]_i_171__0/O
                         net (fo=1, routed)           0.458    15.788    simple_lsd_inst_r/angle_2[7]_i_171__0_n_0
    SLICE_X66Y83         LUT3 (Prop_lut3_I2_O)        0.326    16.114 r  simple_lsd_inst_r/angle_2[7]_i_82__0/O
                         net (fo=3, routed)           0.684    16.798    simple_lsd_inst_r/angle_2[7]_i_82__0_n_0
    SLICE_X66Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.922 r  simple_lsd_inst_r/angle_2[7]_i_36__0/O
                         net (fo=1, routed)           0.323    17.245    simple_lsd_inst_r/angle_2[7]_i_36__0_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.643 r  simple_lsd_inst_r/angle_2_reg[7]_i_8__0/CO[3]
                         net (fo=16, routed)          1.234    18.876    simple_lsd_inst_r/stp_1/angle_2_reg[0]_1[0]
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  simple_lsd_inst_r/stp_1/angle_1[5]_i_3__0/O
                         net (fo=9, routed)           1.337    20.338    simple_lsd_inst_r/stp_1/angle_1[5]_i_3__0_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.462 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_199__0/O
                         net (fo=1, routed)           0.000    20.462    simple_lsd_inst_r/stp_1/angle_2[7]_i_199__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.842 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_181__0/CO[3]
                         net (fo=7, routed)           0.846    21.687    simple_lsd_inst_r/stp_1/angle_diff11_return4
    SLICE_X55Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.811 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_103__0/O
                         net (fo=1, routed)           0.569    22.380    simple_lsd_inst_r/stp_1/angle_2[7]_i_103__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.927 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_54__0/O[2]
                         net (fo=6, routed)           1.545    24.472    simple_lsd_inst_r/angle_diff11_return2[2]
    SLICE_X52Y90         LUT4 (Prop_lut4_I3_O)        0.329    24.801 r  simple_lsd_inst_r/angle_2[7]_i_47__0/O
                         net (fo=3, routed)           1.111    25.911    simple_lsd_inst_r/angle_2[7]_i_47__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.326    26.237 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.399    26.636    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.034 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.406    28.440    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.152    28.592 r  simple_lsd_inst_r/stp_1/memory_reg_i_89__0/O
                         net (fo=2, routed)           0.962    29.554    simple_lsd_inst_r/stp_1/memory_reg_i_89__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.326    29.880 r  simple_lsd_inst_r/stp_1/memory_reg_i_70__0/O
                         net (fo=1, routed)           0.000    29.880    simple_lsd_inst_r/stp_1/memory_reg_i_70__0_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.412 r  simple_lsd_inst_r/stp_1/memory_reg_i_49__0/CO[3]
                         net (fo=7, routed)           1.081    31.492    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X57Y89         LUT6 (Prop_lut6_I5_O)        0.124    31.616 r  simple_lsd_inst_r/stp_1/memory_reg_i_41__0/O
                         net (fo=1, routed)           0.333    31.950    simple_lsd_inst_r/stp_1/memory_reg_i_41__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.335 r  simple_lsd_inst_r/stp_1/memory_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    32.335    simple_lsd_inst_r/stp_1/memory_reg_i_25__0_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.669 r  simple_lsd_inst_r/stp_1/memory_reg_i_18__0/O[1]
                         net (fo=3, routed)           0.983    33.651    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[5]
    SLICE_X56Y87         LUT6 (Prop_lut6_I4_O)        0.303    33.954 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24__0/O
                         net (fo=2, routed)           0.595    34.549    simple_lsd_inst_r/ram_0/memory_reg_i_15__0_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.124    34.673 r  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=1, routed)           0.445    35.118    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y87         LUT6 (Prop_lut6_I1_O)        0.124    35.242 r  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          2.410    37.652    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    37.776 r  simple_lsd_inst_r/stp_1/memory_reg_i_4__0/O
                         net (fo=1, routed)           0.845    38.621    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/wr_data[9]
    RAMB18_X3Y24         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.573    81.773    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X3Y24         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.567    82.340    
                         clock uncertainty           -0.094    82.246    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737    81.509    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         81.509    
                         arrival time                         -38.621    
  -------------------------------------------------------------------
                         slack                                 42.888    

Slack (MET) :             42.931ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0_1 rise@83.368ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.741ns  (logic 10.469ns (26.343%)  route 29.272ns (73.657%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 81.679 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.826    38.692    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y38         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.479    81.679    simple_lsd_inst_f/clk_out2
    SLICE_X52Y38         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[18]/C
                         clock pessimism              0.466    82.145    
                         clock uncertainty           -0.094    82.052    
    SLICE_X52Y38         FDRE (Setup_fdre_C_R)       -0.429    81.623    simple_lsd_inst_f/ram_wr_data_reg[18]
  -------------------------------------------------------------------
                         required time                         81.623    
                         arrival time                         -38.692    
  -------------------------------------------------------------------
                         slack                                 42.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.418ns (81.344%)  route 0.096ns (18.656%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X46Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.505 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/Q
                         net (fo=1, routed)           0.095    -0.409    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum[1]
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.364 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.364    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_4_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.209 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.209    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.155 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    simple_lsd_inst_f/gau_0/tad_0/p_0_out[4]
    SLICE_X45Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.825    -0.915    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X45Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/C
                         clock pessimism              0.509    -0.406    
                         clock uncertainty            0.094    -0.312    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.207    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_0/memory_reg_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.148ns (25.013%)  route 0.444ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.578    -0.653    simple_lsd_inst_f/clk_out2
    SLICE_X58Y50         FDRE                                         r  simple_lsd_inst_f/ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.505 r  simple_lsd_inst_f/ram_wr_addr_reg[1]/Q
                         net (fo=11, routed)          0.444    -0.062    simple_lsd_inst_f/ram_0/memory_reg_0_0[1]
    RAMB36_X3Y8          RAMB36E1                                     r  simple_lsd_inst_f/ram_0/memory_reg_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.892    -0.847    simple_lsd_inst_f/ram_0/clk_out2
    RAMB36_X3Y8          RAMB36E1                                     r  simple_lsd_inst_f/ram_0/memory_reg_4/CLKARDCLK
                         clock pessimism              0.509    -0.339    
                         clock uncertainty            0.094    -0.245    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.115    simple_lsd_inst_f/ram_0/memory_reg_4
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.449%)  route 0.241ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.564    -0.668    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X34Y45         FDRE                                         r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.504 r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/Q
                         net (fo=7, routed)           0.241    -0.262    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[6]
    RAMB18_X2Y18         RAMB18E1                                     r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.872    -0.867    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X2Y18         RAMB18E1                                     r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.094    -0.498    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.315    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.606%)  route 0.221ns (57.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.596    -0.635    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X90Y78         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.250    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[8]
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.903    -0.836    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.094    -0.488    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.305    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.555    -0.676    simple_lsd_inst_r/gau_0/stp_0/clk_out2
    SLICE_X38Y58         FDRE                                         r  simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/Q
                         net (fo=1, routed)           0.110    -0.402    simple_lsd_inst_r/gau_0/tad_0/Q[1]
    SLICE_X38Y59         SRL16E                                       r  simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.823    -0.917    simple_lsd_inst_r/gau_0/tad_0/clk_out2
    SLICE_X38Y59         SRL16E                                       r  simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/CLK
                         clock pessimism              0.256    -0.660    
                         clock uncertainty            0.094    -0.567    
    SLICE_X38Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.458    simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.355ns (68.730%)  route 0.162ns (31.270%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X39Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/Q
                         net (fo=1, routed)           0.161    -0.367    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.322    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum[3]_i_3_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.207 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.206    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[3]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.152 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    simple_lsd_inst_f/gau_0/tad_0/p_3_out[4]
    SLICE_X40Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.825    -0.915    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X40Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/C
                         clock pessimism              0.509    -0.406    
                         clock uncertainty            0.094    -0.312    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.207    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X44Y48         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.409    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum[0]
    SLICE_X43Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.830    -0.910    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X43Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/C
                         clock pessimism              0.275    -0.635    
                         clock uncertainty            0.094    -0.541    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.075    -0.466    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.800%)  route 0.228ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.594    -0.637    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X90Y76         FDSE                                         r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDSE (Prop_fdse_C_Q)         0.164    -0.473 r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/Q
                         net (fo=4, routed)           0.228    -0.245    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/Q[8]
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.906    -0.833    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.094    -0.485    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.302    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 visualizer_inst/div_0/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            visualizer_inst/div_0/out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.593    -0.639    visualizer_inst/div_0/clk_out2
    SLICE_X15Y37         FDRE                                         r  visualizer_inst/div_0/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  visualizer_inst/div_0/q_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.399    visualizer_inst/div_0/q[10]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.354 r  visualizer_inst/div_0/out_q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    visualizer_inst/div_0/out_q[10]_i_1_n_0
    SLICE_X14Y37         FDRE                                         r  visualizer_inst/div_0/out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.861    -0.879    visualizer_inst/div_0/clk_out2
    SLICE_X14Y37         FDRE                                         r  visualizer_inst/div_0/out_q_reg[10]/C
                         clock pessimism              0.253    -0.626    
                         clock uncertainty            0.094    -0.532    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120    -0.412    visualizer_inst/div_0/out_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.017%)  route 0.273ns (65.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.556    -0.675    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X37Y55         FDRE                                         r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/Q
                         net (fo=6, routed)           0.273    -0.261    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[7]
    RAMB18_X2Y21         RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.868    -0.871    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X2Y21         RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.094    -0.503    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.320    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -5.895ns,  Total Violation     -185.209ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.895ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.222%)  route 5.079ns (88.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 415.991 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.747   421.495    RSTC
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.476   415.991    clk_74_25m
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.249   416.240    
                         clock uncertainty           -0.211   416.029    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.429   415.600    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                        415.600    
                         arrival time                        -421.495    
  -------------------------------------------------------------------
                         slack                                 -5.895    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[4]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.211   416.028    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.504    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                        415.504    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[6]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.211   416.028    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.504    hcount_reg[6]
  -------------------------------------------------------------------
                         required time                        415.504    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.211   416.028    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.504    hcount_reg[9]
  -------------------------------------------------------------------
                         required time                        415.504    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.572ns  (logic 0.642ns (11.522%)  route 4.930ns (88.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 415.993 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.598   421.346    RSTC
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.478   415.993    clk_74_25m
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/C
                         clock pessimism              0.249   416.242    
                         clock uncertainty           -0.211   416.031    
    SLICE_X34Y89         FDRE (Setup_fdre_C_R)       -0.524   415.507    hcount_reg[0]
  -------------------------------------------------------------------
                         required time                        415.507    
                         arrival time                        -421.346    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.726ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            read_address/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.986ns  (logic 0.642ns (10.725%)  route 5.344ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 416.080 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         1.012   421.760    RSTC
    DSP48_X2Y34          DSP48E1                                      r  read_address/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.564   416.080    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
                         clock pessimism              0.249   416.328    
                         clock uncertainty           -0.211   416.117    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.084   416.033    read_address
  -------------------------------------------------------------------
                         required time                        416.033    
                         arrival time                        -421.760    
  -------------------------------------------------------------------
                         slack                                 -5.726    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.211   416.030    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.506    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                        415.506    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.702    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.211   416.030    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.506    hcount_reg[1]
  -------------------------------------------------------------------
                         required time                        415.506    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.702    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.211   416.030    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.506    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                        415.506    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.702    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.211   416.030    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.506    hcount_reg[3]
  -------------------------------------------------------------------
                         required time                        415.506    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.737%)  route 0.499ns (75.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.499    -0.015    cam_reset_OBUF
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.822    -0.918    clk_74_25m
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.567    -0.351    
                         clock uncertainty            0.211    -0.140    
    SLICE_X37Y88         FDRE (Hold_fdre_C_CE)       -0.039    -0.179    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.212ns (25.160%)  route 0.631ns (74.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.631     0.116    cam_reset_OBUF
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.048     0.164 r  vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.164    vcount[0]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X38Y86         FDRE                                         r  vcount_reg[0]/C
                         clock pessimism              0.567    -0.354    
                         clock uncertainty            0.211    -0.143    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.131    -0.012    vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[5]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[7]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.164ns (22.922%)  route 0.551ns (77.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.551     0.037    cam_reset_OBUF
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y89         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.370%)  route 0.615ns (74.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.615     0.100    cam_reset_OBUF
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.145 r  hvalid_i_1/O
                         net (fo=1, routed)           0.000     0.145    hvalid_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  hvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X39Y85         FDRE                                         r  hvalid_reg/C
                         clock pessimism              0.567    -0.354    
                         clock uncertainty            0.211    -0.143    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091    -0.052    hvalid_reg
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -5.898ns,  Total Violation     -185.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.898ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.222%)  route 5.079ns (88.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 415.991 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.747   421.495    RSTC
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.476   415.991    clk_74_25m
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.249   416.240    
                         clock uncertainty           -0.214   416.026    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.429   415.597    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                        415.597    
                         arrival time                        -421.495    
  -------------------------------------------------------------------
                         slack                                 -5.898    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[4]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.214   416.025    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.501    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                        415.501    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[6]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.214   416.025    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.501    hcount_reg[6]
  -------------------------------------------------------------------
                         required time                        415.501    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.214   416.025    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.501    hcount_reg[9]
  -------------------------------------------------------------------
                         required time                        415.501    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.572ns  (logic 0.642ns (11.522%)  route 4.930ns (88.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 415.993 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.598   421.346    RSTC
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.478   415.993    clk_74_25m
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/C
                         clock pessimism              0.249   416.242    
                         clock uncertainty           -0.214   416.028    
    SLICE_X34Y89         FDRE (Setup_fdre_C_R)       -0.524   415.504    hcount_reg[0]
  -------------------------------------------------------------------
                         required time                        415.504    
                         arrival time                        -421.346    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.729ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            read_address/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.986ns  (logic 0.642ns (10.725%)  route 5.344ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 416.080 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         1.012   421.760    RSTC
    DSP48_X2Y34          DSP48E1                                      r  read_address/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.564   416.080    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
                         clock pessimism              0.249   416.328    
                         clock uncertainty           -0.214   416.114    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.084   416.030    read_address
  -------------------------------------------------------------------
                         required time                        416.030    
                         arrival time                        -421.760    
  -------------------------------------------------------------------
                         slack                                 -5.729    

Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.214   416.027    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.503    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                        415.503    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.705    

Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.214   416.027    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.503    hcount_reg[1]
  -------------------------------------------------------------------
                         required time                        415.503    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.705    

Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.214   416.027    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.503    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                        415.503    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.705    

Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0_1 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.214   416.027    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.503    hcount_reg[3]
  -------------------------------------------------------------------
                         required time                        415.503    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.737%)  route 0.499ns (75.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.499    -0.015    cam_reset_OBUF
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.822    -0.918    clk_74_25m
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.567    -0.351    
                         clock uncertainty            0.214    -0.137    
    SLICE_X37Y88         FDRE (Hold_fdre_C_CE)       -0.039    -0.176    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.212ns (25.160%)  route 0.631ns (74.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.631     0.116    cam_reset_OBUF
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.048     0.164 r  vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.164    vcount[0]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X38Y86         FDRE                                         r  vcount_reg[0]/C
                         clock pessimism              0.567    -0.354    
                         clock uncertainty            0.214    -0.140    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.131    -0.009    vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[5]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[7]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.164ns (22.922%)  route 0.551ns (77.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.551     0.037    cam_reset_OBUF
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y89         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.370%)  route 0.615ns (74.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.615     0.100    cam_reset_OBUF
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.145 r  hvalid_i_1/O
                         net (fo=1, routed)           0.000     0.145    hvalid_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  hvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X39Y85         FDRE                                         r  hvalid_reg/C
                         clock pessimism              0.567    -0.354    
                         clock uncertainty            0.214    -0.140    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091    -0.049    hvalid_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 4.009ns (37.607%)  route 6.651ns (62.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          6.651     9.681    dpram_mclk_inst/P[10]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.607ns  (logic 4.133ns (38.965%)  route 6.474ns (61.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.029 r  read_address/P[16]
                         net (fo=17, routed)          4.814     7.844    dpram_mclk_inst/P[16]
    SLICE_X23Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.968 r  dpram_mclk_inst/ram_reg_6_ENBWREN_cooolgate_en_gate_52_LOPT_REMAP/O
                         net (fo=1, routed)           1.660     9.627    dpram_mclk_inst/ram_reg_6_ENBWREN_cooolgate_en_sig_29
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.841    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 4.009ns (38.223%)  route 6.479ns (61.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          6.479     9.508    dpram_mclk_inst/P[0]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 4.009ns (38.810%)  route 6.321ns (61.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     3.029 r  read_address/P[8]
                         net (fo=16, routed)          6.321     9.350    dpram_mclk_inst/P[8]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.322ns  (logic 4.009ns (38.838%)  route 6.313ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 11.955 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          6.313     9.343    dpram_mclk_inst/P[10]
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.650    11.955    dpram_mclk_inst/clk_out3
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/CLKBWRCLK
                         clock pessimism              0.452    12.407    
                         clock uncertainty           -0.069    12.338    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.772    dpram_mclk_inst/ram_reg_12
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.268ns  (logic 4.133ns (40.251%)  route 6.135ns (59.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 11.898 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.029 f  read_address/P[18]
                         net (fo=17, routed)          4.703     7.733    dpram_mclk_inst/P[18]
    SLICE_X23Y12         LUT3 (Prop_lut3_I0_O)        0.124     7.857 r  dpram_mclk_inst/ram_reg_6_i_2/O
                         net (fo=2, routed)           1.432     9.288    dpram_mclk_inst/ram_reg_6_i_2_n_0
    RAMB36_X3Y2          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.593    11.898    dpram_mclk_inst/clk_out3
    RAMB36_X3Y2          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.452    12.350    
                         clock uncertainty           -0.069    12.281    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.838    dpram_mclk_inst/ram_reg_7
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 4.009ns (39.496%)  route 6.141ns (60.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 11.955 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          6.141     9.170    dpram_mclk_inst/P[0]
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.650    11.955    dpram_mclk_inst/clk_out3
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/CLKBWRCLK
                         clock pessimism              0.452    12.407    
                         clock uncertainty           -0.069    12.338    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.772    dpram_mclk_inst/ram_reg_12
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 4.009ns (39.615%)  route 6.111ns (60.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.029 r  read_address/P[13]
                         net (fo=16, routed)          6.111     9.140    dpram_mclk_inst/P[13]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 4.009ns (40.135%)  route 5.980ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          5.980     9.009    dpram_mclk_inst/P[10]
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.718    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 4.009ns (40.292%)  route 5.941ns (59.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          5.941     8.970    dpram_mclk_inst/P[0]
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.718    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  2.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.164    -0.425 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.369    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.069    -0.519    
    SLICE_X112Y47        FDPE (Hold_fdpe_C_D)         0.060    -0.459    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.552    -0.679    clk_74_25m
    SLICE_X39Y86         FDRE                                         r  vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  vcount_reg[2]/Q
                         net (fo=9, routed)           0.135    -0.404    sel0[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.359 r  vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    vcount[4]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X38Y86         FDRE                                         r  vcount_reg[4]/C
                         clock pessimism              0.254    -0.666    
                         clock uncertainty            0.069    -0.597    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.120    -0.477    vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.110    -0.272    rgb2dvi_inst/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y122       LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.981    -0.759    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.069    -0.441    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.349    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.109    -0.273    rgb2dvi_inst/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y122       LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.981    -0.759    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.069    -0.441    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.091    -0.350    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.239%)  route 0.138ns (39.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.555    -0.676    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  hcount_reg[9]/Q
                         net (fo=6, routed)           0.138    -0.374    hcount_reg__0[9]
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.045    -0.329 r  read_address_i_10/O
                         net (fo=2, routed)           0.000    -0.329    C[10]
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.274    -0.642    
                         clock uncertainty            0.069    -0.573    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.120    -0.453    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.128    -0.461 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.069    -0.519    
    SLICE_X113Y47        FDPE (Hold_fdpe_C_D)         0.091    -0.428    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.647%)  route 0.154ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.717    -0.514    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.154    -0.196    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y106       LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.151    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.994    -0.746    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.069    -0.428    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.307    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.706    -0.525    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.223    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y126       LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.979    -0.761    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.069    -0.456    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.335    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.386%)  route 0.133ns (41.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.552    -0.679    clk_74_25m
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  vcount_reg[9]/Q
                         net (fo=7, routed)           0.133    -0.406    sel0[9]
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.361 r  vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    vcount[9]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/C
                         clock pessimism              0.241    -0.679    
                         clock uncertainty            0.069    -0.610    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092    -0.518    vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.331%)  route 0.156ns (42.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.717    -0.514    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.194    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.045    -0.149 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.149    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.994    -0.746    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.069    -0.428    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.120    -0.308    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        9.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.419ns (6.564%)  route 5.964ns (93.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 15.664 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.964     5.704    rgb2dvi_inst/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.664    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.116    
                         clock uncertainty           -0.205    15.912    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.888    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.312ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 0.419ns (6.700%)  route 5.835ns (93.300%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.835     5.575    rgb2dvi_inst/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  9.312    

Slack (MET) :             9.453ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.419ns (6.854%)  route 5.694ns (93.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.694     5.434    rgb2dvi_inst/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  9.453    

Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.419ns (6.877%)  route 5.673ns (93.123%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 15.664 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.673     5.413    rgb2dvi_inst/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.664    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.116    
                         clock uncertainty           -0.205    15.912    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.888    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  9.475    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.419ns (7.049%)  route 5.525ns (92.951%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.525     5.265    rgb2dvi_inst/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.456ns (7.196%)  route 5.881ns (92.804%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.039    -0.677    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.881     5.660    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    15.284    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.419ns (7.229%)  route 5.377ns (92.771%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.377     5.116    rgb2dvi_inst/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.419ns (7.239%)  route 5.369ns (92.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.369     5.109    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.885    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.916ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.419ns (7.419%)  route 5.228ns (92.581%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.228     4.968    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.885    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  9.916    

Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.518ns (8.602%)  route 5.504ns (91.398%))
  Logic Levels:           0  
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.040    -0.676    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.504     5.345    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.286    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  9.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.367ns (8.496%)  route 3.953ns (91.504%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.367    -0.957 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.953     2.996    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.940    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.418ns (9.618%)  route 3.928ns (90.382%))
  Logic Levels:           0  
  Clock Path Skew:        4.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.310ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.859    -1.310    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDSE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.418    -0.892 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.928     3.036    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.253    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.801    
                         clock uncertainty            0.205     3.005    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.942    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.418ns (9.583%)  route 3.944ns (90.417%))
  Logic Levels:           0  
  Clock Path Skew:        4.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.846    -1.323    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y127       FDSE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.944     3.039    rgb2dvi_inst/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.255    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.803    
                         clock uncertainty            0.205     3.007    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.944    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.418ns (9.553%)  route 3.958ns (90.447%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.846    -1.323    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDSE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.958     3.053    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.253    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.801    
                         clock uncertainty            0.205     3.005    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.942    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.141ns (6.487%)  route 2.032ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.706    -0.525    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.032     1.648    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.783    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.292    
                         clock uncertainty            0.205     1.497    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.516    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.337ns (7.907%)  route 3.925ns (92.093%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.337    -0.987 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.925     2.938    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.204     2.799    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.128ns (4.756%)  route 2.563ns (95.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.705    -0.526    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.128    -0.398 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.563     2.165    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.783    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.292    
                         clock uncertainty            0.205     1.497    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.002    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.164ns (7.420%)  route 2.046ns (92.580%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.046     1.687    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.784    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.293    
                         clock uncertainty            0.205     1.498    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.517    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.164ns (7.289%)  route 2.086ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.086     1.727    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.784    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.293    
                         clock uncertainty            0.205     1.498    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.517    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.367ns (8.195%)  route 4.111ns (91.805%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.367    -0.957 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           4.111     3.155    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.940    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        9.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.419ns (6.564%)  route 5.964ns (93.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 15.664 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.964     5.704    rgb2dvi_inst/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.664    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.116    
                         clock uncertainty           -0.205    15.912    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.888    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.312ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 0.419ns (6.700%)  route 5.835ns (93.300%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.835     5.575    rgb2dvi_inst/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  9.312    

Slack (MET) :             9.453ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.419ns (6.854%)  route 5.694ns (93.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.694     5.434    rgb2dvi_inst/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  9.453    

Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.419ns (6.877%)  route 5.673ns (93.123%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 15.664 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.673     5.413    rgb2dvi_inst/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.664    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.116    
                         clock uncertainty           -0.205    15.912    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.888    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  9.475    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.419ns (7.049%)  route 5.525ns (92.951%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.525     5.265    rgb2dvi_inst/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.456ns (7.196%)  route 5.881ns (92.804%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.039    -0.677    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.881     5.660    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    15.284    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.419ns (7.229%)  route 5.377ns (92.771%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.377     5.116    rgb2dvi_inst/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.419ns (7.239%)  route 5.369ns (92.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.369     5.109    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.885    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.916ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.419ns (7.419%)  route 5.228ns (92.581%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.228     4.968    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.885    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  9.916    

Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.518ns (8.602%)  route 5.504ns (91.398%))
  Logic Levels:           0  
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.040    -0.676    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.504     5.345    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.286    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  9.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.367ns (8.496%)  route 3.953ns (91.504%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.367    -0.957 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.953     2.996    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.940    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.418ns (9.618%)  route 3.928ns (90.382%))
  Logic Levels:           0  
  Clock Path Skew:        4.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.310ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.859    -1.310    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDSE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.418    -0.892 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.928     3.036    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.253    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.801    
                         clock uncertainty            0.205     3.005    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.942    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.418ns (9.583%)  route 3.944ns (90.417%))
  Logic Levels:           0  
  Clock Path Skew:        4.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.846    -1.323    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y127       FDSE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.944     3.039    rgb2dvi_inst/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.255    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.803    
                         clock uncertainty            0.205     3.007    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.944    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.418ns (9.553%)  route 3.958ns (90.447%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.846    -1.323    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDSE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.958     3.053    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.253    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.801    
                         clock uncertainty            0.205     3.005    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.942    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.141ns (6.487%)  route 2.032ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.706    -0.525    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.032     1.648    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.783    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.292    
                         clock uncertainty            0.205     1.497    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.516    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.337ns (7.907%)  route 3.925ns (92.093%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.337    -0.987 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.925     2.938    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.204     2.799    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.128ns (4.756%)  route 2.563ns (95.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.705    -0.526    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.128    -0.398 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.563     2.165    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.783    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.292    
                         clock uncertainty            0.205     1.497    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.002    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.164ns (7.420%)  route 2.046ns (92.580%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.046     1.687    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.784    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.293    
                         clock uncertainty            0.205     1.498    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.517    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.164ns (7.289%)  route 2.086ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.086     1.727    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.784    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.293    
                         clock uncertainty            0.205     1.498    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.517    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.367ns (8.195%)  route 4.111ns (91.805%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.367    -0.957 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           4.111     3.155    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.940    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -6.696ns,  Total Violation      -13.365ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.834ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.696ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_r/out_line_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsd_output_buffer_inst_r/write_protect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out2_clk_wiz_0 rise@250.105ns - clk_fpga_0 rise@250.000ns)
  Data Path Delay:        1.979ns  (logic 0.704ns (35.568%)  route 1.275ns (64.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 248.410 - 250.105 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 252.941 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    250.000   250.000 r  
    PS7_X0Y0             PS7                          0.000   250.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   251.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   251.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.647   252.941    lsd_output_buffer_inst_r/FCLK_CLK0
    SLICE_X33Y85         FDRE                                         r  lsd_output_buffer_inst_r/out_line_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456   253.397 f  lsd_output_buffer_inst_r/out_line_num_reg[9]/Q
                         net (fo=2, routed)           0.823   254.220    lsd_output_buffer_inst_r/Q[9]
    SLICE_X32Y86         LUT6 (Prop_lut6_I5_O)        0.124   254.344 r  lsd_output_buffer_inst_r/write_protect_i_2__0/O
                         net (fo=1, routed)           0.452   254.796    lsd_output_buffer_inst_r/write_protect_i_2__0_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I1_O)        0.124   254.920 r  lsd_output_buffer_inst_r/write_protect_i_1__0/O
                         net (fo=1, routed)           0.000   254.920    lsd_output_buffer_inst_r/write_protect_i_1__0_n_0
    SLICE_X32Y86         FDRE                                         r  lsd_output_buffer_inst_r/write_protect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    250.105   250.105 r  
    H16                                               0.000   250.105 r  sysclk (IN)
                         net (fo=0)                   0.000   250.105    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   251.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   252.648    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814   244.833 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   246.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   246.936 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.474   248.410    lsd_output_buffer_inst_r/clk_out2
    SLICE_X32Y86         FDRE                                         r  lsd_output_buffer_inst_r/write_protect_reg/C
                         clock pessimism              0.000   248.410    
                         clock uncertainty           -0.263   248.147    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)        0.077   248.224    lsd_output_buffer_inst_r/write_protect_reg
  -------------------------------------------------------------------
                         required time                        248.224    
                         arrival time                        -254.920    
  -------------------------------------------------------------------
                         slack                                 -6.696    

Slack (VIOLATED) :        -6.669ns  (required time - arrival time)
  Source:                 lsd_output_buffer_inst_f/out_line_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsd_output_buffer_inst_f/write_protect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out2_clk_wiz_0 rise@250.105ns - clk_fpga_0 rise@250.000ns)
  Data Path Delay:        1.953ns  (logic 0.704ns (36.047%)  route 1.249ns (63.953%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 248.454 - 250.105 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 252.984 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    250.000   250.000 r  
    PS7_X0Y0             PS7                          0.000   250.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   251.193    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   251.294 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         1.690   252.984    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X29Y82         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456   253.440 f  lsd_output_buffer_inst_f/out_line_num_reg[3]/Q
                         net (fo=2, routed)           0.797   254.237    lsd_output_buffer_inst_f/Q[3]
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.124   254.361 r  lsd_output_buffer_inst_f/write_protect_i_2/O
                         net (fo=1, routed)           0.452   254.813    lsd_output_buffer_inst_f/write_protect_i_2_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.124   254.937 r  lsd_output_buffer_inst_f/write_protect_i_1/O
                         net (fo=1, routed)           0.000   254.937    lsd_output_buffer_inst_f/write_protect_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    250.105   250.105 r  
    H16                                               0.000   250.105 r  sysclk (IN)
                         net (fo=0)                   0.000   250.105    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   251.486 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   252.648    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814   244.833 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   246.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   246.936 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.518   248.454    lsd_output_buffer_inst_f/clk_out2
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/C
                         clock pessimism              0.000   248.454    
                         clock uncertainty           -0.263   248.191    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)        0.077   248.268    lsd_output_buffer_inst_f/write_protect_reg
  -------------------------------------------------------------------
                         required time                        248.268    
                         arrival time                        -254.937    
  -------------------------------------------------------------------
                         slack                                 -6.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.834ns  (arrival time - required time)
  Source:                 lsd_output_buffer_inst_f/out_line_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsd_output_buffer_inst_f/write_protect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.454%)  route 0.178ns (43.546%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.570     0.906    lsd_output_buffer_inst_f/FCLK_CLK0
    SLICE_X31Y82         FDRE                                         r  lsd_output_buffer_inst_f/out_line_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  lsd_output_buffer_inst_f/out_line_num_reg[1]/Q
                         net (fo=2, routed)           0.066     1.113    lsd_output_buffer_inst_f/Q[1]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.158 r  lsd_output_buffer_inst_f/write_protect_i_4/O
                         net (fo=1, routed)           0.112     1.270    lsd_output_buffer_inst_f/write_protect_i_4_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.315 r  lsd_output_buffer_inst_f/write_protect_i_1/O
                         net (fo=1, routed)           0.000     1.315    lsd_output_buffer_inst_f/write_protect_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.837    -0.903    lsd_output_buffer_inst_f/clk_out2
    SLICE_X30Y83         FDRE                                         r  lsd_output_buffer_inst_f/write_protect_reg/C
                         clock pessimism              0.000    -0.903    
                         clock uncertainty            0.263    -0.640    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.120    -0.520    lsd_output_buffer_inst_f/write_protect_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.837ns  (arrival time - required time)
  Source:                 lsd_output_buffer_inst_r/out_line_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsd_output_buffer_inst_r/write_protect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.231ns (56.182%)  route 0.180ns (43.818%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=907, routed)         0.554     0.890    lsd_output_buffer_inst_r/FCLK_CLK0
    SLICE_X35Y86         FDRE                                         r  lsd_output_buffer_inst_r/out_line_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lsd_output_buffer_inst_r/out_line_num_reg[1]/Q
                         net (fo=2, routed)           0.124     1.155    lsd_output_buffer_inst_r/Q[1]
    SLICE_X32Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.200 r  lsd_output_buffer_inst_r/write_protect_i_4__0/O
                         net (fo=1, routed)           0.056     1.256    lsd_output_buffer_inst_r/write_protect_i_4__0_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.301 r  lsd_output_buffer_inst_r/write_protect_i_1__0/O
                         net (fo=1, routed)           0.000     1.301    lsd_output_buffer_inst_r/write_protect_i_1__0_n_0
    SLICE_X32Y86         FDRE                                         r  lsd_output_buffer_inst_r/write_protect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.820    -0.920    lsd_output_buffer_inst_r/clk_out2
    SLICE_X32Y86         FDRE                                         r  lsd_output_buffer_inst_r/write_protect_reg/C
                         clock pessimism              0.000    -0.920    
                         clock uncertainty            0.263    -0.657    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.120    -0.537    lsd_output_buffer_inst_r/write_protect_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  1.837    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.597ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        40.296ns  (logic 10.469ns (25.980%)  route 29.827ns (74.020%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.676 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.563    36.739    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124    36.863 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          2.383    39.246    simple_lsd_inst_f/ram_wr_addr
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.476    81.676    simple_lsd_inst_f/clk_out2
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/C
                         clock pessimism              0.466    82.142    
                         clock uncertainty           -0.094    82.049    
    SLICE_X51Y34         FDRE (Setup_fdre_C_CE)      -0.205    81.844    simple_lsd_inst_f/ram_wr_data_reg[55]
  -------------------------------------------------------------------
                         required time                         81.844    
                         arrival time                         -39.246    
  -------------------------------------------------------------------
                         slack                                 42.597    

Slack (MET) :             42.597ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        40.296ns  (logic 10.469ns (25.980%)  route 29.827ns (74.020%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.676 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.563    36.739    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124    36.863 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          2.383    39.246    simple_lsd_inst_f/ram_wr_addr
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.476    81.676    simple_lsd_inst_f/clk_out2
    SLICE_X51Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[56]/C
                         clock pessimism              0.466    82.142    
                         clock uncertainty           -0.094    82.049    
    SLICE_X51Y34         FDRE (Setup_fdre_C_CE)      -0.205    81.844    simple_lsd_inst_f/ram_wr_data_reg[56]
  -------------------------------------------------------------------
                         required time                         81.844    
                         arrival time                         -39.246    
  -------------------------------------------------------------------
                         slack                                 42.597    

Slack (MET) :             42.751ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.894ns  (logic 10.469ns (26.242%)  route 29.425ns (73.758%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 81.747 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.979    38.845    simple_lsd_inst_f/stp_1_n_474
    SLICE_X54Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.547    81.747    simple_lsd_inst_f/clk_out2
    SLICE_X54Y34         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[19]/C
                         clock pessimism              0.466    82.213    
                         clock uncertainty           -0.094    82.120    
    SLICE_X54Y34         FDRE (Setup_fdre_C_R)       -0.524    81.596    simple_lsd_inst_f/ram_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         81.596    
                         arrival time                         -38.845    
  -------------------------------------------------------------------
                         slack                                 42.751    

Slack (MET) :             42.829ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.842ns  (logic 10.469ns (26.276%)  route 29.373ns (73.724%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.926    38.793    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[57]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.793    
  -------------------------------------------------------------------
                         slack                                 42.829    

Slack (MET) :             42.829ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.842ns  (logic 10.469ns (26.276%)  route 29.373ns (73.724%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.926    38.793    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X52Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[59]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.793    
  -------------------------------------------------------------------
                         slack                                 42.829    

Slack (MET) :             42.833ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.838ns  (logic 10.469ns (26.279%)  route 29.369ns (73.721%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.922    38.788    simple_lsd_inst_f/stp_1_n_474
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[72]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[72]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.788    
  -------------------------------------------------------------------
                         slack                                 42.833    

Slack (MET) :             42.833ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.838ns  (logic 10.469ns (26.279%)  route 29.369ns (73.721%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 81.678 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.922    38.788    simple_lsd_inst_f/stp_1_n_474
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.478    81.678    simple_lsd_inst_f/clk_out2
    SLICE_X53Y37         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/C
                         clock pessimism              0.466    82.144    
                         clock uncertainty           -0.094    82.051    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.429    81.622    simple_lsd_inst_f/ram_wr_data_reg[73]
  -------------------------------------------------------------------
                         required time                         81.622    
                         arrival time                         -38.788    
  -------------------------------------------------------------------
                         slack                                 42.833    

Slack (MET) :             42.842ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.899ns  (logic 10.469ns (26.239%)  route 29.430ns (73.761%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 81.748 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.983    38.850    simple_lsd_inst_f/stp_1_n_474
    SLICE_X55Y35         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.548    81.748    simple_lsd_inst_f/clk_out2
    SLICE_X55Y35         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[60]/C
                         clock pessimism              0.466    82.214    
                         clock uncertainty           -0.094    82.121    
    SLICE_X55Y35         FDRE (Setup_fdre_C_R)       -0.429    81.692    simple_lsd_inst_f/ram_wr_data_reg[60]
  -------------------------------------------------------------------
                         required time                         81.692    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                 42.842    

Slack (MET) :             42.888ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.630ns  (logic 10.559ns (26.644%)  route 29.071ns (73.356%))
  Logic Levels:           37  (CARRY4=13 LUT2=1 LUT3=3 LUT4=6 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 81.773 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X80Y78         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          2.565     2.012    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     2.136 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_172__0/O
                         net (fo=1, routed)           0.000     2.136    simple_lsd_inst_r/stp_1/angle_1[7]_i_172__0_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.668 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_161__0/CO[3]
                         net (fo=7, routed)           0.911     3.579    simple_lsd_inst_r/stp_1/angle_diff2_return4
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.150     3.729 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_134__0/O
                         net (fo=1, routed)           0.000     3.729    simple_lsd_inst_r/stp_1/angle_1[7]_i_134__0_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.242 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_74__0/O[2]
                         net (fo=8, routed)           1.278     5.520    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[2]
    SLICE_X65Y93         LUT5 (Prop_lut5_I1_O)        0.302     5.822 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_122__0/O
                         net (fo=1, routed)           0.416     6.238    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_122__0_n_0
    SLICE_X64Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.362 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_68__0/O
                         net (fo=3, routed)           0.743     7.105    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_68__0_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.229 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12__0/O
                         net (fo=1, routed)           0.630     7.859    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12__0_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.257 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4__0/CO[3]
                         net (fo=44, routed)          0.887     9.145    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18__0_0[0]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.269 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.696     9.965    simple_lsd_inst_r/stp_1/memory_reg_i_22__0_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.089 r  simple_lsd_inst_r/stp_1/angle_2[3]_i_4__0/O
                         net (fo=6, routed)           0.853    10.942    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_183__0_2
    SLICE_X60Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.066 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_232__0/O
                         net (fo=1, routed)           0.000    11.066    simple_lsd_inst_r/stp_1/angle_2[7]_i_175__0_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.616 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_185__0/CO[3]
                         net (fo=7, routed)           0.983    12.599    simple_lsd_inst_r/stp_1/angle_diff9_return4
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.723 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_174__0/O
                         net (fo=1, routed)           0.553    13.275    simple_lsd_inst_r/stp_1/angle_2[7]_i_174__0_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.795 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    13.795    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_85__0_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.014 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_80__0/O[0]
                         net (fo=6, routed)           0.993    15.007    simple_lsd_inst_r/angle_diff9_return2[4]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.323    15.330 r  simple_lsd_inst_r/angle_2[7]_i_171__0/O
                         net (fo=1, routed)           0.458    15.788    simple_lsd_inst_r/angle_2[7]_i_171__0_n_0
    SLICE_X66Y83         LUT3 (Prop_lut3_I2_O)        0.326    16.114 r  simple_lsd_inst_r/angle_2[7]_i_82__0/O
                         net (fo=3, routed)           0.684    16.798    simple_lsd_inst_r/angle_2[7]_i_82__0_n_0
    SLICE_X66Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.922 r  simple_lsd_inst_r/angle_2[7]_i_36__0/O
                         net (fo=1, routed)           0.323    17.245    simple_lsd_inst_r/angle_2[7]_i_36__0_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.643 r  simple_lsd_inst_r/angle_2_reg[7]_i_8__0/CO[3]
                         net (fo=16, routed)          1.234    18.876    simple_lsd_inst_r/stp_1/angle_2_reg[0]_1[0]
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  simple_lsd_inst_r/stp_1/angle_1[5]_i_3__0/O
                         net (fo=9, routed)           1.337    20.338    simple_lsd_inst_r/stp_1/angle_1[5]_i_3__0_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.462 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_199__0/O
                         net (fo=1, routed)           0.000    20.462    simple_lsd_inst_r/stp_1/angle_2[7]_i_199__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.842 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_181__0/CO[3]
                         net (fo=7, routed)           0.846    21.687    simple_lsd_inst_r/stp_1/angle_diff11_return4
    SLICE_X55Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.811 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_103__0/O
                         net (fo=1, routed)           0.569    22.380    simple_lsd_inst_r/stp_1/angle_2[7]_i_103__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.927 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_54__0/O[2]
                         net (fo=6, routed)           1.545    24.472    simple_lsd_inst_r/angle_diff11_return2[2]
    SLICE_X52Y90         LUT4 (Prop_lut4_I3_O)        0.329    24.801 r  simple_lsd_inst_r/angle_2[7]_i_47__0/O
                         net (fo=3, routed)           1.111    25.911    simple_lsd_inst_r/angle_2[7]_i_47__0_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.326    26.237 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.399    26.636    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.034 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.406    28.440    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.152    28.592 r  simple_lsd_inst_r/stp_1/memory_reg_i_89__0/O
                         net (fo=2, routed)           0.962    29.554    simple_lsd_inst_r/stp_1/memory_reg_i_89__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.326    29.880 r  simple_lsd_inst_r/stp_1/memory_reg_i_70__0/O
                         net (fo=1, routed)           0.000    29.880    simple_lsd_inst_r/stp_1/memory_reg_i_70__0_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.412 r  simple_lsd_inst_r/stp_1/memory_reg_i_49__0/CO[3]
                         net (fo=7, routed)           1.081    31.492    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X57Y89         LUT6 (Prop_lut6_I5_O)        0.124    31.616 r  simple_lsd_inst_r/stp_1/memory_reg_i_41__0/O
                         net (fo=1, routed)           0.333    31.950    simple_lsd_inst_r/stp_1/memory_reg_i_41__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.335 r  simple_lsd_inst_r/stp_1/memory_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    32.335    simple_lsd_inst_r/stp_1/memory_reg_i_25__0_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.669 r  simple_lsd_inst_r/stp_1/memory_reg_i_18__0/O[1]
                         net (fo=3, routed)           0.983    33.651    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[5]
    SLICE_X56Y87         LUT6 (Prop_lut6_I4_O)        0.303    33.954 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24__0/O
                         net (fo=2, routed)           0.595    34.549    simple_lsd_inst_r/ram_0/memory_reg_i_15__0_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.124    34.673 r  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=1, routed)           0.445    35.118    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y87         LUT6 (Prop_lut6_I1_O)        0.124    35.242 r  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          2.410    37.652    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    37.776 r  simple_lsd_inst_r/stp_1/memory_reg_i_4__0/O
                         net (fo=1, routed)           0.845    38.621    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/wr_data[9]
    RAMB18_X3Y24         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.573    81.773    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X3Y24         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.567    82.340    
                         clock uncertainty           -0.094    82.246    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737    81.509    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         81.509    
                         arrival time                         -38.621    
  -------------------------------------------------------------------
                         slack                                 42.888    

Slack (MET) :             42.931ns  (required time - arrival time)
  Source:                 simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.368ns  (clk_out2_clk_wiz_0 rise@83.368ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        39.741ns  (logic 10.469ns (26.343%)  route 29.272ns (73.657%))
  Logic Levels:           38  (CARRY4=13 LUT3=5 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 81.679 - 83.368 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.667    -1.049    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X49Y45         FDRE                                         r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  simple_lsd_inst_f/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]/Q
                         net (fo=27, routed)          2.839     2.245    simple_lsd_inst_f/stp_1/new_angle[7]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_177/O
                         net (fo=1, routed)           0.000     2.369    simple_lsd_inst_f/stp_1/angle_1[7]_i_177_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.770 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_162/CO[3]
                         net (fo=7, routed)           0.923     3.694    simple_lsd_inst_f/stp_1/angle_diff1_return4
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.844 r  simple_lsd_inst_f/stp_1/angle_1[7]_i_126/O
                         net (fo=1, routed)           0.000     3.844    simple_lsd_inst_f/stp_1/angle_1[7]_i_126_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     4.357 r  simple_lsd_inst_f/stp_1/angle_1_reg[7]_i_73/O[2]
                         net (fo=6, routed)           1.386     5.743    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X66Y58         LUT5 (Prop_lut5_I1_O)        0.302     6.045 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146/O
                         net (fo=1, routed)           0.498     6.543    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_146_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.667 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78/O
                         net (fo=3, routed)           0.568     7.235    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_78_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28/O
                         net (fo=1, routed)           0.474     7.833    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_28_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.231 r  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_6/CO[3]
                         net (fo=19, routed)          1.804    10.035    simple_lsd_inst_f/stp_1/memory_reg_i_22_1[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.159 r  simple_lsd_inst_f/stp_1/angle_2[6]_i_4/O
                         net (fo=6, routed)           0.825    10.984    simple_lsd_inst_f/ram_0/angle_2_reg[7]_i_183_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.108 r  simple_lsd_inst_f/ram_0/angle_2[7]_i_230/O
                         net (fo=1, routed)           0.000    11.108    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_0[3]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.509 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_185/CO[3]
                         net (fo=7, routed)           0.925    12.434    simple_lsd_inst_f/stp_1/angle_diff9_return4
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.558 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_175/O
                         net (fo=1, routed)           0.544    13.102    simple_lsd_inst_f/stp_1/angle_2[7]_i_175_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.628 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.001    13.629    simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_85_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.851 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_80/O[0]
                         net (fo=6, routed)           1.141    14.992    simple_lsd_inst_f/angle_diff9_return2[4]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.327    15.319 r  simple_lsd_inst_f/angle_2[7]_i_171/O
                         net (fo=1, routed)           0.436    15.755    simple_lsd_inst_f/angle_2[7]_i_171_n_0
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.326    16.081 r  simple_lsd_inst_f/angle_2[7]_i_82/O
                         net (fo=3, routed)           0.820    16.901    simple_lsd_inst_f/angle_2[7]_i_82_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  simple_lsd_inst_f/angle_2[7]_i_36/O
                         net (fo=1, routed)           0.322    17.347    simple_lsd_inst_f/angle_2[7]_i_36_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.751 r  simple_lsd_inst_f/angle_2_reg[7]_i_8/CO[3]
                         net (fo=16, routed)          1.111    18.862    simple_lsd_inst_f/stp_1/angle_2_reg[0]_1[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.124    18.986 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_2/O
                         net (fo=10, routed)          1.106    20.091    simple_lsd_inst_f/stp_1/angle_2[7]_i_2_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.124    20.215 f  simple_lsd_inst_f/stp_1/angle_2[7]_i_234/O
                         net (fo=1, routed)           0.552    20.767    simple_lsd_inst_f/stp_1/angle_2[7]_i_234_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.124    20.891 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_190/O
                         net (fo=1, routed)           0.000    20.891    simple_lsd_inst_f/stp_1/angle_2[7]_i_190_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.292 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_180/CO[3]
                         net (fo=7, routed)           0.905    22.197    simple_lsd_inst_f/stp_1/angle_diff12_return4
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.321 r  simple_lsd_inst_f/stp_1/angle_2[7]_i_111/O
                         net (fo=1, routed)           0.407    22.728    simple_lsd_inst_f/stp_1/angle_2[7]_i_111_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    23.324 r  simple_lsd_inst_f/stp_1/angle_2_reg[7]_i_55/O[3]
                         net (fo=6, routed)           1.216    24.540    simple_lsd_inst_f/angle_diff12_return2[3]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.336    24.876 r  simple_lsd_inst_f/angle_2[7]_i_100/O
                         net (fo=1, routed)           0.625    25.501    simple_lsd_inst_f/angle_2[7]_i_100_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.327    25.828 r  simple_lsd_inst_f/angle_2[7]_i_49/O
                         net (fo=3, routed)           0.503    26.331    simple_lsd_inst_f/angle_2[7]_i_49_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.455 r  simple_lsd_inst_f/angle_2[7]_i_11/O
                         net (fo=1, routed)           0.379    26.834    simple_lsd_inst_f/angle_2[7]_i_11_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.238 r  simple_lsd_inst_f/angle_2_reg[7]_i_3/CO[3]
                         net (fo=40, routed)          1.664    28.902    simple_lsd_inst_f/stp_1/angle_2_reg[7]_0[0]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.152    29.054 r  simple_lsd_inst_f/stp_1/memory_reg_i_83/O
                         net (fo=1, routed)           0.653    29.706    simple_lsd_inst_f/stp_1/memory_reg_i_83_n_0
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.332    30.038 r  simple_lsd_inst_f/stp_1/memory_reg_i_63/O
                         net (fo=1, routed)           0.478    30.516    simple_lsd_inst_f/stp_1/memory_reg_i_63_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.901 r  simple_lsd_inst_f/stp_1/memory_reg_i_49/CO[3]
                         net (fo=7, routed)           0.928    31.829    simple_lsd_inst_f/stp_1/angle_diff6_return4
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  simple_lsd_inst_f/stp_1/memory_reg_i_43/O
                         net (fo=1, routed)           0.541    32.494    simple_lsd_inst_f/stp_1/memory_reg_i_43_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.001 r  simple_lsd_inst_f/stp_1/memory_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.001    simple_lsd_inst_f/stp_1/memory_reg_i_25_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.314 r  simple_lsd_inst_f/stp_1/memory_reg_i_18/O[3]
                         net (fo=3, routed)           0.957    34.271    simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[7]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.306    34.577 f  simple_lsd_inst_f/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_24/O
                         net (fo=2, routed)           0.748    35.325    simple_lsd_inst_f/ram_0/memory_reg_i_15_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124    35.449 f  simple_lsd_inst_f/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.603    36.052    simple_lsd_inst_f/stp_1/ram_wr_data_reg[0]_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    36.176 f  simple_lsd_inst_f/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.566    36.742    simple_lsd_inst_f/stp_1/memory_reg_i_15_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.866 r  simple_lsd_inst_f/stp_1/ram_wr_data[73]_i_1/O
                         net (fo=74, routed)          1.826    38.692    simple_lsd_inst_f/stp_1_n_474
    SLICE_X52Y38         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.368    83.368 r  
    H16                                               0.000    83.368 r  sysclk (IN)
                         net (fo=0)                   0.000    83.368    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.749 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.911    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.096 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.109    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.200 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.479    81.679    simple_lsd_inst_f/clk_out2
    SLICE_X52Y38         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[18]/C
                         clock pessimism              0.466    82.145    
                         clock uncertainty           -0.094    82.052    
    SLICE_X52Y38         FDRE (Setup_fdre_C_R)       -0.429    81.623    simple_lsd_inst_f/ram_wr_data_reg[18]
  -------------------------------------------------------------------
                         required time                         81.623    
                         arrival time                         -38.692    
  -------------------------------------------------------------------
                         slack                                 42.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.418ns (81.344%)  route 0.096ns (18.656%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X46Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.505 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[1]__0/Q
                         net (fo=1, routed)           0.095    -0.409    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum[1]
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.364 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.364    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_4_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.209 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.209    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.155 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    simple_lsd_inst_f/gau_0/tad_0/p_0_out[4]
    SLICE_X45Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.825    -0.915    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X45Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]/C
                         clock pessimism              0.509    -0.406    
                         clock uncertainty            0.094    -0.312    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.207    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/ram_0/memory_reg_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.148ns (25.013%)  route 0.444ns (74.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.578    -0.653    simple_lsd_inst_f/clk_out2
    SLICE_X58Y50         FDRE                                         r  simple_lsd_inst_f/ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.505 r  simple_lsd_inst_f/ram_wr_addr_reg[1]/Q
                         net (fo=11, routed)          0.444    -0.062    simple_lsd_inst_f/ram_0/memory_reg_0_0[1]
    RAMB36_X3Y8          RAMB36E1                                     r  simple_lsd_inst_f/ram_0/memory_reg_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.892    -0.847    simple_lsd_inst_f/ram_0/clk_out2
    RAMB36_X3Y8          RAMB36E1                                     r  simple_lsd_inst_f/ram_0/memory_reg_4/CLKARDCLK
                         clock pessimism              0.509    -0.339    
                         clock uncertainty            0.094    -0.245    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.115    simple_lsd_inst_f/ram_0/memory_reg_4
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.449%)  route 0.241ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.564    -0.668    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X34Y45         FDRE                                         r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.504 r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[6]/Q
                         net (fo=7, routed)           0.241    -0.262    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[6]
    RAMB18_X2Y18         RAMB18E1                                     r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.872    -0.867    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X2Y18         RAMB18E1                                     r  simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.094    -0.498    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.315    simple_lsd_inst_f/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.606%)  route 0.221ns (57.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.596    -0.635    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X90Y78         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.250    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[8]
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.903    -0.836    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.094    -0.488    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.305    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.555    -0.676    simple_lsd_inst_r/gau_0/stp_0/clk_out2
    SLICE_X38Y58         FDRE                                         r  simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  simple_lsd_inst_r/gau_0/stp_0/stp_pad_v[2].stp_pad_h[2].out_patch_reg[70]/Q
                         net (fo=1, routed)           0.110    -0.402    simple_lsd_inst_r/gau_0/tad_0/Q[1]
    SLICE_X38Y59         SRL16E                                       r  simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.823    -0.917    simple_lsd_inst_r/gau_0/tad_0/clk_out2
    SLICE_X38Y59         SRL16E                                       r  simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2/CLK
                         clock pessimism              0.256    -0.660    
                         clock uncertainty            0.094    -0.567    
    SLICE_X38Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.458    simple_lsd_inst_r/gau_0/tad_0/itg_add_d[1].add_p[8].sum_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.355ns (68.730%)  route 0.162ns (31.270%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X39Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum_reg[2]/Q
                         net (fo=1, routed)           0.161    -0.367    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[2].sum[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.322    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum[3]_i_3_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.207 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.206    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[3]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.152 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    simple_lsd_inst_f/gau_0/tad_0/p_3_out[4]
    SLICE_X40Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.825    -0.915    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X40Y50         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]/C
                         clock pessimism              0.509    -0.406    
                         clock uncertainty            0.094    -0.312    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.207    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.563    -0.669    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X44Y48         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.409    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[0].add_p[6].sum[0]
    SLICE_X43Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.830    -0.910    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X43Y49         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]/C
                         clock pessimism              0.275    -0.635    
                         clock uncertainty            0.094    -0.541    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.075    -0.466    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[1].add_p[4].sum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.800%)  route 0.228ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.594    -0.637    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X90Y76         FDSE                                         r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDSE (Prop_fdse_C_Q)         0.164    -0.473 r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/Q
                         net (fo=4, routed)           0.228    -0.245    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/Q[8]
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.906    -0.833    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y30         RAMB18E1                                     r  simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.094    -0.485    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.302    simple_lsd_inst_r/stp_1/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 visualizer_inst/div_0/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            visualizer_inst/div_0/out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.593    -0.639    visualizer_inst/div_0/clk_out2
    SLICE_X15Y37         FDRE                                         r  visualizer_inst/div_0/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  visualizer_inst/div_0/q_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.399    visualizer_inst/div_0/q[10]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.354 r  visualizer_inst/div_0/out_q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    visualizer_inst/div_0/out_q[10]_i_1_n_0
    SLICE_X14Y37         FDRE                                         r  visualizer_inst/div_0/out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.861    -0.879    visualizer_inst/div_0/clk_out2
    SLICE_X14Y37         FDRE                                         r  visualizer_inst/div_0/out_q_reg[10]/C
                         clock pessimism              0.253    -0.626    
                         clock uncertainty            0.094    -0.532    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120    -0.412    visualizer_inst/div_0/out_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.017%)  route 0.273ns (65.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.556    -0.675    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X37Y55         FDRE                                         r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[7]/Q
                         net (fo=6, routed)           0.273    -0.261    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[7]
    RAMB18_X2Y21         RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.868    -0.871    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X2Y21         RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.094    -0.503    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.320    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -5.895ns,  Total Violation     -185.209ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.895ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.222%)  route 5.079ns (88.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 415.991 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.747   421.495    RSTC
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.476   415.991    clk_74_25m
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.249   416.240    
                         clock uncertainty           -0.211   416.029    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.429   415.600    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                        415.600    
                         arrival time                        -421.495    
  -------------------------------------------------------------------
                         slack                                 -5.895    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[4]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.211   416.028    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.504    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                        415.504    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[6]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.211   416.028    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.504    hcount_reg[6]
  -------------------------------------------------------------------
                         required time                        415.504    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.211   416.028    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.504    hcount_reg[9]
  -------------------------------------------------------------------
                         required time                        415.504    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.572ns  (logic 0.642ns (11.522%)  route 4.930ns (88.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 415.993 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.598   421.346    RSTC
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.478   415.993    clk_74_25m
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/C
                         clock pessimism              0.249   416.242    
                         clock uncertainty           -0.211   416.031    
    SLICE_X34Y89         FDRE (Setup_fdre_C_R)       -0.524   415.507    hcount_reg[0]
  -------------------------------------------------------------------
                         required time                        415.507    
                         arrival time                        -421.346    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.726ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            read_address/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.986ns  (logic 0.642ns (10.725%)  route 5.344ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 416.080 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         1.012   421.760    RSTC
    DSP48_X2Y34          DSP48E1                                      r  read_address/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.564   416.080    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
                         clock pessimism              0.249   416.328    
                         clock uncertainty           -0.211   416.117    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.084   416.033    read_address
  -------------------------------------------------------------------
                         required time                        416.033    
                         arrival time                        -421.760    
  -------------------------------------------------------------------
                         slack                                 -5.726    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.211   416.030    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.506    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                        415.506    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.702    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.211   416.030    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.506    hcount_reg[1]
  -------------------------------------------------------------------
                         required time                        415.506    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.702    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.211   416.030    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.506    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                        415.506    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.702    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0_1 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.211   416.030    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.506    hcount_reg[3]
  -------------------------------------------------------------------
                         required time                        415.506    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.737%)  route 0.499ns (75.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.499    -0.015    cam_reset_OBUF
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.822    -0.918    clk_74_25m
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.567    -0.351    
                         clock uncertainty            0.211    -0.140    
    SLICE_X37Y88         FDRE (Hold_fdre_C_CE)       -0.039    -0.179    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.212ns (25.160%)  route 0.631ns (74.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.631     0.116    cam_reset_OBUF
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.048     0.164 r  vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.164    vcount[0]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X38Y86         FDRE                                         r  vcount_reg[0]/C
                         clock pessimism              0.567    -0.354    
                         clock uncertainty            0.211    -0.143    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.131    -0.012    vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[5]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[7]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.164ns (22.922%)  route 0.551ns (77.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.551     0.037    cam_reset_OBUF
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.211    -0.139    
    SLICE_X34Y89         FDRE (Hold_fdre_C_CE)       -0.016    -0.155    hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.370%)  route 0.615ns (74.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.615     0.100    cam_reset_OBUF
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.145 r  hvalid_i_1/O
                         net (fo=1, routed)           0.000     0.145    hvalid_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  hvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X39Y85         FDRE                                         r  hvalid_reg/C
                         clock pessimism              0.567    -0.354    
                         clock uncertainty            0.211    -0.143    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091    -0.052    hvalid_reg
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 4.009ns (37.607%)  route 6.651ns (62.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          6.651     9.681    dpram_mclk_inst/P[10]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.607ns  (logic 4.133ns (38.965%)  route 6.474ns (61.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.029 r  read_address/P[16]
                         net (fo=17, routed)          4.814     7.844    dpram_mclk_inst/P[16]
    SLICE_X23Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.968 r  dpram_mclk_inst/ram_reg_6_ENBWREN_cooolgate_en_gate_52_LOPT_REMAP/O
                         net (fo=1, routed)           1.660     9.627    dpram_mclk_inst/ram_reg_6_ENBWREN_cooolgate_en_sig_29
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.841    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 4.009ns (38.223%)  route 6.479ns (61.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          6.479     9.508    dpram_mclk_inst/P[0]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 4.009ns (38.810%)  route 6.321ns (61.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     3.029 r  read_address/P[8]
                         net (fo=16, routed)          6.321     9.350    dpram_mclk_inst/P[8]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.322ns  (logic 4.009ns (38.838%)  route 6.313ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 11.955 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          6.313     9.343    dpram_mclk_inst/P[10]
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.650    11.955    dpram_mclk_inst/clk_out3
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/CLKBWRCLK
                         clock pessimism              0.452    12.407    
                         clock uncertainty           -0.069    12.338    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.772    dpram_mclk_inst/ram_reg_12
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.268ns  (logic 4.133ns (40.251%)  route 6.135ns (59.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 11.898 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.029 f  read_address/P[18]
                         net (fo=17, routed)          4.703     7.733    dpram_mclk_inst/P[18]
    SLICE_X23Y12         LUT3 (Prop_lut3_I0_O)        0.124     7.857 r  dpram_mclk_inst/ram_reg_6_i_2/O
                         net (fo=2, routed)           1.432     9.288    dpram_mclk_inst/ram_reg_6_i_2_n_0
    RAMB36_X3Y2          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.593    11.898    dpram_mclk_inst/clk_out3
    RAMB36_X3Y2          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.452    12.350    
                         clock uncertainty           -0.069    12.281    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.838    dpram_mclk_inst/ram_reg_7
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 4.009ns (39.496%)  route 6.141ns (60.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 11.955 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          6.141     9.170    dpram_mclk_inst/P[0]
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.650    11.955    dpram_mclk_inst/clk_out3
    RAMB36_X4Y5          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_12/CLKBWRCLK
                         clock pessimism              0.452    12.407    
                         clock uncertainty           -0.069    12.338    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.772    dpram_mclk_inst/ram_reg_12
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 4.009ns (39.615%)  route 6.111ns (60.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.960 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.029 r  read_address/P[13]
                         net (fo=16, routed)          6.111     9.140    dpram_mclk_inst/P[13]
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.655    11.960    dpram_mclk_inst/clk_out3
    RAMB36_X4Y6          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_13/CLKBWRCLK
                         clock pessimism              0.452    12.412    
                         clock uncertainty           -0.069    12.343    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    11.777    dpram_mclk_inst/ram_reg_13
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 4.009ns (40.135%)  route 5.980ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.029 r  read_address/P[10]
                         net (fo=16, routed)          5.980     9.009    dpram_mclk_inst/P[10]
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.718    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 read_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 4.009ns (40.292%)  route 5.941ns (59.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.901 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.737    -0.980    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.029 r  read_address/P[0]
                         net (fo=16, routed)          5.941     8.970    dpram_mclk_inst/P[0]
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.596    11.901    dpram_mclk_inst/clk_out3
    RAMB36_X3Y1          RAMB36E1                                     r  dpram_mclk_inst/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.452    12.353    
                         clock uncertainty           -0.069    12.284    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.718    dpram_mclk_inst/ram_reg_6
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  2.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.164    -0.425 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.369    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.069    -0.519    
    SLICE_X112Y47        FDPE (Hold_fdpe_C_D)         0.060    -0.459    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.552    -0.679    clk_74_25m
    SLICE_X39Y86         FDRE                                         r  vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  vcount_reg[2]/Q
                         net (fo=9, routed)           0.135    -0.404    sel0[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.359 r  vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    vcount[4]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X38Y86         FDRE                                         r  vcount_reg[4]/C
                         clock pessimism              0.254    -0.666    
                         clock uncertainty            0.069    -0.597    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.120    -0.477    vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.110    -0.272    rgb2dvi_inst/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y122       LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.981    -0.759    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.069    -0.441    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.349    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.109    -0.273    rgb2dvi_inst/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X111Y122       LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.981    -0.759    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.069    -0.441    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.091    -0.350    rgb2dvi_inst/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.239%)  route 0.138ns (39.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.555    -0.676    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  hcount_reg[9]/Q
                         net (fo=6, routed)           0.138    -0.374    hcount_reg__0[9]
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.045    -0.329 r  read_address_i_10/O
                         net (fo=2, routed)           0.000    -0.329    C[10]
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.274    -0.642    
                         clock uncertainty            0.069    -0.573    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.120    -0.453    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.128    -0.461 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.069    -0.519    
    SLICE_X113Y47        FDPE (Hold_fdpe_C_D)         0.091    -0.428    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.647%)  route 0.154ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.717    -0.514    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.154    -0.196    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y106       LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.151    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.994    -0.746    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.069    -0.428    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.307    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.706    -0.525    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.223    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y126       LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.979    -0.761    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y126       FDRE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.069    -0.456    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.335    rgb2dvi_inst/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.386%)  route 0.133ns (41.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.552    -0.679    clk_74_25m
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  vcount_reg[9]/Q
                         net (fo=7, routed)           0.133    -0.406    sel0[9]
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.361 r  vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    vcount[9]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X37Y85         FDRE                                         r  vcount_reg[9]/C
                         clock pessimism              0.241    -0.679    
                         clock uncertainty            0.069    -0.610    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092    -0.518    vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.331%)  route 0.156ns (42.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.717    -0.514    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.194    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.045    -0.149 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.149    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.994    -0.746    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y106       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.069    -0.428    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.120    -0.308    rgb2dvi_inst/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -5.898ns,  Total Violation     -185.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.898ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.721ns  (logic 0.642ns (11.222%)  route 5.079ns (88.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 415.991 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.747   421.495    RSTC
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.476   415.991    clk_74_25m
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.249   416.240    
                         clock uncertainty           -0.214   416.026    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.429   415.597    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                        415.597    
                         arrival time                        -421.495    
  -------------------------------------------------------------------
                         slack                                 -5.898    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[4]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.214   416.025    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.501    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                        415.501    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[6]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.214   416.025    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.501    hcount_reg[6]
  -------------------------------------------------------------------
                         required time                        415.501    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.569ns  (logic 0.642ns (11.527%)  route 4.927ns (88.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 415.990 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.595   421.343    RSTC
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.475   415.990    clk_74_25m
    SLICE_X32Y87         FDRE                                         r  hcount_reg[9]/C
                         clock pessimism              0.249   416.239    
                         clock uncertainty           -0.214   416.025    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.524   415.501    hcount_reg[9]
  -------------------------------------------------------------------
                         required time                        415.501    
                         arrival time                        -421.343    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.572ns  (logic 0.642ns (11.522%)  route 4.930ns (88.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 415.993 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.598   421.346    RSTC
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.478   415.993    clk_74_25m
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/C
                         clock pessimism              0.249   416.242    
                         clock uncertainty           -0.214   416.028    
    SLICE_X34Y89         FDRE (Setup_fdre_C_R)       -0.524   415.504    hcount_reg[0]
  -------------------------------------------------------------------
                         required time                        415.504    
                         arrival time                        -421.346    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.729ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            read_address/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.986ns  (logic 0.642ns (10.725%)  route 5.344ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 416.080 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         1.012   421.760    RSTC
    DSP48_X2Y34          DSP48E1                                      r  read_address/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.564   416.080    clk_74_25m
    DSP48_X2Y34          DSP48E1                                      r  read_address/CLK
                         clock pessimism              0.249   416.328    
                         clock uncertainty           -0.214   416.114    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.084   416.030    read_address
  -------------------------------------------------------------------
                         required time                        416.030    
                         arrival time                        -421.760    
  -------------------------------------------------------------------
                         slack                                 -5.729    

Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.214   416.027    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.503    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                        415.503    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.705    

Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.214   416.027    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.503    hcount_reg[1]
  -------------------------------------------------------------------
                         required time                        415.503    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.705    

Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.214   416.027    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.503    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                        415.503    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.705    

Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out3_clk_wiz_0 rise@417.684ns - clk_out2_clk_wiz_0 rise@416.842ns)
  Data Path Delay:        5.434ns  (logic 0.642ns (11.815%)  route 4.792ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 415.992 - 417.684 ) 
    Source Clock Delay      (SCD):    -1.068ns = ( 415.774 - 416.842 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.842   416.842 r  
    H16                                               0.000   416.842 r  sysclk (IN)
                         net (fo=0)                   0.000   416.842    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.293 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.578    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.819 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   414.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   414.126 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        1.648   415.774    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518   416.292 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         4.332   420.624    simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124   420.748 r  simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/req_reg[1]_i_1/O
                         net (fo=533, routed)         0.460   421.208    RSTC
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    417.684   417.684 r  
    H16                                               0.000   417.684 r  sysclk (IN)
                         net (fo=0)                   0.000   417.684    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   419.065 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   420.226    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814   412.412 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012   414.424    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   414.515 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.477   415.992    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/C
                         clock pessimism              0.249   416.241    
                         clock uncertainty           -0.214   416.027    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   415.503    hcount_reg[3]
  -------------------------------------------------------------------
                         required time                        415.503    
                         arrival time                        -421.208    
  -------------------------------------------------------------------
                         slack                                 -5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.737%)  route 0.499ns (75.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.499    -0.015    cam_reset_OBUF
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.822    -0.918    clk_74_25m
    SLICE_X37Y88         FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.567    -0.351    
                         clock uncertainty            0.214    -0.137    
    SLICE_X37Y88         FDRE (Hold_fdre_C_CE)       -0.039    -0.176    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.212ns (25.160%)  route 0.631ns (74.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.631     0.116    cam_reset_OBUF
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.048     0.164 r  vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.164    vcount[0]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X38Y86         FDRE                                         r  vcount_reg[0]/C
                         clock pessimism              0.567    -0.354    
                         clock uncertainty            0.214    -0.140    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.131    -0.009    vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[1]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[3]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[5]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.084%)  route 0.546ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.546     0.032    cam_reset_OBUF
    SLICE_X34Y88         FDRE                                         r  hcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y88         FDRE                                         r  hcount_reg[7]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y88         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.164ns (22.922%)  route 0.551ns (77.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.551     0.037    cam_reset_OBUF
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.823    -0.917    clk_74_25m
    SLICE_X34Y89         FDRE                                         r  hcount_reg[0]/C
                         clock pessimism              0.567    -0.350    
                         clock uncertainty            0.214    -0.136    
    SLICE_X34Y89         FDRE (Hold_fdre_C_CE)       -0.016    -0.152    hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.684ns period=83.368ns})
  Destination:            hvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.370%)  route 0.615ns (74.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2896, routed)        0.553    -0.678    clk_12m
    SLICE_X36Y87         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=305, routed)         0.615     0.100    cam_reset_OBUF
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.145 r  hvalid_i_1/O
                         net (fo=1, routed)           0.000     0.145    hvalid_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  hvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.819    -0.921    clk_74_25m
    SLICE_X39Y85         FDRE                                         r  hvalid_reg/C
                         clock pessimism              0.567    -0.354    
                         clock uncertainty            0.214    -0.140    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091    -0.049    hvalid_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        9.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.419ns (6.564%)  route 5.964ns (93.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 15.664 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.964     5.704    rgb2dvi_inst/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.664    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.116    
                         clock uncertainty           -0.205    15.912    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.888    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.312ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 0.419ns (6.700%)  route 5.835ns (93.300%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.835     5.575    rgb2dvi_inst/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  9.312    

Slack (MET) :             9.453ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.419ns (6.854%)  route 5.694ns (93.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.694     5.434    rgb2dvi_inst/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  9.453    

Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.419ns (6.877%)  route 5.673ns (93.123%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 15.664 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.673     5.413    rgb2dvi_inst/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.664    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.116    
                         clock uncertainty           -0.205    15.912    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.888    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  9.475    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.419ns (7.049%)  route 5.525ns (92.951%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.525     5.265    rgb2dvi_inst/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.456ns (7.196%)  route 5.881ns (92.804%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.039    -0.677    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.881     5.660    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    15.284    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.419ns (7.229%)  route 5.377ns (92.771%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.377     5.116    rgb2dvi_inst/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.419ns (7.239%)  route 5.369ns (92.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.369     5.109    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.885    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.916ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.419ns (7.419%)  route 5.228ns (92.581%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.228     4.968    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.885    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  9.916    

Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.518ns (8.602%)  route 5.504ns (91.398%))
  Logic Levels:           0  
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.040    -0.676    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.504     5.345    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.286    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  9.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.367ns (8.496%)  route 3.953ns (91.504%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.367    -0.957 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.953     2.996    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.940    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.418ns (9.618%)  route 3.928ns (90.382%))
  Logic Levels:           0  
  Clock Path Skew:        4.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.310ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.859    -1.310    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDSE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.418    -0.892 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.928     3.036    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.253    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.801    
                         clock uncertainty            0.205     3.005    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.942    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.418ns (9.583%)  route 3.944ns (90.417%))
  Logic Levels:           0  
  Clock Path Skew:        4.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.846    -1.323    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y127       FDSE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.944     3.039    rgb2dvi_inst/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.255    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.803    
                         clock uncertainty            0.205     3.007    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.944    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.418ns (9.553%)  route 3.958ns (90.447%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.846    -1.323    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDSE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.958     3.053    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.253    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.801    
                         clock uncertainty            0.205     3.005    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.942    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.141ns (6.487%)  route 2.032ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.706    -0.525    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.032     1.648    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.783    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.292    
                         clock uncertainty            0.205     1.497    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.516    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.337ns (7.907%)  route 3.925ns (92.093%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.337    -0.987 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.925     2.938    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.204     2.799    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.128ns (4.756%)  route 2.563ns (95.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.705    -0.526    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.128    -0.398 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.563     2.165    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.783    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.292    
                         clock uncertainty            0.205     1.497    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.002    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.164ns (7.420%)  route 2.046ns (92.580%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.046     1.687    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.784    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.293    
                         clock uncertainty            0.205     1.498    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.517    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.164ns (7.289%)  route 2.086ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.086     1.727    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.784    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.293    
                         clock uncertainty            0.205     1.498    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.517    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.367ns (8.195%)  route 4.111ns (91.805%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.367    -0.957 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           4.111     3.155    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.940    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        9.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.419ns (6.564%)  route 5.964ns (93.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 15.664 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.964     5.704    rgb2dvi_inst/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.664    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.116    
                         clock uncertainty           -0.205    15.912    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.888    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.312ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 0.419ns (6.700%)  route 5.835ns (93.300%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.835     5.575    rgb2dvi_inst/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  9.312    

Slack (MET) :             9.453ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.419ns (6.854%)  route 5.694ns (93.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.694     5.434    rgb2dvi_inst/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  9.453    

Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.419ns (6.877%)  route 5.673ns (93.123%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 15.664 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.673     5.413    rgb2dvi_inst/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.664    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.116    
                         clock uncertainty           -0.205    15.912    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.888    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  9.475    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.419ns (7.049%)  route 5.525ns (92.951%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.525     5.265    rgb2dvi_inst/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.456ns (7.196%)  route 5.881ns (92.804%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.039    -0.677    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDRE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.881     5.660    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    15.284    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.419ns (7.229%)  route 5.377ns (92.771%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.377     5.116    rgb2dvi_inst/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_inst/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.887    rgb2dvi_inst/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.419ns (7.239%)  route 5.369ns (92.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.369     5.109    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.885    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.916ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.419ns (7.419%)  route 5.228ns (92.581%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 15.661 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.037    -0.679    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.228     4.968    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.661    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.113    
                         clock uncertainty           -0.205    15.909    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.885    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  9.916    

Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.518ns (8.602%)  route 5.504ns (91.398%))
  Logic Levels:           0  
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 15.663 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         2.040    -0.676    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.504     5.345    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.634    11.939    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.022 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.742    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.663    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    16.115    
                         clock uncertainty           -0.205    15.911    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.286    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  9.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.367ns (8.496%)  route 3.953ns (91.504%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.367    -0.957 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.953     2.996    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.940    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.418ns (9.618%)  route 3.928ns (90.382%))
  Logic Levels:           0  
  Clock Path Skew:        4.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.310ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.859    -1.310    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y107       FDSE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.418    -0.892 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.928     3.036    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.253    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.801    
                         clock uncertainty            0.205     3.005    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.942    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.418ns (9.583%)  route 3.944ns (90.417%))
  Logic Levels:           0  
  Clock Path Skew:        4.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.846    -1.323    rgb2dvi_inst/DataEncoders[1].DataEncoder/clk_out3
    SLICE_X112Y127       FDSE                                         r  rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.944     3.039    rgb2dvi_inst/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.255    rgb2dvi_inst/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.803    
                         clock uncertainty            0.205     3.007    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.944    rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.418ns (9.553%)  route 3.958ns (90.447%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.846    -1.323    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDSE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.958     3.053    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.253    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.801    
                         clock uncertainty            0.205     3.005    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.942    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.141ns (6.487%)  route 2.032ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.706    -0.525    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X110Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.032     1.648    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.783    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.292    
                         clock uncertainty            0.205     1.497    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.516    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.337ns (7.907%)  route 3.925ns (92.093%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.337    -0.987 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.925     2.938    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.204     2.799    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.128ns (4.756%)  route 2.563ns (95.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.705    -0.526    rgb2dvi_inst/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X113Y124       FDPE                                         r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.128    -0.398 r  rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.563     2.165    rgb2dvi_inst/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.783    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.292    
                         clock uncertainty            0.205     1.497    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.002    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.164ns (7.420%)  route 2.046ns (92.580%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.046     1.687    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.784    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.293    
                         clock uncertainty            0.205     1.498    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.517    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.164ns (7.289%)  route 2.086ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.708    -0.523    rgb2dvi_inst/DataEncoders[2].DataEncoder/clk_out3
    SLICE_X112Y122       FDRE                                         r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rgb2dvi_inst/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.086     1.727    rgb2dvi_inst/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.869    -0.871    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.818 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592    -0.226    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.197 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.784    rgb2dvi_inst/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.293    
                         clock uncertainty            0.205     1.498    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.517    rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.367ns (8.195%)  route 4.111ns (91.805%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.845    -1.324    rgb2dvi_inst/DataEncoders[0].DataEncoder/clk_out3
    SLICE_X111Y123       FDSE                                         r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDSE (Prop_fdse_C_Q)         0.367    -0.957 r  rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           4.111     3.155    rgb2dvi_inst/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.831    -0.885    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.797 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     1.086    rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.187 r  rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.251    rgb2dvi_inst/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.799    
                         clock uncertainty            0.205     3.003    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.940    rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.795ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDPE (Recov_fdpe_C_PRE)     -0.530    12.019    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.721    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.721    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.721    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y47        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.795ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDPE (Recov_fdpe_C_PRE)     -0.530    12.019    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.069    -0.506    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.651    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.069    -0.506    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.651    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.069    -0.506    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.651    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.069    -0.506    
    SLICE_X113Y47        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.654    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.795ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDPE (Recov_fdpe_C_PRE)     -0.530    12.019    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.069    -0.506    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.651    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.069    -0.506    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.651    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.069    -0.506    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.651    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.069    -0.506    
    SLICE_X113Y47        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.654    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    11.973    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.795ns  (required time - arrival time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out3_clk_wiz_0_1 rise@13.474ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 12.008 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.883    -0.833    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.474    13.474 r  
    H16                                               0.000    13.474 r  sysclk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.854 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.016    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     8.202 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    10.214    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.305 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         1.703    12.008    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610    12.618    
                         clock uncertainty           -0.069    12.549    
    SLICE_X113Y47        FDPE (Recov_fdpe_C_PRE)     -0.530    12.019    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 11.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.721    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.721    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDCE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145    -0.721    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.643    -0.589    rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out3
    SLICE_X112Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    rgb2dvi_inst/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=114, routed)         0.914    -0.826    rgb2dvi_inst/ClockGenInternal.ClockGenX/clk_out3
    SLICE_X113Y47        FDPE                                         r  rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y47        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    rgb2dvi_inst/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    





