{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 22:18:10 2012 " "Info: Processing started: Mon Jan 16 22:18:10 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simpleRAM -c simpleRAM " "Info: Command: quartus_sta simpleRAM -c simpleRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "RAM3\[0\]\|combout " "Warning (335094): Node \"RAM3\[0\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM2\[0\]\|combout " "Warning (335094): Node \"RAM2\[0\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM5\[0\]\|combout " "Warning (335094): Node \"RAM5\[0\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM7\[0\]\|combout " "Warning (335094): Node \"RAM7\[0\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM0\[0\]\|combout " "Warning (335094): Node \"RAM0\[0\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM1\[0\]\|combout " "Warning (335094): Node \"RAM1\[0\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM4\[0\]\|combout " "Warning (335094): Node \"RAM4\[0\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM6\[0\]\|combout " "Warning (335094): Node \"RAM6\[0\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM3\[1\]\|combout " "Warning (335094): Node \"RAM3\[1\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM2\[1\]\|combout " "Warning (335094): Node \"RAM2\[1\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM5\[1\]\|combout " "Warning (335094): Node \"RAM5\[1\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM7\[1\]\|combout " "Warning (335094): Node \"RAM7\[1\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM1\[1\]\|combout " "Warning (335094): Node \"RAM1\[1\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM0\[1\]\|combout " "Warning (335094): Node \"RAM0\[1\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM4\[1\]\|combout " "Warning (335094): Node \"RAM4\[1\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM6\[1\]\|combout " "Warning (335094): Node \"RAM6\[1\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM5\[2\]\|combout " "Warning (335094): Node \"RAM5\[2\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM7\[2\]\|combout " "Warning (335094): Node \"RAM7\[2\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM3\[2\]\|combout " "Warning (335094): Node \"RAM3\[2\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM2\[2\]\|combout " "Warning (335094): Node \"RAM2\[2\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM4\[2\]\|combout " "Warning (335094): Node \"RAM4\[2\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM6\[2\]\|combout " "Warning (335094): Node \"RAM6\[2\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM0\[2\]\|combout " "Warning (335094): Node \"RAM0\[2\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM1\[2\]\|combout " "Warning (335094): Node \"RAM1\[2\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM3\[3\]\|combout " "Warning (335094): Node \"RAM3\[3\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM2\[3\]\|combout " "Warning (335094): Node \"RAM2\[3\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM5\[3\]\|combout " "Warning (335094): Node \"RAM5\[3\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM7\[3\]\|combout " "Warning (335094): Node \"RAM7\[3\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM0\[3\]\|combout " "Warning (335094): Node \"RAM0\[3\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM1\[3\]\|combout " "Warning (335094): Node \"RAM1\[3\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM4\[3\]\|combout " "Warning (335094): Node \"RAM4\[3\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM6\[3\]\|combout " "Warning (335094): Node \"RAM6\[3\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM5\[4\]\|combout " "Warning (335094): Node \"RAM5\[4\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM7\[4\]\|combout " "Warning (335094): Node \"RAM7\[4\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM3\[4\]\|combout " "Warning (335094): Node \"RAM3\[4\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM2\[4\]\|combout " "Warning (335094): Node \"RAM2\[4\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM4\[4\]\|combout " "Warning (335094): Node \"RAM4\[4\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM6\[4\]\|combout " "Warning (335094): Node \"RAM6\[4\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM1\[4\]\|combout " "Warning (335094): Node \"RAM1\[4\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM0\[4\]\|combout " "Warning (335094): Node \"RAM0\[4\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM3\[5\]\|combout " "Warning (335094): Node \"RAM3\[5\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM2\[5\]\|combout " "Warning (335094): Node \"RAM2\[5\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM5\[5\]\|combout " "Warning (335094): Node \"RAM5\[5\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM7\[5\]\|combout " "Warning (335094): Node \"RAM7\[5\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM0\[5\]\|combout " "Warning (335094): Node \"RAM0\[5\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM1\[5\]\|combout " "Warning (335094): Node \"RAM1\[5\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM6\[5\]\|combout " "Warning (335094): Node \"RAM6\[5\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM4\[5\]\|combout " "Warning (335094): Node \"RAM4\[5\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM2\[6\]\|combout " "Warning (335094): Node \"RAM2\[6\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM3\[6\]\|combout " "Warning (335094): Node \"RAM3\[6\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM5\[6\]\|combout " "Warning (335094): Node \"RAM5\[6\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM7\[6\]\|combout " "Warning (335094): Node \"RAM7\[6\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM0\[6\]\|combout " "Warning (335094): Node \"RAM0\[6\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM1\[6\]\|combout " "Warning (335094): Node \"RAM1\[6\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM4\[6\]\|combout " "Warning (335094): Node \"RAM4\[6\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM6\[6\]\|combout " "Warning (335094): Node \"RAM6\[6\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM3\[7\]\|combout " "Warning (335094): Node \"RAM3\[7\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM2\[7\]\|combout " "Warning (335094): Node \"RAM2\[7\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM5\[7\]\|combout " "Warning (335094): Node \"RAM5\[7\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM7\[7\]\|combout " "Warning (335094): Node \"RAM7\[7\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM0\[7\]\|combout " "Warning (335094): Node \"RAM0\[7\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM1\[7\]\|combout " "Warning (335094): Node \"RAM1\[7\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM4\[7\]\|combout " "Warning (335094): Node \"RAM4\[7\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM6\[7\]\|combout " "Warning (335094): Node \"RAM6\[7\]\|combout\" is a latch" {  } { { "simpleRAM.v" "" { Text "E:/quartus_workspace/8bit_RAM/simpleRAM.v" 65 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simpleRAM.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'simpleRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rw rw " "Info (332105): create_clock -period 1.000 -name rw rw" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.852 " "Info (332146): Worst-case setup slack is -3.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.852       -29.795 rw  " "Info (332119):    -3.852       -29.795 rw " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.515 " "Info (332146): Worst-case hold slack is 2.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.515         0.000 rw  " "Info (332119):     2.515         0.000 rw " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.000 rw  " "Info (332119):    -3.000       -11.000 rw " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.329 " "Info (332146): Worst-case setup slack is -3.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.329       -25.789 rw  " "Info (332119):    -3.329       -25.789 rw " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.251 " "Info (332146): Worst-case hold slack is 2.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.251         0.000 rw  " "Info (332119):     2.251         0.000 rw " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.000 rw  " "Info (332119):    -3.000       -11.000 rw " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -rise_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{rw\}\] -fall_to \[get_clocks \{rw\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.910 " "Info (332146): Worst-case setup slack is -1.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.910       -14.865 rw  " "Info (332119):    -1.910       -14.865 rw " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.485 " "Info (332146): Worst-case hold slack is 1.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.485         0.000 rw  " "Info (332119):     1.485         0.000 rw " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.445 rw  " "Info (332119):    -3.000       -11.445 rw " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 70 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 22:18:12 2012 " "Info: Processing ended: Mon Jan 16 22:18:12 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
