Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/justin/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/WIP_int_to_single/test/int_to_single_tb_isim_beh.exe -prj /home/justin/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/WIP_int_to_single/test/int_to_single_tb_beh.prj work.int_to_single_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/justin/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/WIP_int_to_single/test/../int_to_single.v" into library work
Analyzing Verilog file "/home/justin/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/WIP_int_to_single/test/../int_to_single_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95248 KB
Fuse CPU Usage: 1740 ms
Compiling module dq(width=32,depth=5)
Compiling module dq(width=9,depth=5)
Compiling module dq(width=24,depth=1)
Compiling module dq(width=25,depth=1)
Compiling module dq(width=32,depth=1)
Compiling module dq(width=6,depth=1)
Compiling module dq(width=1,depth=1)
Compiling module dq(width=1,depth=5)
Compiling module dq(depth=1)
Compiling module dq
Compiling module int_to_single
Compiling module int_to_single_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable /home/justin/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/WIP_int_to_single/test/int_to_single_tb_isim_beh.exe
Fuse Memory Usage: 399096 KB
Fuse CPU Usage: 1890 ms
GCC CPU Usage: 3370 ms
