=== RUN @ 20260226_211323 ===
Verilog  : ./verilog_src/ex1.v
Init     : 00
Target   : 01
Unroll k : 15
Outdir   : logs_reachability
MiniSat  : minisat
Flags    : print=false state_only=false summary=true

WARNING: for repeatability, setting FPU to use double precision
============================[ Problem Statistics ]=============================
|                                                                             |
|  Number of variables:           122                                         |
|  Number of clauses:             225                                         |
|  Parse time:                   0.00 s                                       |
|  Eliminated clauses:           0.00 Mb                                      |
|  Simplification time:          0.00 s                                       |
|                                                                             |
============================[ Search Statistics ]==============================
| Conflicts |          ORIGINAL         |          LEARNT          | Progress |
|           |    Vars  Clauses Literals |    Limit  Clauses Lit/Cl |          |
===============================================================================
===============================================================================
restarts              : 1
conflicts             : 0              (0 /sec)
decisions             : 1              (0.00 % random) (898 /sec)
propagations          : 92             (82659 /sec)
conflict literals     : 0              (-nan % deleted)
Memory used           : 22.00 MB
CPU time              : 0.001113 s

SATISFIABLE
=== SUMMARY ===
Status   : SAT
DIMACS   : logs_reachability/out.dimacs
SAT file : logs_reachability/out.sat
Nodes    : logs_reachability/out.nodes
Model    : logs_reachability/out.model
Clauses  : 229
Vars     : 122
=== END SUMMARY ===
=== END RUN ===
