{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [],
        "memories": [
            "system.far_mem_ctrl.dram",
            "system.loc_mem_ctrlrs00.dram",
            "system.loc_mem_ctrlrs01.dram",
            "system.loc_mem_ctrlrs02.dram",
            "system.loc_mem_ctrlrs03.dram",
            "system.loc_mem_ctrlrs04.dram",
            "system.loc_mem_ctrlrs05.dram",
            "system.loc_mem_ctrlrs06.dram",
            "system.loc_mem_ctrlrs07.dram",
            "system.loc_mem_ctrlrs08.dram",
            "system.loc_mem_ctrlrs09.dram",
            "system.loc_mem_ctrlrs10.dram",
            "system.loc_mem_ctrlrs11.dram",
            "system.loc_mem_ctrlrs12.dram",
            "system.loc_mem_ctrlrs13.dram",
            "system.loc_mem_ctrlrs14.dram",
            "system.loc_mem_ctrlrs15.dram",
            "system.loc_mem_ctrlrs16.dram",
            "system.loc_mem_ctrlrs17.dram",
            "system.loc_mem_ctrlrs18.dram",
            "system.loc_mem_ctrlrs19.dram",
            "system.loc_mem_ctrlrs20.dram",
            "system.loc_mem_ctrlrs21.dram",
            "system.loc_mem_ctrlrs22.dram",
            "system.loc_mem_ctrlrs23.dram",
            "system.loc_mem_ctrlrs24.dram",
            "system.loc_mem_ctrlrs25.dram",
            "system.loc_mem_ctrlrs26.dram",
            "system.loc_mem_ctrlrs27.dram",
            "system.loc_mem_ctrlrs28.dram",
            "system.loc_mem_ctrlrs29.dram",
            "system.loc_mem_ctrlrs30.dram",
            "system.loc_mem_ctrlrs31.dram",
            "system.mem_ctrl"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "StubWorkload",
            "cxx_class": "gem5::StubWorkload",
            "name": "workload",
            "path": "system.workload",
            "byte_order": "little",
            "entry": 0,
            "eventq_index": 0,
            "remote_gdb_port": 7000,
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                200
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": {
                "type": "VoltageDomain",
                "cxx_class": "gem5::VoltageDomain",
                "name": "voltage_domain",
                "path": "system.clk_domain.voltage_domain",
                "eventq_index": 0,
                "voltage": [
                    1.0
                ]
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "far_mem_ctrl": {
            "type": "MemCtrl",
            "cxx_class": "gem5::memory::MemCtrl",
            "name": "far_mem_ctrl",
            "path": "system.far_mem_ctrl",
            "clk_domain": "system.clk_domain",
            "command_window": 10000,
            "disable_sanity_check": false,
            "dram": {
                "type": "NVMInterface",
                "cxx_class": "gem5::memory::NVMInterface",
                "name": "dram",
                "path": "system.far_mem_ctrl.dram",
                "addr_mapping": "RoRaBaCoCh",
                "banks_per_rank": 16,
                "burst_length": 8,
                "clk_domain": "system.clk_domain",
                "conf_table_reported": true,
                "device_bus_width": 64,
                "device_rowbuffer_size": 256,
                "device_size": 549755813888,
                "devices_per_rank": 1,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": false,
                "kvm_map": true,
                "max_pending_reads": 64,
                "max_pending_writes": 128,
                "null": true,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.far_mem_ctrl.dram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:3221225472",
                "ranks_per_channel": 1,
                "read_buffer_size": 128,
                "tBURST": 3332,
                "tCK": 833,
                "tCS": 1666,
                "tREAD": 150000,
                "tRTW": 1666,
                "tSEND": 14160,
                "tWRITE": 500000,
                "tWTR": 1666,
                "two_cycle_rdwr": true,
                "write_buffer_size": 128
            },
            "eventq_index": 0,
            "mem_sched_policy": "frfcfs",
            "min_reads_per_switch": 16,
            "min_writes_per_switch": 16,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.far_mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "qos_policy": null,
            "qos_priorities": 1,
            "qos_priority_escalation": false,
            "qos_q_policy": "fifo",
            "qos_requestors": [
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                ""
            ],
            "qos_syncro_scheduler": false,
            "qos_turnaround_policy": null,
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "system": "system",
            "write_high_thresh_perc": 85,
            "write_low_thresh_perc": 50,
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membusPolManFarMem.mem_side_ports[0]",
                "is_source": "False"
            }
        },
        "generators": [
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators00",
                "path": "system.generators00",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators00.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[0]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators01",
                "path": "system.generators01",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators01.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[1]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators02",
                "path": "system.generators02",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators02.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[2]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators03",
                "path": "system.generators03",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators03.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[3]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators04",
                "path": "system.generators04",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators04.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[4]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators05",
                "path": "system.generators05",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators05.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[5]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators06",
                "path": "system.generators06",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators06.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[6]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators07",
                "path": "system.generators07",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators07.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[7]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators08",
                "path": "system.generators08",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators08.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[8]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators09",
                "path": "system.generators09",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators09.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[9]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators10",
                "path": "system.generators10",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators10.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[10]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators11",
                "path": "system.generators11",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators11.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[11]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators12",
                "path": "system.generators12",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators12.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[12]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators13",
                "path": "system.generators13",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators13.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[13]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators14",
                "path": "system.generators14",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators14.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[14]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators15",
                "path": "system.generators15",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators15.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[15]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators16",
                "path": "system.generators16",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators16.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[16]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators17",
                "path": "system.generators17",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators17.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[17]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators18",
                "path": "system.generators18",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators18.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[18]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators19",
                "path": "system.generators19",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators19.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[19]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators20",
                "path": "system.generators20",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators20.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[20]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators21",
                "path": "system.generators21",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators21.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[21]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators22",
                "path": "system.generators22",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators22.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[22]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators23",
                "path": "system.generators23",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators23.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[23]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators24",
                "path": "system.generators24",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators24.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[24]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators25",
                "path": "system.generators25",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators25.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[25]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators26",
                "path": "system.generators26",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators26.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[26]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators27",
                "path": "system.generators27",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators27.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[27]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators28",
                "path": "system.generators28",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators28.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[28]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators29",
                "path": "system.generators29",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators29.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[29]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators30",
                "path": "system.generators30",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators30.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[30]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators31",
                "path": "system.generators31",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators31.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[31]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators32",
                "path": "system.generators32",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators32.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[32]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators33",
                "path": "system.generators33",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators33.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[33]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators34",
                "path": "system.generators34",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators34.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[34]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators35",
                "path": "system.generators35",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators35.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[35]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators36",
                "path": "system.generators36",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators36.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[36]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators37",
                "path": "system.generators37",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators37.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[37]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators38",
                "path": "system.generators38",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators38.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[38]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators39",
                "path": "system.generators39",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators39.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[39]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators40",
                "path": "system.generators40",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators40.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[40]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators41",
                "path": "system.generators41",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators41.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[41]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators42",
                "path": "system.generators42",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators42.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[42]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators43",
                "path": "system.generators43",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators43.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[43]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators44",
                "path": "system.generators44",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators44.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[44]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators45",
                "path": "system.generators45",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators45.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[45]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators46",
                "path": "system.generators46",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators46.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[46]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators47",
                "path": "system.generators47",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators47.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[47]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators48",
                "path": "system.generators48",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators48.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[48]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators49",
                "path": "system.generators49",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators49.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[49]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators50",
                "path": "system.generators50",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators50.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[50]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators51",
                "path": "system.generators51",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators51.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[51]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators52",
                "path": "system.generators52",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators52.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[52]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators53",
                "path": "system.generators53",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators53.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[53]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators54",
                "path": "system.generators54",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators54.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[54]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators55",
                "path": "system.generators55",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators55.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[55]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators56",
                "path": "system.generators56",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators56.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[56]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators57",
                "path": "system.generators57",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators57.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[57]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators58",
                "path": "system.generators58",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators58.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[58]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators59",
                "path": "system.generators59",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators59.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[59]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators60",
                "path": "system.generators60",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators60.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[60]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators61",
                "path": "system.generators61",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators61.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[61]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators62",
                "path": "system.generators62",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators62.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[62]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators63",
                "path": "system.generators63",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators63.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[63]",
                    "is_source": "True"
                }
            }
        ],
        "loc_mem_ctrlrs": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs00",
                "path": "system.loc_mem_ctrlrs00",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs00.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs00.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:0:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs00.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs01",
                "path": "system.loc_mem_ctrlrs01",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs01.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs01.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:1:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs01.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[1]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs02",
                "path": "system.loc_mem_ctrlrs02",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs02.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs02.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:2:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs02.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[2]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs03",
                "path": "system.loc_mem_ctrlrs03",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs03.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs03.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:3:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs03.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[3]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs04",
                "path": "system.loc_mem_ctrlrs04",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs04.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs04.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:4:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs04.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[4]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs05",
                "path": "system.loc_mem_ctrlrs05",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs05.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs05.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:5:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs05.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[5]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs06",
                "path": "system.loc_mem_ctrlrs06",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs06.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs06.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:6:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs06.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[6]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs07",
                "path": "system.loc_mem_ctrlrs07",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs07.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs07.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:7:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs07.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[7]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs08",
                "path": "system.loc_mem_ctrlrs08",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs08.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs08.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:8:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs08.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[8]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs09",
                "path": "system.loc_mem_ctrlrs09",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs09.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs09.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:9:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs09.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[9]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs10",
                "path": "system.loc_mem_ctrlrs10",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs10.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs10.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:10:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs10.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[10]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs11",
                "path": "system.loc_mem_ctrlrs11",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs11.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs11.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:11:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs11.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[11]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs12",
                "path": "system.loc_mem_ctrlrs12",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs12.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs12.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:12:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs12.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[12]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs13",
                "path": "system.loc_mem_ctrlrs13",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs13.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs13.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:13:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs13.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[13]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs14",
                "path": "system.loc_mem_ctrlrs14",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs14.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs14.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:14:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs14.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[14]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs15",
                "path": "system.loc_mem_ctrlrs15",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs15.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs15.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:15:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs15.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[15]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs16",
                "path": "system.loc_mem_ctrlrs16",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs16.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs16.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:16:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs16.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[16]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs17",
                "path": "system.loc_mem_ctrlrs17",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs17.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs17.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:17:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs17.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[17]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs18",
                "path": "system.loc_mem_ctrlrs18",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs18.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs18.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:18:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs18.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[18]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs19",
                "path": "system.loc_mem_ctrlrs19",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs19.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs19.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:19:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs19.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[19]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs20",
                "path": "system.loc_mem_ctrlrs20",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs20.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs20.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:20:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs20.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[20]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs21",
                "path": "system.loc_mem_ctrlrs21",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs21.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs21.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:21:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs21.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[21]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs22",
                "path": "system.loc_mem_ctrlrs22",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs22.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs22.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:22:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs22.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[22]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs23",
                "path": "system.loc_mem_ctrlrs23",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs23.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs23.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:23:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs23.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[23]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs24",
                "path": "system.loc_mem_ctrlrs24",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs24.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs24.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:24:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs24.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[24]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs25",
                "path": "system.loc_mem_ctrlrs25",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs25.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs25.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:25:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs25.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[25]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs26",
                "path": "system.loc_mem_ctrlrs26",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs26.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs26.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:26:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs26.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[26]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs27",
                "path": "system.loc_mem_ctrlrs27",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs27.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs27.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:27:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs27.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[27]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs28",
                "path": "system.loc_mem_ctrlrs28",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs28.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs28.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:28:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs28.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[28]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs29",
                "path": "system.loc_mem_ctrlrs29",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs29.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs29.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:29:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs29.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[29]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs30",
                "path": "system.loc_mem_ctrlrs30",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs30.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs30.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:30:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs30.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[30]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs31",
                "path": "system.loc_mem_ctrlrs31",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs31.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs31.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:31:64:128:256:512:1024",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs31.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds00.mem_side[31]",
                    "is_source": "False"
                }
            }
        ],
        "mem_ctrl": {
            "type": "PolicyManager",
            "cxx_class": "gem5::memory::PolicyManager",
            "name": "mem_ctrl",
            "path": "system.mem_ctrl",
            "addr_size": 64,
            "always_dirty": false,
            "always_hit": false,
            "block_size": 64,
            "cache_warmup_ratio": 0.7,
            "clk_domain": "system.clk_domain",
            "conf_table_reported": true,
            "crb_max_size": 32,
            "dram_cache_size": 536870912,
            "eventq_index": 0,
            "far_burst_size": 64,
            "image_file": "",
            "in_addr_map": true,
            "kvm_map": true,
            "loc_burst_size": 64,
            "loc_mem_policy": "CascadeLakeNoPartWrs",
            "null": false,
            "orb_max_size": 256,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "range": "0:3221225472",
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "tRCD_RD": 14160,
            "tRL": 14160,
            "tRP": 14160,
            "far_req_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membusPolManFarMem.cpu_side_ports[0]",
                "is_source": "True"
            },
            "loc_req_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.scheds00.cpu_side[0]",
                "is_source": "True"
            },
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membus.mem_side_ports[0]",
                "is_source": "False"
            }
        },
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.generators00.port",
                    "system.generators01.port",
                    "system.generators02.port",
                    "system.generators03.port",
                    "system.generators04.port",
                    "system.generators05.port",
                    "system.generators06.port",
                    "system.generators07.port",
                    "system.generators08.port",
                    "system.generators09.port",
                    "system.generators10.port",
                    "system.generators11.port",
                    "system.generators12.port",
                    "system.generators13.port",
                    "system.generators14.port",
                    "system.generators15.port",
                    "system.generators16.port",
                    "system.generators17.port",
                    "system.generators18.port",
                    "system.generators19.port",
                    "system.generators20.port",
                    "system.generators21.port",
                    "system.generators22.port",
                    "system.generators23.port",
                    "system.generators24.port",
                    "system.generators25.port",
                    "system.generators26.port",
                    "system.generators27.port",
                    "system.generators28.port",
                    "system.generators29.port",
                    "system.generators30.port",
                    "system.generators31.port",
                    "system.generators32.port",
                    "system.generators33.port",
                    "system.generators34.port",
                    "system.generators35.port",
                    "system.generators36.port",
                    "system.generators37.port",
                    "system.generators38.port",
                    "system.generators39.port",
                    "system.generators40.port",
                    "system.generators41.port",
                    "system.generators42.port",
                    "system.generators43.port",
                    "system.generators44.port",
                    "system.generators45.port",
                    "system.generators46.port",
                    "system.generators47.port",
                    "system.generators48.port",
                    "system.generators49.port",
                    "system.generators50.port",
                    "system.generators51.port",
                    "system.generators52.port",
                    "system.generators53.port",
                    "system.generators54.port",
                    "system.generators55.port",
                    "system.generators56.port",
                    "system.generators57.port",
                    "system.generators58.port",
                    "system.generators59.port",
                    "system.generators60.port",
                    "system.generators61.port",
                    "system.generators62.port",
                    "system.generators63.port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.mem_ctrl.port"
                ],
                "is_source": "True"
            }
        },
        "membusPolManFarMem": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membusPolManFarMem",
            "path": "system.membusPolManFarMem",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membusPolManFarMem.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membusPolManFarMem.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.mem_ctrl.far_req_port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.far_mem_ctrl.port"
                ],
                "is_source": "True"
            }
        },
        "scheds": [
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds00",
                "path": "system.scheds00",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds00.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.mem_ctrl.loc_req_port"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs00.port",
                        "system.loc_mem_ctrlrs01.port",
                        "system.loc_mem_ctrlrs02.port",
                        "system.loc_mem_ctrlrs03.port",
                        "system.loc_mem_ctrlrs04.port",
                        "system.loc_mem_ctrlrs05.port",
                        "system.loc_mem_ctrlrs06.port",
                        "system.loc_mem_ctrlrs07.port",
                        "system.loc_mem_ctrlrs08.port",
                        "system.loc_mem_ctrlrs09.port",
                        "system.loc_mem_ctrlrs10.port",
                        "system.loc_mem_ctrlrs11.port",
                        "system.loc_mem_ctrlrs12.port",
                        "system.loc_mem_ctrlrs13.port",
                        "system.loc_mem_ctrlrs14.port",
                        "system.loc_mem_ctrlrs15.port",
                        "system.loc_mem_ctrlrs16.port",
                        "system.loc_mem_ctrlrs17.port",
                        "system.loc_mem_ctrlrs18.port",
                        "system.loc_mem_ctrlrs19.port",
                        "system.loc_mem_ctrlrs20.port",
                        "system.loc_mem_ctrlrs21.port",
                        "system.loc_mem_ctrlrs22.port",
                        "system.loc_mem_ctrlrs23.port",
                        "system.loc_mem_ctrlrs24.port",
                        "system.loc_mem_ctrlrs25.port",
                        "system.loc_mem_ctrlrs26.port",
                        "system.loc_mem_ctrlrs27.port",
                        "system.loc_mem_ctrlrs28.port",
                        "system.loc_mem_ctrlrs29.port",
                        "system.loc_mem_ctrlrs30.port",
                        "system.loc_mem_ctrlrs31.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds01",
                "path": "system.scheds01",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds01.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds02",
                "path": "system.scheds02",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds02.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds03",
                "path": "system.scheds03",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds03.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds04",
                "path": "system.scheds04",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds04.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds05",
                "path": "system.scheds05",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds05.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds06",
                "path": "system.scheds06",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds06.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds07",
                "path": "system.scheds07",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds07.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds08",
                "path": "system.scheds08",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds08.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds09",
                "path": "system.scheds09",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds09.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds10",
                "path": "system.scheds10",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds10.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds11",
                "path": "system.scheds11",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds11.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds12",
                "path": "system.scheds12",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds12.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds13",
                "path": "system.scheds13",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds13.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds14",
                "path": "system.scheds14",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds14.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds15",
                "path": "system.scheds15",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds15.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds16",
                "path": "system.scheds16",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds16.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds17",
                "path": "system.scheds17",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds17.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds18",
                "path": "system.scheds18",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds18.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds19",
                "path": "system.scheds19",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds19.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds20",
                "path": "system.scheds20",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds20.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds21",
                "path": "system.scheds21",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds21.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds22",
                "path": "system.scheds22",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds22.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds23",
                "path": "system.scheds23",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds23.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds24",
                "path": "system.scheds24",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds24.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds25",
                "path": "system.scheds25",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds25.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds26",
                "path": "system.scheds26",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds26.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds27",
                "path": "system.scheds27",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds27.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds28",
                "path": "system.scheds28",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds28.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds29",
                "path": "system.scheds29",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds29.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds30",
                "path": "system.scheds30",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds30.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds31",
                "path": "system.scheds31",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds31.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32
            }
        ]
    }
}