/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  reg [2:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_68z;
  wire [2:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  reg [27:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(in_data[72] & celloutsig_0_0z);
  assign celloutsig_1_19z = ~(celloutsig_1_18z[2] & celloutsig_1_2z[12]);
  assign celloutsig_0_10z = ~(celloutsig_0_3z & celloutsig_0_9z[10]);
  assign celloutsig_0_21z = ~(celloutsig_0_8z & celloutsig_0_16z[3]);
  assign celloutsig_0_0z = !(in_data[35] ? in_data[44] : in_data[37]);
  assign celloutsig_0_42z = !(celloutsig_0_24z ? celloutsig_0_14z : celloutsig_0_24z);
  assign celloutsig_0_19z = !(celloutsig_0_13z ? celloutsig_0_3z : celloutsig_0_16z[1]);
  assign celloutsig_1_12z = celloutsig_1_8z ^ celloutsig_1_2z[9];
  assign celloutsig_0_28z = celloutsig_0_16z[1] ^ celloutsig_0_27z;
  assign celloutsig_0_3z = in_data[41:32] >= { in_data[83:75], celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[95:89], celloutsig_0_12z } >= { celloutsig_0_9z[7:4], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[95:65] > { in_data[74:46], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = ! { celloutsig_1_3z[8:5], celloutsig_1_1z[4:2] };
  assign celloutsig_0_14z = ! celloutsig_0_9z[13:9];
  assign celloutsig_1_0z = in_data[139:134] || in_data[153:148];
  assign celloutsig_0_6z = celloutsig_0_0z & ~(in_data[20]);
  assign celloutsig_0_51z = celloutsig_0_9z[6:0] % { 1'h1, in_data[52:49], celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[126:123], celloutsig_1_0z } % { 1'h1, in_data[144:143], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_2z = { in_data[191:180], celloutsig_1_1z } % { 1'h1, in_data[166:151] };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_14z } % { 1'h1, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_3z[9:5] = celloutsig_1_0z ? celloutsig_1_1z : in_data[105:101];
  assign celloutsig_0_5z = - { celloutsig_0_4z[1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = - { celloutsig_1_7z[18:12], celloutsig_1_12z };
  assign celloutsig_0_23z = - { celloutsig_0_17z[4:0], celloutsig_0_19z };
  assign celloutsig_0_69z = ~ celloutsig_0_51z[5:3];
  assign celloutsig_0_27z = | { celloutsig_0_23z[2:0], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_8z = celloutsig_0_1z & celloutsig_0_5z[0];
  assign celloutsig_0_12z = celloutsig_0_10z & celloutsig_0_0z;
  assign celloutsig_0_24z = celloutsig_0_0z & celloutsig_0_21z;
  assign celloutsig_0_17z = { celloutsig_0_16z[0], celloutsig_0_16z, celloutsig_0_3z } << { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_1_4z = in_data[126:124] >> celloutsig_1_3z[7:5];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_4z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[48], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_68z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_68z = { celloutsig_0_5z[4:2], celloutsig_0_42z, celloutsig_0_28z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 28'h0000000;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_9z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_4z[0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_3z[4:0] = celloutsig_1_1z;
  assign { out_data[135:128], out_data[96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
