#include "Archs/Z80/Z80Opcodes.h"

// Order:
// - Everything else
// - SP_IMM and MEMIX_MEMIY
// - MEMIMMEDIATE
// - IMMEDIATE
// - NONE
const tZ80Opcode Z80Opcodes[] = {
	//	Name	Len	Encode	Left param				Right param				LShift	RShift	Flags
	{ "nop",	1,	0x00,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "ld",	1,	0x40,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_REG8_MEMHL,	3,		0,		Z80_COMPAT(1, 1, 1) | Z80_LOAD_REG8_REG8 },
	{ "ld",	1,	0x02,	Z80_PARAM_MEMBC_MEMDE,	Z80_PARAM_A,			4,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "ld",	1,	0x0A,	Z80_PARAM_A,			Z80_PARAM_MEMBC_MEMDE,	-1,		4,		Z80_COMPAT(1, 1, 1) },
	{ "ld",	1,	0x22,	Z80_PARAM_HLI_HLD,		Z80_PARAM_A,			4,		-1,		Z80_COMPAT(0, 1, 0) },
	{ "ld",	1,	0x2A,	Z80_PARAM_A,			Z80_PARAM_HLI_HLD,		-1,		4,		Z80_COMPAT(0, 1, 0) },
	{ "ld",	1,	0xE2,	Z80_PARAM_FF00_C,		Z80_PARAM_A,			-1,		-1,		Z80_COMPAT(0, 1, 0) },
	{ "ld",	2,	0x57,	Z80_PARAM_A,			Z80_PARAM_IR,			-1,		3,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "ld",	1,	0xF2,	Z80_PARAM_A,			Z80_PARAM_FF00_C,		-1,		-1,		Z80_COMPAT(0, 1, 0) },
	{ "ld",	1,	0xF9,	Z80_PARAM_SP,			Z80_PARAM_HL,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "ld",	2,	0xF8,	Z80_PARAM_HL,			Z80_PARAM_SP_IMM,		-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_IMMEDIATE_S8 },
	{ "ld",	2,	0xF9,	Z80_PARAM_REG16_SP,		Z80_PARAM_IX_IY,		-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY },
	{ "ld",	2,	0x47,	Z80_PARAM_IR,			Z80_PARAM_A,			3,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "ld",	3,	0x46,	Z80_PARAM_REG8,			Z80_PARAM_MEMIX_MEMIY,	3,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "ld",	3,	0x2A,	Z80_PARAM_HL,			Z80_PARAM_MEMIMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 0, 1) | Z80_IMMEDIATE_U16 },
	{ "ld",	4,	0x4B,	Z80_PARAM_REG16_SP,		Z80_PARAM_MEMIMMEDIATE,	4,		-1,		Z80_COMPAT(1, 0, 0) | Z80_IMMEDIATE_U16 | Z80_PREFIX_ED },
	{ "ld",	3,	0x3A,	Z80_PARAM_A,			Z80_PARAM_MEMIMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 0, 1) | Z80_IMMEDIATE_U16 },
	{ "ld",	3,	0xFA,	Z80_PARAM_A,			Z80_PARAM_MEMIMMEDIATE,	-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_IMMEDIATE_U16 },
	{ "ld",	4,	0x2A,	Z80_PARAM_IX_IY,		Z80_PARAM_MEMIMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U16 },
	{ "ld",	2,	0x06,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_IMMEDIATE,	3,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 },
	{ "ld",	3,	0x01,	Z80_PARAM_REG16_SP,		Z80_PARAM_IMMEDIATE,	4,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U16 },
	{ "ld",	4,	0x21,	Z80_PARAM_IX_IY,		Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U16 },
	{ "ld",	3,	0x70,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_REG8,			-1,		0,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "ld",	4,	0x36,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 | Z80_IMMEDIATE2_U8 },
	{ "ld",	3,	0x22,	Z80_PARAM_MEMIMMEDIATE,	Z80_PARAM_HL,			-1,		-1,		Z80_COMPAT(1, 0, 1) | Z80_IMMEDIATE_U16 },
	{ "ld",	4,	0x43,	Z80_PARAM_MEMIMMEDIATE,	Z80_PARAM_REG16_SP,		-1,		4,		Z80_COMPAT(1, 0, 0) | Z80_IMMEDIATE_U16 | Z80_PREFIX_ED },
	{ "ld",	3,	0x32,	Z80_PARAM_MEMIMMEDIATE,	Z80_PARAM_A,			-1,		-1,		Z80_COMPAT(1, 0, 1) | Z80_IMMEDIATE_U16 },
	{ "ld",	3,	0x08,	Z80_PARAM_MEMIMMEDIATE,	Z80_PARAM_SP,			-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_IMMEDIATE_U16 },
	{ "ld",	3,	0xEA,	Z80_PARAM_MEMIMMEDIATE,	Z80_PARAM_A,			-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_IMMEDIATE_U16 },
	{ "ld",	4,	0x22,	Z80_PARAM_MEMIMMEDIATE,	Z80_PARAM_IX_IY,		-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U16 },
	{ "ldi",	1,	0x22,	Z80_PARAM_MEMHL,		Z80_PARAM_A,			-1,		-1,		Z80_COMPAT(0, 1, 0) },
	{ "ldi",	1,	0x2A,	Z80_PARAM_A,			Z80_PARAM_MEMHL,		-1,		-1,		Z80_COMPAT(0, 1, 0) },
	{ "ldd",	1,	0x32,	Z80_PARAM_MEMHL,		Z80_PARAM_A,			-1,		-1,		Z80_COMPAT(0, 1, 0) },
	{ "ldd",	1,	0x3A,	Z80_PARAM_A,			Z80_PARAM_MEMHL,		-1,		-1,		Z80_COMPAT(0, 1, 0) },
	{ "ldh",	2,	0xE0,	Z80_PARAM_MEMIMMEDIATE,	Z80_PARAM_A,			-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_IMMEDIATE_U8 },
	{ "ldh",	2,	0xF0,	Z80_PARAM_A,			Z80_PARAM_MEMIMMEDIATE,	-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_IMMEDIATE_U8 },
	{ "ldhl",	2,	0xF8,	Z80_PARAM_SP,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_IMMEDIATE_S8 },
	{ "push",	1,	0xC5,	Z80_PARAM_REG16_AF,		Z80_PARAM_NONE,			4,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "push",	2,	0xE5,	Z80_PARAM_IX_IY,		Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY },
	{ "pop",	1,	0xC1,	Z80_PARAM_REG16_AF,		Z80_PARAM_NONE,			4,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "pop",	2,	0xE1,	Z80_PARAM_IX_IY,		Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY },
	{ "add",	1,	0x09,	Z80_PARAM_HL,			Z80_PARAM_REG16_SP,		-1,		4,		Z80_COMPAT(1, 1, 1) },
	{ "add",	1,	0x80,	Z80_PARAM_A,			Z80_PARAM_REG8_MEMHL,	-1,		0,		Z80_COMPAT(1, 1, 1) },
	{ "add",	3,	0x86,	Z80_PARAM_A,			Z80_PARAM_MEMIX_MEMIY,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "add",	2,	0xC6,	Z80_PARAM_A,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 | Z80_ADD_SUB_IMMEDIATE },
	{ "add",	2,	0xE8,	Z80_PARAM_SP,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_IMMEDIATE_S8},
	{ "add",	2,	0x09,	Z80_PARAM_IX_IY,		Z80_PARAM_REG16_IX_IY,	-1,		4,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY },
	{ "adc",	1,	0x88,	Z80_PARAM_A,			Z80_PARAM_REG8_MEMHL,	-1,		0,		Z80_COMPAT(1, 1, 1) },
	{ "adc",	3,	0x8E,	Z80_PARAM_A,			Z80_PARAM_MEMIX_MEMIY,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "adc",	2,	0xCE,	Z80_PARAM_A,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 | Z80_ADD_SUB_IMMEDIATE },
	{ "adc",	2,	0x4A,	Z80_PARAM_HL,			Z80_PARAM_REG16_SP,		-1,		4,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "sub",	1,	0x90,	Z80_PARAM_A,			Z80_PARAM_REG8_MEMHL,	-1,		0,		Z80_COMPAT(1, 1, 1) },
	{ "sub",	3,	0x96,	Z80_PARAM_A,			Z80_PARAM_MEMIX_MEMIY,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "sub",	2,	0xD6,	Z80_PARAM_A,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 | Z80_ADD_SUB_IMMEDIATE },
	{ "sub",	2,	0xE8,	Z80_PARAM_SP,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_IMMEDIATE_S8 | Z80_NEGATE_IMM },
	{ "sub",	1,	0x90,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "sub",	3,	0x96,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "sub",	2,	0xD6,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 | Z80_ADD_SUB_IMMEDIATE },
	{ "sbc",	1,	0x98,	Z80_PARAM_A,			Z80_PARAM_REG8_MEMHL,	-1,		0,		Z80_COMPAT(1, 1, 1) },
	{ "sbc",	3,	0x9E,	Z80_PARAM_A,			Z80_PARAM_MEMIX_MEMIY,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "sbc",	2,	0xDE,	Z80_PARAM_A,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 | Z80_ADD_SUB_IMMEDIATE },
	{ "sbc",	2,	0x42,	Z80_PARAM_HL,			Z80_PARAM_REG16_SP,		-1,		4,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "sbc",	3,	0x9E,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "and",	1,	0xA0,	Z80_PARAM_A,			Z80_PARAM_REG8_MEMHL,	-1,		0,		Z80_COMPAT(1, 1, 1) },
	{ "and",	3,	0xA6,	Z80_PARAM_A,			Z80_PARAM_MEMIX_MEMIY,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "and",	2,	0xE6,	Z80_PARAM_A,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 },
	{ "and",	1,	0xA0,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "and",	3,	0xA6,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "and",	2,	0xE6,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 },
	{ "xor",	1,	0xA8,	Z80_PARAM_A,			Z80_PARAM_REG8_MEMHL,	-1,		0,		Z80_COMPAT(1, 1, 1) },
	{ "xor",	3,	0xAE,	Z80_PARAM_A,			Z80_PARAM_MEMIX_MEMIY,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "xor",	2,	0xEE,	Z80_PARAM_A,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 },
	{ "xor",	1,	0xA8,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "xor",	3,	0xAE,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "xor",	2,	0xEE,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 },
	{ "or",	1,	0xB0,	Z80_PARAM_A,			Z80_PARAM_REG8_MEMHL,	-1,		0,		Z80_COMPAT(1, 1, 1) },
	{ "or",	3,	0xB6,	Z80_PARAM_A,			Z80_PARAM_MEMIX_MEMIY,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "or",	2,	0xF6,	Z80_PARAM_A,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 },
	{ "or",	1,	0xB0,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "or",	3,	0xB6,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "or",	2,	0xF6,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 },
	{ "cp",	1,	0xB8,	Z80_PARAM_A,			Z80_PARAM_REG8_MEMHL,	-1,		0,		Z80_COMPAT(1, 1, 1) },
	{ "cp",	3,	0xBE,	Z80_PARAM_A,			Z80_PARAM_MEMIX_MEMIY,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "cp",	2,	0xFE,	Z80_PARAM_A,			Z80_PARAM_IMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 },
	{ "cp",	1,	0xB8,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "cp",	3,	0xBE,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "cp",	2,	0xFE,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U8 },
	{ "inc",	1,	0x04,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			3,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "inc",	1,	0x03,	Z80_PARAM_REG16_SP,		Z80_PARAM_NONE,			4,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "inc",	2,	0x23,	Z80_PARAM_IX_IY,		Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY },
	{ "inc",	3,	0x34,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "dec",	1,	0x05,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			3,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "dec",	1,	0x0B,	Z80_PARAM_REG16_SP,		Z80_PARAM_NONE,			4,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "dec",	2,	0x2B,	Z80_PARAM_IX_IY,		Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY },
	{ "dec",	3,	0x35,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY | Z80_IMMEDIATE_U8 },
	{ "daa",	1,	0x27,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 0) },
	{ "cpl",	1,	0x2F,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "rlca",	1,	0x07,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "rla",	1,	0x17,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "rrca",	1,	0x0F,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "rra",	1,	0x1F,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "rlc",	2,	0x00,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB },
	{ "rlc",	4,	0x06,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U8 | Z80_PREFIX_IX_IY },
	{ "rrc",	2,	0x08,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB },
	{ "rrc",	4,	0x0E,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U8 | Z80_PREFIX_IX_IY },
	{ "rl",	2,	0x10,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB },
	{ "rl",	4,	0x16,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U8 | Z80_PREFIX_IX_IY },
	{ "rr",	2,	0x18,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB },
	{ "rr",	4,	0x1E,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U8 | Z80_PREFIX_IX_IY },
	{ "sla",	2,	0x20,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB },
	{ "sla",	4,	0x26,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U8 | Z80_PREFIX_IX_IY },
	{ "sra",	2,	0x28,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB },
	{ "sra",	4,	0x2E,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U8 | Z80_PREFIX_IX_IY },
	{ "swap",	2,	0x30,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(0, 1, 0) | Z80_PREFIX_CB },
	{ "srl",	2,	0x38,	Z80_PARAM_REG8_MEMHL,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB },
	{ "srl",	4,	0x3E,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U8 | Z80_PREFIX_IX_IY },
	{ "bit",	2,	0x40,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_REG8_MEMHL,	3,		0,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U3 },
	{ "bit",	4,	0x46,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_MEMIX_MEMIY,	3,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U3 | Z80_IMMEDIATE2_U8 | Z80_PREFIX_IX_IY },
	{ "res",	2,	0x80,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_REG8_MEMHL,	3,		0,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U3 },
	{ "res",	4,	0x86,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_MEMIX_MEMIY,	3,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U3 | Z80_IMMEDIATE2_U8 | Z80_PREFIX_IX_IY },
	{ "set",	2,	0xC0,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_REG8_MEMHL,	3,		0,		Z80_COMPAT(1, 1, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U3 },
	{ "set",	4,	0xC6,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_MEMIX_MEMIY,	3,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_CB | Z80_IMMEDIATE_U3 | Z80_IMMEDIATE2_U8 | Z80_PREFIX_IX_IY },
	{ "ccf",	1,	0x3F,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "scf",	1,	0x37,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "halt",	1,	0x76,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 0) },
	{ "stop",	2,	0x10,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(0, 1, 0) | Z80_STOP },
	{ "di",	1,	0xF3,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 0) },
	{ "ei",	1,	0xFB,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 0) },
	{ "jp",	3,	0xC2,	Z80_PARAM_CONDITION,	Z80_PARAM_IMMEDIATE,	3,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U16 },
	{ "jp",	1,	0xE9,	Z80_PARAM_MEMHL,		Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "jp",	1,	0xE9,	Z80_PARAM_HL,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "jp",	2,	0xE9,	Z80_PARAM_MEMIX_MEMIY,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY },
	{ "jp",	2,	0xE9,	Z80_PARAM_IX_IY,		Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY },
	{ "jp",	3,	0xC3,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U16 },
	{ "jr",	2,	0x20,	Z80_PARAM_CONDITION,	Z80_PARAM_IMMEDIATE,	3,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_S8 | Z80_JUMP_RELATIVE },
	{ "jr",	2,	0x18,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_S8 | Z80_JUMP_RELATIVE },
	{ "call",	3,	0xC4,	Z80_PARAM_CONDITION,	Z80_PARAM_IMMEDIATE,	3,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U16 | Z80_CALL },
	{ "call",	3,	0xCD,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) | Z80_IMMEDIATE_U16 | Z80_CALL },
	{ "ret",	1,	0xC0,	Z80_PARAM_CONDITION,	Z80_PARAM_NONE,			3,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "ret",	1,	0xC9,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 1, 1) },
	{ "reti",	1,	0xD9,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(0, 1, 0) },
	{ "reti",	2,	0x4D,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "rst",	2,	0xC7,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_IMMEDIATE,	0,		-1,		Z80_COMPAT(0, 0, 1) | Z80_RST | Z80_IMMEDIATE2_U8 },
	{ "rst",	1,	0xC7,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			0,		-1,		Z80_COMPAT(1, 1, 1) | Z80_RST },
	{ "ex",	1,	0x08,	Z80_PARAM_AF,			Z80_PARAM_AF_SHADOW,	-1,		-1,		Z80_COMPAT(1, 0, 0) },
	{ "ex",	1,	0xE3,	Z80_PARAM_MEMSP,		Z80_PARAM_HL,			-1,		-1,		Z80_COMPAT(1, 0, 1) },
	{ "ex",	1,	0xEB,	Z80_PARAM_DE,			Z80_PARAM_HL,			-1,		-1,		Z80_COMPAT(1, 0, 1) },
	{ "ex",	2,	0xE3,	Z80_PARAM_MEMSP,		Z80_PARAM_IX_IY,		-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_IX_IY },
	{ "exx",	1,	0xD9,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) },
	{ "djnz",	2,	0x10,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 1) | Z80_IMMEDIATE_S8 | Z80_JUMP_RELATIVE },
	{ "out",	2,	0x41,	Z80_PARAM_MEMC,			Z80_PARAM_REG8,			-1,		3,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "out",	2,	0xD3,	Z80_PARAM_MEMIMMEDIATE,	Z80_PARAM_A,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_IMMEDIATE_U8 },
	{ "in",	2,	0x40,	Z80_PARAM_REG8,			Z80_PARAM_MEMC,			3,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "in",	2,	0xDB,	Z80_PARAM_A,			Z80_PARAM_MEMIMMEDIATE,	-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_IMMEDIATE_U8 },
	{ "neg",	2,	0x44,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "retn",	2,	0x45,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "im",	2,	0x46,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			3,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED | Z80_INTERRUPT_MODE },
	{ "rrd",	2,	0x67,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "rld",	2,	0x6F,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "ldi",	2,	0xA0,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "cpi",	2,	0xA1,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "ini",	2,	0xA2,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "outi",	2,	0xA3,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "ldd",	2,	0xA8,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "cpd",	2,	0xA9,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "ind",	2,	0xAA,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "outd",	2,	0xAB,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "ldir",	2,	0xB0,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "cpir",	2,	0xB1,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "inir",	2,	0xB2,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "otir",	2,	0xB3,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "lddr",	2,	0xB8,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "cpdr",	2,	0xB9,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "indr",	2,	0xBA,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "otdr",	2,	0xBB,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(1, 0, 0) | Z80_PREFIX_ED },
	{ "wait",	1,	0x76,	Z80_PARAM_A,			Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(0, 0, 1) },
	{ "wait",	2,	0xD3,	Z80_PARAM_IMMEDIATE,	Z80_PARAM_NONE,			-1,		-1,		Z80_COMPAT(0, 0, 1) | Z80_IMMEDIATE_U8 },
	{ nullptr,	0,	0x00,	Z80_PARAM_NONE,			Z80_PARAM_NONE,			-1,		-1,		0 },
};
