$date
	Thu Nov 27 20:57:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fetch $end
$var wire 32 ! inst [31:0] $end
$var wire 32 " final_pc [31:0] $end
$var wire 32 # final_inst [31:0] $end
$var wire 1 $ cache_ack $end
$var wire 1 % addr_ready $end
$var wire 32 & addr [31:0] $end
$var reg 32 ' b_target [31:0] $end
$var reg 1 ( branch $end
$var reg 1 ) clk $end
$var reg 32 * j_target [31:0] $end
$var reg 1 + jal $end
$var reg 1 , rst $end
$var reg 1 - stall $end
$scope module dut $end
$var wire 32 . b_target [31:0] $end
$var wire 1 ( branch $end
$var wire 1 ) clk $end
$var wire 32 / final_inst [31:0] $end
$var wire 32 0 final_pc [31:0] $end
$var wire 32 1 j_target [31:0] $end
$var wire 1 + jal $end
$var wire 32 2 nop [31:0] $end
$var wire 1 , rst $end
$var wire 1 - stall $end
$var wire 32 3 inst [31:0] $end
$var wire 1 $ cache_ack $end
$var reg 32 4 addr [31:0] $end
$var reg 1 % addr_ready $end
$var reg 32 5 finalI [31:0] $end
$var reg 32 6 next_finalI [31:0] $end
$var reg 32 7 next_pc [31:0] $end
$var reg 32 8 next_target [31:0] $end
$var reg 32 9 pc [31:0] $end
$var reg 32 : target [31:0] $end
$var integer 32 ; next_state [31:0] $end
$var integer 32 < state [31:0] $end
$upscope $end
$scope module i0 $end
$var wire 1 $ ack $end
$var wire 32 = addr [31:0] $end
$var wire 1 ) clk $end
$var wire 1 , rst $end
$var wire 1 % send_pulse $end
$var wire 1 > valid_solo $end
$var wire 1 ? valid_3 $end
$var wire 1 @ valid_2 $end
$var wire 1 A valid_1 $end
$var wire 1 B valid_0 $end
$var wire 26 C tag [25:0] $end
$var wire 32 D rdata_solo [31:0] $end
$var wire 32 E rdata_3 [31:0] $end
$var wire 32 F rdata_2 [31:0] $end
$var wire 32 G rdata_1 [31:0] $end
$var wire 32 H rdata_0 [31:0] $end
$var wire 4 I idx [3:0] $end
$var wire 1 J busy_3 $end
$var wire 1 K busy_2 $end
$var wire 1 L busy_1 $end
$var wire 1 M busy_0 $end
$var reg 1 N ack_hit $end
$var reg 1 O ack_miss $end
$var reg 32 P addr_0 [31:0] $end
$var reg 32 Q addr_1 [31:0] $end
$var reg 32 R addr_2 [31:0] $end
$var reg 32 S addr_3 [31:0] $end
$var reg 2 T ct [1:0] $end
$var reg 32 U inst [31:0] $end
$var reg 2 V next_ct [1:0] $end
$var reg 4 W next_idx [3:0] $end
$var reg 26 X next_origin [25:0] $end
$var reg 26 Y origin [25:0] $end
$var reg 4 Z reg_idx [3:0] $end
$var reg 1 [ req $end
$var reg 1 \ req_solo $end
$var integer 32 ] hit [31:0] $end
$var integer 32 ^ next_hit [31:0] $end
$var integer 32 _ next_wb [31:0] $end
$var integer 32 ` next_write [31:0] $end
$var integer 32 a wb [31:0] $end
$var integer 32 b write [31:0] $end
$scope module wb0 $end
$var wire 32 c addr [31:0] $end
$var wire 1 ) clk $end
$var wire 1 [ req $end
$var wire 1 d rst_n $end
$var wire 32 e wdata [31:0] $end
$var wire 1 f we $end
$var parameter 32 g DEPTH $end
$var parameter 32 h LATENCY $end
$var parameter 184 i MEM_FILE $end
$var reg 32 j addr_reg [31:0] $end
$var reg 1 M busy $end
$var reg 2 k counter [1:0] $end
$var reg 1 l pending $end
$var reg 32 m rdata [31:0] $end
$var reg 1 B valid $end
$upscope $end
$scope module wb1 $end
$var wire 32 n addr [31:0] $end
$var wire 1 ) clk $end
$var wire 1 [ req $end
$var wire 1 o rst_n $end
$var wire 32 p wdata [31:0] $end
$var wire 1 q we $end
$var parameter 32 r DEPTH $end
$var parameter 32 s LATENCY $end
$var parameter 184 t MEM_FILE $end
$var reg 32 u addr_reg [31:0] $end
$var reg 1 L busy $end
$var reg 2 v counter [1:0] $end
$var reg 1 w pending $end
$var reg 32 x rdata [31:0] $end
$var reg 1 A valid $end
$upscope $end
$scope module wb2 $end
$var wire 32 y addr [31:0] $end
$var wire 1 ) clk $end
$var wire 1 [ req $end
$var wire 1 z rst_n $end
$var wire 32 { wdata [31:0] $end
$var wire 1 | we $end
$var parameter 32 } DEPTH $end
$var parameter 32 ~ LATENCY $end
$var parameter 184 !" MEM_FILE $end
$var reg 32 "" addr_reg [31:0] $end
$var reg 1 K busy $end
$var reg 2 #" counter [1:0] $end
$var reg 1 $" pending $end
$var reg 32 %" rdata [31:0] $end
$var reg 1 @ valid $end
$upscope $end
$scope module wb3 $end
$var wire 32 &" addr [31:0] $end
$var wire 1 ) clk $end
$var wire 1 [ req $end
$var wire 1 '" rst_n $end
$var wire 32 (" wdata [31:0] $end
$var wire 1 )" we $end
$var parameter 32 *" DEPTH $end
$var parameter 32 +" LATENCY $end
$var parameter 184 ," MEM_FILE $end
$var reg 32 -" addr_reg [31:0] $end
$var reg 1 J busy $end
$var reg 2 ." counter [1:0] $end
$var reg 1 /" pending $end
$var reg 32 0" rdata [31:0] $end
$var reg 1 ? valid $end
$upscope $end
$scope module wb_solo_inst $end
$var wire 32 1" addr [31:0] $end
$var wire 1 ) clk $end
$var wire 1 \ req $end
$var wire 1 2" rst_n $end
$var wire 32 3" wdata [31:0] $end
$var wire 1 4" we $end
$var parameter 32 5" DEPTH $end
$var parameter 32 6" LATENCY $end
$var parameter 184 7" MEM_FILE $end
$var reg 32 8" addr_reg [31:0] $end
$var reg 1 9" busy $end
$var reg 2 :" counter [1:0] $end
$var reg 1 ;" pending $end
$var reg 32 <" rdata [31:0] $end
$var reg 1 > valid $end
$upscope $end
$upscope $end
$scope task reset $end
$upscope $end
$scope task trans $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 7"
b11 6"
b10000000000 5"
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 ,"
b11 +"
b10000000000 *"
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 !"
b11 ~
b10000000000 }
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 t
b11 s
b10000000000 r
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 i
b11 h
b10000000000 g
$end
#0
$dumpvars
b0 <"
0;"
b0 :"
09"
bx 8"
04"
b0 3"
02"
b0 1"
b0 0"
0/"
b0 ."
bx -"
0)"
b0 ("
0'"
b0 &"
b0 %"
0$"
b0 #"
bx ""
0|
b0 {
0z
b0 y
b0 x
0w
b0 v
bx u
0q
b0 p
0o
b0 n
b0 m
0l
b0 k
bx j
0f
b0 e
0d
b0 c
b11 b
b10 a
b0 `
b0 _
b0 ^
b0 ]
0\
0[
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
0O
0N
0M
0L
0K
0J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
0B
0A
0@
0?
0>
b0 =
b0 <
b1 ;
b0 :
b11111111111111111111111111111100 9
b0 8
b11111111111111111111111111111100 7
b10011 6
b10011 5
b0 4
b0 3
b10011 2
b0 1
b11111111111111111111111111111100 0
b10011 /
b0 .
0-
1,
0+
b0 *
0)
0(
b0 '
b0 &
1%
0$
b10011 #
b11111111111111111111111111111100 "
b0 !
$end
#10000
1)
#20000
0)
#30000
0%
b10 `
b1100 S
b1100 &"
b1000 R
b1000 y
b100 Q
b100 n
1[
b1 _
1\
b1 <
b0 a
b0 b
12"
1d
1o
1z
1'"
0,
1)
#40000
0)
#50000
b0 S
b0 &"
b0 R
b0 y
b0 Q
b0 n
0[
0\
b1 a
b10 b
b0 j
b10 k
1M
1l
b100 u
b10 v
1L
1w
b1000 ""
b10 #"
1K
1$"
b1100 -"
b10 ."
1J
1/"
b0 8"
b10 :"
19"
1;"
1)
#60000
0)
#70000
b1 k
b1 v
b1 #"
b1 ."
b1 :"
1)
#80000
0)
#90000
b0 k
b0 v
b0 #"
b0 ."
b0 :"
1)
#100000
0)
#110000
b0 7
b0 6
b0 ;
1$
b1 V
b0 `
1O
b10 _
1B
0M
0l
1A
b100 G
b100 x
0L
0w
1@
b1000 F
b1000 %"
0K
0$"
1?
b1100 E
b1100 0"
0J
0/"
1>
09"
0;"
1)
#120000
0)
#130000
b1 ;
b1 ^
b1 W
b1 I
0$
b0 7
1%
b100 &
b100 4
b100 =
b100 1"
b10011 6
b11100 S
b11100 &"
b11000 R
b11000 y
b10100 Q
b10100 n
b10000 P
b10000 c
1[
b1 T
b10 a
b0 b
b0 #
b0 /
b0 5
b0 "
b0 0
b0 9
b0 <
0B
0A
0@
0?
0>
b10 `
b1 V
b10 _
0O
1)
#140000
0)
#150000
b0 W
b100 7
b100 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
1N
b100 !
b100 3
b100 U
b0 ^
b0 S
b0 &"
b0 R
b0 y
b0 Q
b0 n
b0 P
b0 c
0[
b10011 #
b10011 /
b10011 5
b1 <
b10 b
b1 ]
b1 Z
b10000 j
b10 k
1M
1l
b10100 u
b10 v
1L
1w
b11000 ""
b10 #"
1K
1$"
b11100 -"
b10 ."
1J
1/"
1)
#160000
0)
#170000
b10 W
b1 ;
0$
b10 I
b1 ^
b0 !
b0 3
b0 U
0N
b100 7
1%
b1000 &
b1000 4
b1000 =
b1000 1"
b10011 6
b0 ]
b0 Z
b100 #
b100 /
b100 5
b100 "
b100 0
b100 9
b0 <
b1 k
b1 v
b1 #"
b1 ."
1)
#180000
0)
#190000
b0 W
b1000 7
b1000 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
1N
b1000 !
b1000 3
b1000 U
b0 ^
b10011 #
b10011 /
b10011 5
b1 <
b1 ]
b10 Z
b0 k
b0 v
b0 #"
b0 ."
1)
#200000
0)
#210000
b1 ;
b1 ^
b11 W
b11 I
0$
b1000 7
1%
b1100 &
b1100 4
b1100 =
b1100 1"
b10011 6
b10 V
b0 `
b0 !
b0 3
b0 U
0N
b0 ]
b0 Z
b1000 #
b1000 /
b1000 5
b1000 "
b1000 0
b1000 9
b0 <
1B
b10000 H
b10000 m
0M
0l
1A
b10100 G
b10100 x
0L
0w
1@
b11000 F
b11000 %"
0K
0$"
1?
b11100 E
b11100 0"
0J
0/"
1)
#220000
0)
#230000
b0 W
b1100 7
b1100 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
b101100 S
b101100 &"
b101000 R
b101000 y
b100100 Q
b100100 n
b100000 P
b100000 c
1[
1N
b1100 !
b1100 3
b1100 U
b10011 #
b10011 /
b10011 5
b1 <
b10 T
b0 b
b1 ]
b11 Z
0B
0A
0@
0?
b0 ^
b10 `
b10 V
1)
#240000
0)
#250000
b1 ;
b1 ^
b100 W
b100 I
0$
b1100 7
1%
b10000 &
b10000 4
b10000 =
b10000 1"
b10011 6
b0 S
b0 &"
b0 R
b0 y
b0 Q
b0 n
b0 P
b0 c
0[
b0 !
b0 3
b0 U
0N
b10 b
b0 ]
b0 Z
b1100 #
b1100 /
b1100 5
b1100 "
b1100 0
b1100 9
b0 <
b100000 j
b10 k
1M
1l
b100100 u
b10 v
1L
1w
b101000 ""
b10 #"
1K
1$"
b101100 -"
b10 ."
1J
1/"
1)
#260000
0)
#270000
b0 W
b10000 7
b10000 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
1N
b10000 !
b10000 3
b10000 U
b0 ^
b10011 #
b10011 /
b10011 5
b1 <
b1 ]
b100 Z
b1 k
b1 v
b1 #"
b1 ."
1)
#280000
0)
#290000
b101 W
b1 ;
0$
b101 I
b1 ^
b0 !
b0 3
b0 U
0N
b10000 7
1%
b10100 &
b10100 4
b10100 =
b10100 1"
b10011 6
b0 ]
b0 Z
b10000 #
b10000 /
b10000 5
b10000 "
b10000 0
b10000 9
b0 <
b0 k
b0 v
b0 #"
b0 ."
1)
#300000
0)
#310000
b0 W
b10100 7
b10100 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
b11 V
b0 `
1N
b10100 !
b10100 3
b10100 U
b0 ^
b10011 #
b10011 /
b10011 5
b1 <
b1 ]
b101 Z
1B
b100000 H
b100000 m
0M
0l
1A
b100100 G
b100100 x
0L
0w
1@
b101000 F
b101000 %"
0K
0$"
1?
b101100 E
b101100 0"
0J
0/"
1)
#320000
0)
#330000
b110 W
b110 I
0$
1%
b11000 &
b11000 4
b11000 =
b11000 1"
b111100 S
b111100 &"
b111000 R
b111000 y
b110100 Q
b110100 n
b110000 P
b110000 c
1[
b11 T
b0 b
b0 ]
b0 Z
b10100 #
b10100 /
b10100 5
b10100 "
b10100 0
b10100 9
b0 <
0B
0A
0@
0?
b10011 6
b10100 7
b1 ;
b1 ^
b10 `
b11 V
b0 !
b0 3
b0 U
0N
1)
#340000
0)
#350000
b0 W
b11000 7
b11000 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
1N
b11000 !
b11000 3
b11000 U
b0 ^
b0 S
b0 &"
b0 R
b0 y
b0 Q
b0 n
b0 P
b0 c
0[
b10011 #
b10011 /
b10011 5
b1 <
b10 b
b1 ]
b110 Z
b110000 j
b10 k
1M
1l
b110100 u
b10 v
1L
1w
b111000 ""
b10 #"
1K
1$"
b111100 -"
b10 ."
1J
1/"
1)
#360000
0)
#370000
b111 W
b1 ;
0$
b111 I
b1 ^
b0 !
b0 3
b0 U
0N
b11000 7
1%
b11100 &
b11100 4
b11100 =
b11100 1"
b10011 6
b0 ]
b0 Z
b11000 #
b11000 /
b11000 5
b11000 "
b11000 0
b11000 9
b0 <
b1 k
b1 v
b1 #"
b1 ."
1)
#380000
0)
#390000
b0 W
b11100 7
b11100 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
1N
b11100 !
b11100 3
b11100 U
b0 ^
b10011 #
b10011 /
b10011 5
b1 <
b1 ]
b111 Z
b0 k
b0 v
b0 #"
b0 ."
1)
#400000
0)
#410000
b1 ;
b1 ^
b1000 W
b1000 I
0$
b11100 7
1%
b100000 &
b100000 4
b100000 =
b100000 1"
b10011 6
b0 V
b11 `
b0 !
b0 3
b0 U
0N
b0 ]
b0 Z
b11100 #
b11100 /
b11100 5
b11100 "
b11100 0
b11100 9
b0 <
1B
b110000 H
b110000 m
0M
0l
1A
b110100 G
b110100 x
0L
0w
1@
b111000 F
b111000 %"
0K
0$"
1?
b111100 E
b111100 0"
0J
0/"
1)
#420000
0)
#430000
b0 W
b100000 7
b100000 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
1N
b100000 !
b100000 3
b100000 U
b10011 #
b10011 /
b10011 5
b1 <
b0 T
b11 b
b1 ]
b1000 Z
0B
0A
0@
0?
b0 ^
b11 `
b0 V
1)
#440000
0)
#450000
b1001 W
b1 ;
0$
b1001 I
b1 ^
b0 !
b0 3
b0 U
0N
b100000 7
1%
b100100 &
b100100 4
b100100 =
b100100 1"
b10011 6
b0 ]
b0 Z
b100000 #
b100000 /
b100000 5
b100000 "
b100000 0
b100000 9
b0 <
1)
#460000
0)
#470000
b0 W
b100100 7
b100100 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
1N
b100100 !
b100100 3
b100100 U
b0 ^
b10011 #
b10011 /
b10011 5
b1 <
b1 ]
b1001 Z
1)
#480000
0)
#490000
b1010 W
b1 ;
0$
b1010 I
b1 ^
b0 !
b0 3
b0 U
0N
b100100 7
1%
b101000 &
b101000 4
b101000 =
b101000 1"
b10011 6
b0 ]
b0 Z
b100100 #
b100100 /
b100100 5
b100100 "
b100100 0
b100100 9
b0 <
1)
#500000
0)
#510000
b0 W
b101000 7
b101000 6
b0 ;
b0 I
1$
b0 &
b0 4
b0 =
b0 1"
0%
1N
b101000 !
b101000 3
b101000 U
b0 ^
b10011 #
b10011 /
b10011 5
b1 <
b1 ]
b1010 Z
1)
#520000
0)
#530000
b1011 W
b1 ;
0$
b1011 I
b1 ^
b0 !
b0 3
b0 U
0N
b101000 7
1%
b101100 &
b101100 4
b101100 =
b101100 1"
b10011 6
b0 ]
b0 Z
b101000 #
b101000 /
b101000 5
b101000 "
b101000 0
b101000 9
b0 <
1)
