// Seed: 3819365547
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    output tri1 id_5,
    input tri id_6
);
  id_8 :
  assert property (@(posedge 1'h0) 1'b0)
  else id_8 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1
    , id_11,
    input supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output tri id_8,
    input supply1 id_9
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_9,
      id_8,
      id_6,
      id_8,
      id_5
  );
  logic [-1 : 1] id_13 = "";
endmodule
