
eBook_answer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e38  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bb8  08006ef8  08006ef8  00016ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007ab0  08007ab0  00017ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007ab8  08007ab8  00017ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007abc  08007abc  00017abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000098  20000000  08007ac0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001b04  20000098  08007b58  00020098  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20001b9c  08007b58  00021b9c  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025b71  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004df5  00000000  00000000  00045c31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    00013c0b  00000000  00000000  0004aa26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000010d0  00000000  00000000  0005e638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00001a40  00000000  00000000  0005f708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00018b9a  00000000  00000000  00061148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00021a57  00000000  00000000  00079ce2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00085a28  00000000  00000000  0009b739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00121161  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003a10  00000000  00000000  001211b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000098 	.word	0x20000098
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006ee0 	.word	0x08006ee0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000009c 	.word	0x2000009c
 8000104:	08006ee0 	.word	0x08006ee0

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cfrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	1c08      	adds	r0, r1, #0
 8000444:	4661      	mov	r1, ip
 8000446:	e7ff      	b.n	8000448 <__aeabi_cfcmpeq>

08000448 <__aeabi_cfcmpeq>:
 8000448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044a:	f000 fadf 	bl	8000a0c <__lesf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	d401      	bmi.n	8000456 <__aeabi_cfcmpeq+0xe>
 8000452:	2100      	movs	r1, #0
 8000454:	42c8      	cmn	r0, r1
 8000456:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000458 <__aeabi_fcmpeq>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fa63 	bl	8000924 <__eqsf2>
 800045e:	4240      	negs	r0, r0
 8000460:	3001      	adds	r0, #1
 8000462:	bd10      	pop	{r4, pc}

08000464 <__aeabi_fcmplt>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 fad1 	bl	8000a0c <__lesf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	db01      	blt.n	8000472 <__aeabi_fcmplt+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_fcmple>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f000 fac7 	bl	8000a0c <__lesf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dd01      	ble.n	8000486 <__aeabi_fcmple+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_fcmpgt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 fa71 	bl	8000974 <__gesf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	dc01      	bgt.n	800049a <__aeabi_fcmpgt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_fcmpge>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f000 fa67 	bl	8000974 <__gesf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	da01      	bge.n	80004ae <__aeabi_fcmpge+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__aeabi_uldivmod>:
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d111      	bne.n	80004dc <__aeabi_uldivmod+0x28>
 80004b8:	2a00      	cmp	r2, #0
 80004ba:	d10f      	bne.n	80004dc <__aeabi_uldivmod+0x28>
 80004bc:	2900      	cmp	r1, #0
 80004be:	d100      	bne.n	80004c2 <__aeabi_uldivmod+0xe>
 80004c0:	2800      	cmp	r0, #0
 80004c2:	d002      	beq.n	80004ca <__aeabi_uldivmod+0x16>
 80004c4:	2100      	movs	r1, #0
 80004c6:	43c9      	mvns	r1, r1
 80004c8:	1c08      	adds	r0, r1, #0
 80004ca:	b407      	push	{r0, r1, r2}
 80004cc:	4802      	ldr	r0, [pc, #8]	; (80004d8 <__aeabi_uldivmod+0x24>)
 80004ce:	a102      	add	r1, pc, #8	; (adr r1, 80004d8 <__aeabi_uldivmod+0x24>)
 80004d0:	1840      	adds	r0, r0, r1
 80004d2:	9002      	str	r0, [sp, #8]
 80004d4:	bd03      	pop	{r0, r1, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	ffffff65 	.word	0xffffff65
 80004dc:	b403      	push	{r0, r1}
 80004de:	4668      	mov	r0, sp
 80004e0:	b501      	push	{r0, lr}
 80004e2:	9802      	ldr	r0, [sp, #8]
 80004e4:	f000 f846 	bl	8000574 <__udivmoddi4>
 80004e8:	9b01      	ldr	r3, [sp, #4]
 80004ea:	469e      	mov	lr, r3
 80004ec:	b002      	add	sp, #8
 80004ee:	bc0c      	pop	{r2, r3}
 80004f0:	4770      	bx	lr
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_lmul>:
 80004f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004f6:	0415      	lsls	r5, r2, #16
 80004f8:	0c2d      	lsrs	r5, r5, #16
 80004fa:	000f      	movs	r7, r1
 80004fc:	0001      	movs	r1, r0
 80004fe:	002e      	movs	r6, r5
 8000500:	46c6      	mov	lr, r8
 8000502:	4684      	mov	ip, r0
 8000504:	0400      	lsls	r0, r0, #16
 8000506:	0c14      	lsrs	r4, r2, #16
 8000508:	0c00      	lsrs	r0, r0, #16
 800050a:	0c09      	lsrs	r1, r1, #16
 800050c:	4346      	muls	r6, r0
 800050e:	434d      	muls	r5, r1
 8000510:	4360      	muls	r0, r4
 8000512:	4361      	muls	r1, r4
 8000514:	1940      	adds	r0, r0, r5
 8000516:	0c34      	lsrs	r4, r6, #16
 8000518:	1824      	adds	r4, r4, r0
 800051a:	b500      	push	{lr}
 800051c:	42a5      	cmp	r5, r4
 800051e:	d903      	bls.n	8000528 <__aeabi_lmul+0x34>
 8000520:	2080      	movs	r0, #128	; 0x80
 8000522:	0240      	lsls	r0, r0, #9
 8000524:	4680      	mov	r8, r0
 8000526:	4441      	add	r1, r8
 8000528:	0c25      	lsrs	r5, r4, #16
 800052a:	186d      	adds	r5, r5, r1
 800052c:	4661      	mov	r1, ip
 800052e:	4359      	muls	r1, r3
 8000530:	437a      	muls	r2, r7
 8000532:	0430      	lsls	r0, r6, #16
 8000534:	1949      	adds	r1, r1, r5
 8000536:	0424      	lsls	r4, r4, #16
 8000538:	0c00      	lsrs	r0, r0, #16
 800053a:	1820      	adds	r0, r4, r0
 800053c:	1889      	adds	r1, r1, r2
 800053e:	bc80      	pop	{r7}
 8000540:	46b8      	mov	r8, r7
 8000542:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000544 <__aeabi_f2uiz>:
 8000544:	219e      	movs	r1, #158	; 0x9e
 8000546:	b510      	push	{r4, lr}
 8000548:	05c9      	lsls	r1, r1, #23
 800054a:	1c04      	adds	r4, r0, #0
 800054c:	f7ff ffa8 	bl	80004a0 <__aeabi_fcmpge>
 8000550:	2800      	cmp	r0, #0
 8000552:	d103      	bne.n	800055c <__aeabi_f2uiz+0x18>
 8000554:	1c20      	adds	r0, r4, #0
 8000556:	f000 fc6b 	bl	8000e30 <__aeabi_f2iz>
 800055a:	bd10      	pop	{r4, pc}
 800055c:	219e      	movs	r1, #158	; 0x9e
 800055e:	1c20      	adds	r0, r4, #0
 8000560:	05c9      	lsls	r1, r1, #23
 8000562:	f000 fa9d 	bl	8000aa0 <__aeabi_fsub>
 8000566:	f000 fc63 	bl	8000e30 <__aeabi_f2iz>
 800056a:	2380      	movs	r3, #128	; 0x80
 800056c:	061b      	lsls	r3, r3, #24
 800056e:	469c      	mov	ip, r3
 8000570:	4460      	add	r0, ip
 8000572:	e7f2      	b.n	800055a <__aeabi_f2uiz+0x16>

08000574 <__udivmoddi4>:
 8000574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000576:	4657      	mov	r7, sl
 8000578:	464e      	mov	r6, r9
 800057a:	4645      	mov	r5, r8
 800057c:	46de      	mov	lr, fp
 800057e:	b5e0      	push	{r5, r6, r7, lr}
 8000580:	0004      	movs	r4, r0
 8000582:	000d      	movs	r5, r1
 8000584:	4692      	mov	sl, r2
 8000586:	4699      	mov	r9, r3
 8000588:	b083      	sub	sp, #12
 800058a:	428b      	cmp	r3, r1
 800058c:	d830      	bhi.n	80005f0 <__udivmoddi4+0x7c>
 800058e:	d02d      	beq.n	80005ec <__udivmoddi4+0x78>
 8000590:	4649      	mov	r1, r9
 8000592:	4650      	mov	r0, sl
 8000594:	f000 fd0c 	bl	8000fb0 <__clzdi2>
 8000598:	0029      	movs	r1, r5
 800059a:	0006      	movs	r6, r0
 800059c:	0020      	movs	r0, r4
 800059e:	f000 fd07 	bl	8000fb0 <__clzdi2>
 80005a2:	1a33      	subs	r3, r6, r0
 80005a4:	4698      	mov	r8, r3
 80005a6:	3b20      	subs	r3, #32
 80005a8:	469b      	mov	fp, r3
 80005aa:	d433      	bmi.n	8000614 <__udivmoddi4+0xa0>
 80005ac:	465a      	mov	r2, fp
 80005ae:	4653      	mov	r3, sl
 80005b0:	4093      	lsls	r3, r2
 80005b2:	4642      	mov	r2, r8
 80005b4:	001f      	movs	r7, r3
 80005b6:	4653      	mov	r3, sl
 80005b8:	4093      	lsls	r3, r2
 80005ba:	001e      	movs	r6, r3
 80005bc:	42af      	cmp	r7, r5
 80005be:	d83a      	bhi.n	8000636 <__udivmoddi4+0xc2>
 80005c0:	42af      	cmp	r7, r5
 80005c2:	d100      	bne.n	80005c6 <__udivmoddi4+0x52>
 80005c4:	e078      	b.n	80006b8 <__udivmoddi4+0x144>
 80005c6:	465b      	mov	r3, fp
 80005c8:	1ba4      	subs	r4, r4, r6
 80005ca:	41bd      	sbcs	r5, r7
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	da00      	bge.n	80005d2 <__udivmoddi4+0x5e>
 80005d0:	e075      	b.n	80006be <__udivmoddi4+0x14a>
 80005d2:	2200      	movs	r2, #0
 80005d4:	2300      	movs	r3, #0
 80005d6:	9200      	str	r2, [sp, #0]
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	2301      	movs	r3, #1
 80005dc:	465a      	mov	r2, fp
 80005de:	4093      	lsls	r3, r2
 80005e0:	9301      	str	r3, [sp, #4]
 80005e2:	2301      	movs	r3, #1
 80005e4:	4642      	mov	r2, r8
 80005e6:	4093      	lsls	r3, r2
 80005e8:	9300      	str	r3, [sp, #0]
 80005ea:	e028      	b.n	800063e <__udivmoddi4+0xca>
 80005ec:	4282      	cmp	r2, r0
 80005ee:	d9cf      	bls.n	8000590 <__udivmoddi4+0x1c>
 80005f0:	2200      	movs	r2, #0
 80005f2:	2300      	movs	r3, #0
 80005f4:	9200      	str	r2, [sp, #0]
 80005f6:	9301      	str	r3, [sp, #4]
 80005f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <__udivmoddi4+0x8e>
 80005fe:	601c      	str	r4, [r3, #0]
 8000600:	605d      	str	r5, [r3, #4]
 8000602:	9800      	ldr	r0, [sp, #0]
 8000604:	9901      	ldr	r1, [sp, #4]
 8000606:	b003      	add	sp, #12
 8000608:	bcf0      	pop	{r4, r5, r6, r7}
 800060a:	46bb      	mov	fp, r7
 800060c:	46b2      	mov	sl, r6
 800060e:	46a9      	mov	r9, r5
 8000610:	46a0      	mov	r8, r4
 8000612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000614:	4642      	mov	r2, r8
 8000616:	2320      	movs	r3, #32
 8000618:	1a9b      	subs	r3, r3, r2
 800061a:	4652      	mov	r2, sl
 800061c:	40da      	lsrs	r2, r3
 800061e:	4641      	mov	r1, r8
 8000620:	0013      	movs	r3, r2
 8000622:	464a      	mov	r2, r9
 8000624:	408a      	lsls	r2, r1
 8000626:	0017      	movs	r7, r2
 8000628:	4642      	mov	r2, r8
 800062a:	431f      	orrs	r7, r3
 800062c:	4653      	mov	r3, sl
 800062e:	4093      	lsls	r3, r2
 8000630:	001e      	movs	r6, r3
 8000632:	42af      	cmp	r7, r5
 8000634:	d9c4      	bls.n	80005c0 <__udivmoddi4+0x4c>
 8000636:	2200      	movs	r2, #0
 8000638:	2300      	movs	r3, #0
 800063a:	9200      	str	r2, [sp, #0]
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	4643      	mov	r3, r8
 8000640:	2b00      	cmp	r3, #0
 8000642:	d0d9      	beq.n	80005f8 <__udivmoddi4+0x84>
 8000644:	07fb      	lsls	r3, r7, #31
 8000646:	0872      	lsrs	r2, r6, #1
 8000648:	431a      	orrs	r2, r3
 800064a:	4646      	mov	r6, r8
 800064c:	087b      	lsrs	r3, r7, #1
 800064e:	e00e      	b.n	800066e <__udivmoddi4+0xfa>
 8000650:	42ab      	cmp	r3, r5
 8000652:	d101      	bne.n	8000658 <__udivmoddi4+0xe4>
 8000654:	42a2      	cmp	r2, r4
 8000656:	d80c      	bhi.n	8000672 <__udivmoddi4+0xfe>
 8000658:	1aa4      	subs	r4, r4, r2
 800065a:	419d      	sbcs	r5, r3
 800065c:	2001      	movs	r0, #1
 800065e:	1924      	adds	r4, r4, r4
 8000660:	416d      	adcs	r5, r5
 8000662:	2100      	movs	r1, #0
 8000664:	3e01      	subs	r6, #1
 8000666:	1824      	adds	r4, r4, r0
 8000668:	414d      	adcs	r5, r1
 800066a:	2e00      	cmp	r6, #0
 800066c:	d006      	beq.n	800067c <__udivmoddi4+0x108>
 800066e:	42ab      	cmp	r3, r5
 8000670:	d9ee      	bls.n	8000650 <__udivmoddi4+0xdc>
 8000672:	3e01      	subs	r6, #1
 8000674:	1924      	adds	r4, r4, r4
 8000676:	416d      	adcs	r5, r5
 8000678:	2e00      	cmp	r6, #0
 800067a:	d1f8      	bne.n	800066e <__udivmoddi4+0xfa>
 800067c:	9800      	ldr	r0, [sp, #0]
 800067e:	9901      	ldr	r1, [sp, #4]
 8000680:	465b      	mov	r3, fp
 8000682:	1900      	adds	r0, r0, r4
 8000684:	4169      	adcs	r1, r5
 8000686:	2b00      	cmp	r3, #0
 8000688:	db24      	blt.n	80006d4 <__udivmoddi4+0x160>
 800068a:	002b      	movs	r3, r5
 800068c:	465a      	mov	r2, fp
 800068e:	4644      	mov	r4, r8
 8000690:	40d3      	lsrs	r3, r2
 8000692:	002a      	movs	r2, r5
 8000694:	40e2      	lsrs	r2, r4
 8000696:	001c      	movs	r4, r3
 8000698:	465b      	mov	r3, fp
 800069a:	0015      	movs	r5, r2
 800069c:	2b00      	cmp	r3, #0
 800069e:	db2a      	blt.n	80006f6 <__udivmoddi4+0x182>
 80006a0:	0026      	movs	r6, r4
 80006a2:	409e      	lsls	r6, r3
 80006a4:	0033      	movs	r3, r6
 80006a6:	0026      	movs	r6, r4
 80006a8:	4647      	mov	r7, r8
 80006aa:	40be      	lsls	r6, r7
 80006ac:	0032      	movs	r2, r6
 80006ae:	1a80      	subs	r0, r0, r2
 80006b0:	4199      	sbcs	r1, r3
 80006b2:	9000      	str	r0, [sp, #0]
 80006b4:	9101      	str	r1, [sp, #4]
 80006b6:	e79f      	b.n	80005f8 <__udivmoddi4+0x84>
 80006b8:	42a3      	cmp	r3, r4
 80006ba:	d8bc      	bhi.n	8000636 <__udivmoddi4+0xc2>
 80006bc:	e783      	b.n	80005c6 <__udivmoddi4+0x52>
 80006be:	4642      	mov	r2, r8
 80006c0:	2320      	movs	r3, #32
 80006c2:	2100      	movs	r1, #0
 80006c4:	1a9b      	subs	r3, r3, r2
 80006c6:	2200      	movs	r2, #0
 80006c8:	9100      	str	r1, [sp, #0]
 80006ca:	9201      	str	r2, [sp, #4]
 80006cc:	2201      	movs	r2, #1
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	9201      	str	r2, [sp, #4]
 80006d2:	e786      	b.n	80005e2 <__udivmoddi4+0x6e>
 80006d4:	4642      	mov	r2, r8
 80006d6:	2320      	movs	r3, #32
 80006d8:	1a9b      	subs	r3, r3, r2
 80006da:	002a      	movs	r2, r5
 80006dc:	4646      	mov	r6, r8
 80006de:	409a      	lsls	r2, r3
 80006e0:	0023      	movs	r3, r4
 80006e2:	40f3      	lsrs	r3, r6
 80006e4:	4644      	mov	r4, r8
 80006e6:	4313      	orrs	r3, r2
 80006e8:	002a      	movs	r2, r5
 80006ea:	40e2      	lsrs	r2, r4
 80006ec:	001c      	movs	r4, r3
 80006ee:	465b      	mov	r3, fp
 80006f0:	0015      	movs	r5, r2
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	dad4      	bge.n	80006a0 <__udivmoddi4+0x12c>
 80006f6:	4642      	mov	r2, r8
 80006f8:	002f      	movs	r7, r5
 80006fa:	2320      	movs	r3, #32
 80006fc:	0026      	movs	r6, r4
 80006fe:	4097      	lsls	r7, r2
 8000700:	1a9b      	subs	r3, r3, r2
 8000702:	40de      	lsrs	r6, r3
 8000704:	003b      	movs	r3, r7
 8000706:	4333      	orrs	r3, r6
 8000708:	e7cd      	b.n	80006a6 <__udivmoddi4+0x132>
 800070a:	46c0      	nop			; (mov r8, r8)

0800070c <__aeabi_fdiv>:
 800070c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800070e:	464f      	mov	r7, r9
 8000710:	4646      	mov	r6, r8
 8000712:	46d6      	mov	lr, sl
 8000714:	0245      	lsls	r5, r0, #9
 8000716:	b5c0      	push	{r6, r7, lr}
 8000718:	0047      	lsls	r7, r0, #1
 800071a:	1c0c      	adds	r4, r1, #0
 800071c:	0a6d      	lsrs	r5, r5, #9
 800071e:	0e3f      	lsrs	r7, r7, #24
 8000720:	0fc6      	lsrs	r6, r0, #31
 8000722:	2f00      	cmp	r7, #0
 8000724:	d066      	beq.n	80007f4 <__aeabi_fdiv+0xe8>
 8000726:	2fff      	cmp	r7, #255	; 0xff
 8000728:	d06c      	beq.n	8000804 <__aeabi_fdiv+0xf8>
 800072a:	2300      	movs	r3, #0
 800072c:	00ea      	lsls	r2, r5, #3
 800072e:	2580      	movs	r5, #128	; 0x80
 8000730:	4699      	mov	r9, r3
 8000732:	469a      	mov	sl, r3
 8000734:	04ed      	lsls	r5, r5, #19
 8000736:	4315      	orrs	r5, r2
 8000738:	3f7f      	subs	r7, #127	; 0x7f
 800073a:	0260      	lsls	r0, r4, #9
 800073c:	0061      	lsls	r1, r4, #1
 800073e:	0a43      	lsrs	r3, r0, #9
 8000740:	4698      	mov	r8, r3
 8000742:	0e09      	lsrs	r1, r1, #24
 8000744:	0fe4      	lsrs	r4, r4, #31
 8000746:	2900      	cmp	r1, #0
 8000748:	d048      	beq.n	80007dc <__aeabi_fdiv+0xd0>
 800074a:	29ff      	cmp	r1, #255	; 0xff
 800074c:	d010      	beq.n	8000770 <__aeabi_fdiv+0x64>
 800074e:	2280      	movs	r2, #128	; 0x80
 8000750:	00d8      	lsls	r0, r3, #3
 8000752:	04d2      	lsls	r2, r2, #19
 8000754:	4302      	orrs	r2, r0
 8000756:	4690      	mov	r8, r2
 8000758:	2000      	movs	r0, #0
 800075a:	397f      	subs	r1, #127	; 0x7f
 800075c:	464a      	mov	r2, r9
 800075e:	0033      	movs	r3, r6
 8000760:	1a7f      	subs	r7, r7, r1
 8000762:	4302      	orrs	r2, r0
 8000764:	496c      	ldr	r1, [pc, #432]	; (8000918 <__aeabi_fdiv+0x20c>)
 8000766:	0092      	lsls	r2, r2, #2
 8000768:	588a      	ldr	r2, [r1, r2]
 800076a:	4063      	eors	r3, r4
 800076c:	b2db      	uxtb	r3, r3
 800076e:	4697      	mov	pc, r2
 8000770:	2b00      	cmp	r3, #0
 8000772:	d16d      	bne.n	8000850 <__aeabi_fdiv+0x144>
 8000774:	2002      	movs	r0, #2
 8000776:	3fff      	subs	r7, #255	; 0xff
 8000778:	e033      	b.n	80007e2 <__aeabi_fdiv+0xd6>
 800077a:	2300      	movs	r3, #0
 800077c:	4698      	mov	r8, r3
 800077e:	0026      	movs	r6, r4
 8000780:	4645      	mov	r5, r8
 8000782:	4682      	mov	sl, r0
 8000784:	4653      	mov	r3, sl
 8000786:	2b02      	cmp	r3, #2
 8000788:	d100      	bne.n	800078c <__aeabi_fdiv+0x80>
 800078a:	e07f      	b.n	800088c <__aeabi_fdiv+0x180>
 800078c:	2b03      	cmp	r3, #3
 800078e:	d100      	bne.n	8000792 <__aeabi_fdiv+0x86>
 8000790:	e094      	b.n	80008bc <__aeabi_fdiv+0x1b0>
 8000792:	2b01      	cmp	r3, #1
 8000794:	d017      	beq.n	80007c6 <__aeabi_fdiv+0xba>
 8000796:	0038      	movs	r0, r7
 8000798:	307f      	adds	r0, #127	; 0x7f
 800079a:	2800      	cmp	r0, #0
 800079c:	dd5f      	ble.n	800085e <__aeabi_fdiv+0x152>
 800079e:	076b      	lsls	r3, r5, #29
 80007a0:	d004      	beq.n	80007ac <__aeabi_fdiv+0xa0>
 80007a2:	230f      	movs	r3, #15
 80007a4:	402b      	ands	r3, r5
 80007a6:	2b04      	cmp	r3, #4
 80007a8:	d000      	beq.n	80007ac <__aeabi_fdiv+0xa0>
 80007aa:	3504      	adds	r5, #4
 80007ac:	012b      	lsls	r3, r5, #4
 80007ae:	d503      	bpl.n	80007b8 <__aeabi_fdiv+0xac>
 80007b0:	0038      	movs	r0, r7
 80007b2:	4b5a      	ldr	r3, [pc, #360]	; (800091c <__aeabi_fdiv+0x210>)
 80007b4:	3080      	adds	r0, #128	; 0x80
 80007b6:	401d      	ands	r5, r3
 80007b8:	28fe      	cmp	r0, #254	; 0xfe
 80007ba:	dc67      	bgt.n	800088c <__aeabi_fdiv+0x180>
 80007bc:	01ad      	lsls	r5, r5, #6
 80007be:	0a6d      	lsrs	r5, r5, #9
 80007c0:	b2c0      	uxtb	r0, r0
 80007c2:	e002      	b.n	80007ca <__aeabi_fdiv+0xbe>
 80007c4:	001e      	movs	r6, r3
 80007c6:	2000      	movs	r0, #0
 80007c8:	2500      	movs	r5, #0
 80007ca:	05c0      	lsls	r0, r0, #23
 80007cc:	4328      	orrs	r0, r5
 80007ce:	07f6      	lsls	r6, r6, #31
 80007d0:	4330      	orrs	r0, r6
 80007d2:	bce0      	pop	{r5, r6, r7}
 80007d4:	46ba      	mov	sl, r7
 80007d6:	46b1      	mov	r9, r6
 80007d8:	46a8      	mov	r8, r5
 80007da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d12b      	bne.n	8000838 <__aeabi_fdiv+0x12c>
 80007e0:	2001      	movs	r0, #1
 80007e2:	464a      	mov	r2, r9
 80007e4:	0033      	movs	r3, r6
 80007e6:	494e      	ldr	r1, [pc, #312]	; (8000920 <__aeabi_fdiv+0x214>)
 80007e8:	4302      	orrs	r2, r0
 80007ea:	0092      	lsls	r2, r2, #2
 80007ec:	588a      	ldr	r2, [r1, r2]
 80007ee:	4063      	eors	r3, r4
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	4697      	mov	pc, r2
 80007f4:	2d00      	cmp	r5, #0
 80007f6:	d113      	bne.n	8000820 <__aeabi_fdiv+0x114>
 80007f8:	2304      	movs	r3, #4
 80007fa:	4699      	mov	r9, r3
 80007fc:	3b03      	subs	r3, #3
 80007fe:	2700      	movs	r7, #0
 8000800:	469a      	mov	sl, r3
 8000802:	e79a      	b.n	800073a <__aeabi_fdiv+0x2e>
 8000804:	2d00      	cmp	r5, #0
 8000806:	d105      	bne.n	8000814 <__aeabi_fdiv+0x108>
 8000808:	2308      	movs	r3, #8
 800080a:	4699      	mov	r9, r3
 800080c:	3b06      	subs	r3, #6
 800080e:	27ff      	movs	r7, #255	; 0xff
 8000810:	469a      	mov	sl, r3
 8000812:	e792      	b.n	800073a <__aeabi_fdiv+0x2e>
 8000814:	230c      	movs	r3, #12
 8000816:	4699      	mov	r9, r3
 8000818:	3b09      	subs	r3, #9
 800081a:	27ff      	movs	r7, #255	; 0xff
 800081c:	469a      	mov	sl, r3
 800081e:	e78c      	b.n	800073a <__aeabi_fdiv+0x2e>
 8000820:	0028      	movs	r0, r5
 8000822:	f000 fba7 	bl	8000f74 <__clzsi2>
 8000826:	2776      	movs	r7, #118	; 0x76
 8000828:	1f43      	subs	r3, r0, #5
 800082a:	409d      	lsls	r5, r3
 800082c:	2300      	movs	r3, #0
 800082e:	427f      	negs	r7, r7
 8000830:	4699      	mov	r9, r3
 8000832:	469a      	mov	sl, r3
 8000834:	1a3f      	subs	r7, r7, r0
 8000836:	e780      	b.n	800073a <__aeabi_fdiv+0x2e>
 8000838:	0018      	movs	r0, r3
 800083a:	f000 fb9b 	bl	8000f74 <__clzsi2>
 800083e:	4642      	mov	r2, r8
 8000840:	1f43      	subs	r3, r0, #5
 8000842:	2176      	movs	r1, #118	; 0x76
 8000844:	409a      	lsls	r2, r3
 8000846:	4249      	negs	r1, r1
 8000848:	1a09      	subs	r1, r1, r0
 800084a:	4690      	mov	r8, r2
 800084c:	2000      	movs	r0, #0
 800084e:	e785      	b.n	800075c <__aeabi_fdiv+0x50>
 8000850:	21ff      	movs	r1, #255	; 0xff
 8000852:	2003      	movs	r0, #3
 8000854:	e782      	b.n	800075c <__aeabi_fdiv+0x50>
 8000856:	001e      	movs	r6, r3
 8000858:	20ff      	movs	r0, #255	; 0xff
 800085a:	2500      	movs	r5, #0
 800085c:	e7b5      	b.n	80007ca <__aeabi_fdiv+0xbe>
 800085e:	2301      	movs	r3, #1
 8000860:	1a1b      	subs	r3, r3, r0
 8000862:	2b1b      	cmp	r3, #27
 8000864:	dcaf      	bgt.n	80007c6 <__aeabi_fdiv+0xba>
 8000866:	379e      	adds	r7, #158	; 0x9e
 8000868:	0029      	movs	r1, r5
 800086a:	40bd      	lsls	r5, r7
 800086c:	40d9      	lsrs	r1, r3
 800086e:	1e6a      	subs	r2, r5, #1
 8000870:	4195      	sbcs	r5, r2
 8000872:	430d      	orrs	r5, r1
 8000874:	076b      	lsls	r3, r5, #29
 8000876:	d004      	beq.n	8000882 <__aeabi_fdiv+0x176>
 8000878:	230f      	movs	r3, #15
 800087a:	402b      	ands	r3, r5
 800087c:	2b04      	cmp	r3, #4
 800087e:	d000      	beq.n	8000882 <__aeabi_fdiv+0x176>
 8000880:	3504      	adds	r5, #4
 8000882:	016b      	lsls	r3, r5, #5
 8000884:	d544      	bpl.n	8000910 <__aeabi_fdiv+0x204>
 8000886:	2001      	movs	r0, #1
 8000888:	2500      	movs	r5, #0
 800088a:	e79e      	b.n	80007ca <__aeabi_fdiv+0xbe>
 800088c:	20ff      	movs	r0, #255	; 0xff
 800088e:	2500      	movs	r5, #0
 8000890:	e79b      	b.n	80007ca <__aeabi_fdiv+0xbe>
 8000892:	2580      	movs	r5, #128	; 0x80
 8000894:	2600      	movs	r6, #0
 8000896:	20ff      	movs	r0, #255	; 0xff
 8000898:	03ed      	lsls	r5, r5, #15
 800089a:	e796      	b.n	80007ca <__aeabi_fdiv+0xbe>
 800089c:	2300      	movs	r3, #0
 800089e:	4698      	mov	r8, r3
 80008a0:	2080      	movs	r0, #128	; 0x80
 80008a2:	03c0      	lsls	r0, r0, #15
 80008a4:	4205      	tst	r5, r0
 80008a6:	d009      	beq.n	80008bc <__aeabi_fdiv+0x1b0>
 80008a8:	4643      	mov	r3, r8
 80008aa:	4203      	tst	r3, r0
 80008ac:	d106      	bne.n	80008bc <__aeabi_fdiv+0x1b0>
 80008ae:	4645      	mov	r5, r8
 80008b0:	4305      	orrs	r5, r0
 80008b2:	026d      	lsls	r5, r5, #9
 80008b4:	0026      	movs	r6, r4
 80008b6:	20ff      	movs	r0, #255	; 0xff
 80008b8:	0a6d      	lsrs	r5, r5, #9
 80008ba:	e786      	b.n	80007ca <__aeabi_fdiv+0xbe>
 80008bc:	2080      	movs	r0, #128	; 0x80
 80008be:	03c0      	lsls	r0, r0, #15
 80008c0:	4305      	orrs	r5, r0
 80008c2:	026d      	lsls	r5, r5, #9
 80008c4:	20ff      	movs	r0, #255	; 0xff
 80008c6:	0a6d      	lsrs	r5, r5, #9
 80008c8:	e77f      	b.n	80007ca <__aeabi_fdiv+0xbe>
 80008ca:	4641      	mov	r1, r8
 80008cc:	016a      	lsls	r2, r5, #5
 80008ce:	0148      	lsls	r0, r1, #5
 80008d0:	4282      	cmp	r2, r0
 80008d2:	d219      	bcs.n	8000908 <__aeabi_fdiv+0x1fc>
 80008d4:	211b      	movs	r1, #27
 80008d6:	2500      	movs	r5, #0
 80008d8:	3f01      	subs	r7, #1
 80008da:	2601      	movs	r6, #1
 80008dc:	0014      	movs	r4, r2
 80008de:	006d      	lsls	r5, r5, #1
 80008e0:	0052      	lsls	r2, r2, #1
 80008e2:	2c00      	cmp	r4, #0
 80008e4:	db01      	blt.n	80008ea <__aeabi_fdiv+0x1de>
 80008e6:	4290      	cmp	r0, r2
 80008e8:	d801      	bhi.n	80008ee <__aeabi_fdiv+0x1e2>
 80008ea:	1a12      	subs	r2, r2, r0
 80008ec:	4335      	orrs	r5, r6
 80008ee:	3901      	subs	r1, #1
 80008f0:	2900      	cmp	r1, #0
 80008f2:	d1f3      	bne.n	80008dc <__aeabi_fdiv+0x1d0>
 80008f4:	1e50      	subs	r0, r2, #1
 80008f6:	4182      	sbcs	r2, r0
 80008f8:	0038      	movs	r0, r7
 80008fa:	307f      	adds	r0, #127	; 0x7f
 80008fc:	001e      	movs	r6, r3
 80008fe:	4315      	orrs	r5, r2
 8000900:	2800      	cmp	r0, #0
 8000902:	dd00      	ble.n	8000906 <__aeabi_fdiv+0x1fa>
 8000904:	e74b      	b.n	800079e <__aeabi_fdiv+0x92>
 8000906:	e7aa      	b.n	800085e <__aeabi_fdiv+0x152>
 8000908:	211a      	movs	r1, #26
 800090a:	2501      	movs	r5, #1
 800090c:	1a12      	subs	r2, r2, r0
 800090e:	e7e4      	b.n	80008da <__aeabi_fdiv+0x1ce>
 8000910:	01ad      	lsls	r5, r5, #6
 8000912:	2000      	movs	r0, #0
 8000914:	0a6d      	lsrs	r5, r5, #9
 8000916:	e758      	b.n	80007ca <__aeabi_fdiv+0xbe>
 8000918:	08006ef8 	.word	0x08006ef8
 800091c:	f7ffffff 	.word	0xf7ffffff
 8000920:	08006f38 	.word	0x08006f38

08000924 <__eqsf2>:
 8000924:	b570      	push	{r4, r5, r6, lr}
 8000926:	0042      	lsls	r2, r0, #1
 8000928:	024e      	lsls	r6, r1, #9
 800092a:	004c      	lsls	r4, r1, #1
 800092c:	0245      	lsls	r5, r0, #9
 800092e:	0a6d      	lsrs	r5, r5, #9
 8000930:	0e12      	lsrs	r2, r2, #24
 8000932:	0fc3      	lsrs	r3, r0, #31
 8000934:	0a76      	lsrs	r6, r6, #9
 8000936:	0e24      	lsrs	r4, r4, #24
 8000938:	0fc9      	lsrs	r1, r1, #31
 800093a:	2aff      	cmp	r2, #255	; 0xff
 800093c:	d00f      	beq.n	800095e <__eqsf2+0x3a>
 800093e:	2cff      	cmp	r4, #255	; 0xff
 8000940:	d011      	beq.n	8000966 <__eqsf2+0x42>
 8000942:	2001      	movs	r0, #1
 8000944:	42a2      	cmp	r2, r4
 8000946:	d000      	beq.n	800094a <__eqsf2+0x26>
 8000948:	bd70      	pop	{r4, r5, r6, pc}
 800094a:	42b5      	cmp	r5, r6
 800094c:	d1fc      	bne.n	8000948 <__eqsf2+0x24>
 800094e:	428b      	cmp	r3, r1
 8000950:	d00d      	beq.n	800096e <__eqsf2+0x4a>
 8000952:	2a00      	cmp	r2, #0
 8000954:	d1f8      	bne.n	8000948 <__eqsf2+0x24>
 8000956:	0028      	movs	r0, r5
 8000958:	1e45      	subs	r5, r0, #1
 800095a:	41a8      	sbcs	r0, r5
 800095c:	e7f4      	b.n	8000948 <__eqsf2+0x24>
 800095e:	2001      	movs	r0, #1
 8000960:	2d00      	cmp	r5, #0
 8000962:	d1f1      	bne.n	8000948 <__eqsf2+0x24>
 8000964:	e7eb      	b.n	800093e <__eqsf2+0x1a>
 8000966:	2001      	movs	r0, #1
 8000968:	2e00      	cmp	r6, #0
 800096a:	d1ed      	bne.n	8000948 <__eqsf2+0x24>
 800096c:	e7e9      	b.n	8000942 <__eqsf2+0x1e>
 800096e:	2000      	movs	r0, #0
 8000970:	e7ea      	b.n	8000948 <__eqsf2+0x24>
 8000972:	46c0      	nop			; (mov r8, r8)

08000974 <__gesf2>:
 8000974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000976:	0042      	lsls	r2, r0, #1
 8000978:	0246      	lsls	r6, r0, #9
 800097a:	024d      	lsls	r5, r1, #9
 800097c:	004c      	lsls	r4, r1, #1
 800097e:	0fc3      	lsrs	r3, r0, #31
 8000980:	0a76      	lsrs	r6, r6, #9
 8000982:	0e12      	lsrs	r2, r2, #24
 8000984:	0a6d      	lsrs	r5, r5, #9
 8000986:	0e24      	lsrs	r4, r4, #24
 8000988:	0fc8      	lsrs	r0, r1, #31
 800098a:	2aff      	cmp	r2, #255	; 0xff
 800098c:	d01f      	beq.n	80009ce <__gesf2+0x5a>
 800098e:	2cff      	cmp	r4, #255	; 0xff
 8000990:	d010      	beq.n	80009b4 <__gesf2+0x40>
 8000992:	2a00      	cmp	r2, #0
 8000994:	d11f      	bne.n	80009d6 <__gesf2+0x62>
 8000996:	4271      	negs	r1, r6
 8000998:	4171      	adcs	r1, r6
 800099a:	2c00      	cmp	r4, #0
 800099c:	d101      	bne.n	80009a2 <__gesf2+0x2e>
 800099e:	2d00      	cmp	r5, #0
 80009a0:	d01e      	beq.n	80009e0 <__gesf2+0x6c>
 80009a2:	2900      	cmp	r1, #0
 80009a4:	d10e      	bne.n	80009c4 <__gesf2+0x50>
 80009a6:	4283      	cmp	r3, r0
 80009a8:	d01e      	beq.n	80009e8 <__gesf2+0x74>
 80009aa:	2102      	movs	r1, #2
 80009ac:	1e58      	subs	r0, r3, #1
 80009ae:	4008      	ands	r0, r1
 80009b0:	3801      	subs	r0, #1
 80009b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009b4:	2d00      	cmp	r5, #0
 80009b6:	d126      	bne.n	8000a06 <__gesf2+0x92>
 80009b8:	2a00      	cmp	r2, #0
 80009ba:	d1f4      	bne.n	80009a6 <__gesf2+0x32>
 80009bc:	4271      	negs	r1, r6
 80009be:	4171      	adcs	r1, r6
 80009c0:	2900      	cmp	r1, #0
 80009c2:	d0f0      	beq.n	80009a6 <__gesf2+0x32>
 80009c4:	2800      	cmp	r0, #0
 80009c6:	d1f4      	bne.n	80009b2 <__gesf2+0x3e>
 80009c8:	2001      	movs	r0, #1
 80009ca:	4240      	negs	r0, r0
 80009cc:	e7f1      	b.n	80009b2 <__gesf2+0x3e>
 80009ce:	2e00      	cmp	r6, #0
 80009d0:	d119      	bne.n	8000a06 <__gesf2+0x92>
 80009d2:	2cff      	cmp	r4, #255	; 0xff
 80009d4:	d0ee      	beq.n	80009b4 <__gesf2+0x40>
 80009d6:	2c00      	cmp	r4, #0
 80009d8:	d1e5      	bne.n	80009a6 <__gesf2+0x32>
 80009da:	2d00      	cmp	r5, #0
 80009dc:	d1e3      	bne.n	80009a6 <__gesf2+0x32>
 80009de:	e7e4      	b.n	80009aa <__gesf2+0x36>
 80009e0:	2000      	movs	r0, #0
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d0e5      	beq.n	80009b2 <__gesf2+0x3e>
 80009e6:	e7e0      	b.n	80009aa <__gesf2+0x36>
 80009e8:	42a2      	cmp	r2, r4
 80009ea:	dc05      	bgt.n	80009f8 <__gesf2+0x84>
 80009ec:	dbea      	blt.n	80009c4 <__gesf2+0x50>
 80009ee:	42ae      	cmp	r6, r5
 80009f0:	d802      	bhi.n	80009f8 <__gesf2+0x84>
 80009f2:	d3e7      	bcc.n	80009c4 <__gesf2+0x50>
 80009f4:	2000      	movs	r0, #0
 80009f6:	e7dc      	b.n	80009b2 <__gesf2+0x3e>
 80009f8:	4241      	negs	r1, r0
 80009fa:	4141      	adcs	r1, r0
 80009fc:	4248      	negs	r0, r1
 80009fe:	2102      	movs	r1, #2
 8000a00:	4008      	ands	r0, r1
 8000a02:	3801      	subs	r0, #1
 8000a04:	e7d5      	b.n	80009b2 <__gesf2+0x3e>
 8000a06:	2002      	movs	r0, #2
 8000a08:	4240      	negs	r0, r0
 8000a0a:	e7d2      	b.n	80009b2 <__gesf2+0x3e>

08000a0c <__lesf2>:
 8000a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a0e:	0042      	lsls	r2, r0, #1
 8000a10:	0246      	lsls	r6, r0, #9
 8000a12:	024d      	lsls	r5, r1, #9
 8000a14:	004c      	lsls	r4, r1, #1
 8000a16:	0fc3      	lsrs	r3, r0, #31
 8000a18:	0a76      	lsrs	r6, r6, #9
 8000a1a:	0e12      	lsrs	r2, r2, #24
 8000a1c:	0a6d      	lsrs	r5, r5, #9
 8000a1e:	0e24      	lsrs	r4, r4, #24
 8000a20:	0fc8      	lsrs	r0, r1, #31
 8000a22:	2aff      	cmp	r2, #255	; 0xff
 8000a24:	d00d      	beq.n	8000a42 <__lesf2+0x36>
 8000a26:	2cff      	cmp	r4, #255	; 0xff
 8000a28:	d00f      	beq.n	8000a4a <__lesf2+0x3e>
 8000a2a:	2a00      	cmp	r2, #0
 8000a2c:	d123      	bne.n	8000a76 <__lesf2+0x6a>
 8000a2e:	4271      	negs	r1, r6
 8000a30:	4171      	adcs	r1, r6
 8000a32:	2c00      	cmp	r4, #0
 8000a34:	d10f      	bne.n	8000a56 <__lesf2+0x4a>
 8000a36:	2d00      	cmp	r5, #0
 8000a38:	d10d      	bne.n	8000a56 <__lesf2+0x4a>
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	2e00      	cmp	r6, #0
 8000a3e:	d014      	beq.n	8000a6a <__lesf2+0x5e>
 8000a40:	e00d      	b.n	8000a5e <__lesf2+0x52>
 8000a42:	2e00      	cmp	r6, #0
 8000a44:	d110      	bne.n	8000a68 <__lesf2+0x5c>
 8000a46:	2cff      	cmp	r4, #255	; 0xff
 8000a48:	d115      	bne.n	8000a76 <__lesf2+0x6a>
 8000a4a:	2d00      	cmp	r5, #0
 8000a4c:	d10c      	bne.n	8000a68 <__lesf2+0x5c>
 8000a4e:	2a00      	cmp	r2, #0
 8000a50:	d103      	bne.n	8000a5a <__lesf2+0x4e>
 8000a52:	4271      	negs	r1, r6
 8000a54:	4171      	adcs	r1, r6
 8000a56:	2900      	cmp	r1, #0
 8000a58:	d108      	bne.n	8000a6c <__lesf2+0x60>
 8000a5a:	4283      	cmp	r3, r0
 8000a5c:	d010      	beq.n	8000a80 <__lesf2+0x74>
 8000a5e:	2102      	movs	r1, #2
 8000a60:	1e58      	subs	r0, r3, #1
 8000a62:	4008      	ands	r0, r1
 8000a64:	3801      	subs	r0, #1
 8000a66:	e000      	b.n	8000a6a <__lesf2+0x5e>
 8000a68:	2002      	movs	r0, #2
 8000a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a6c:	2800      	cmp	r0, #0
 8000a6e:	d1fc      	bne.n	8000a6a <__lesf2+0x5e>
 8000a70:	2001      	movs	r0, #1
 8000a72:	4240      	negs	r0, r0
 8000a74:	e7f9      	b.n	8000a6a <__lesf2+0x5e>
 8000a76:	2c00      	cmp	r4, #0
 8000a78:	d1ef      	bne.n	8000a5a <__lesf2+0x4e>
 8000a7a:	2d00      	cmp	r5, #0
 8000a7c:	d1ed      	bne.n	8000a5a <__lesf2+0x4e>
 8000a7e:	e7ee      	b.n	8000a5e <__lesf2+0x52>
 8000a80:	42a2      	cmp	r2, r4
 8000a82:	dc05      	bgt.n	8000a90 <__lesf2+0x84>
 8000a84:	dbf2      	blt.n	8000a6c <__lesf2+0x60>
 8000a86:	42ae      	cmp	r6, r5
 8000a88:	d802      	bhi.n	8000a90 <__lesf2+0x84>
 8000a8a:	d3ef      	bcc.n	8000a6c <__lesf2+0x60>
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	e7ec      	b.n	8000a6a <__lesf2+0x5e>
 8000a90:	4241      	negs	r1, r0
 8000a92:	4141      	adcs	r1, r0
 8000a94:	4248      	negs	r0, r1
 8000a96:	2102      	movs	r1, #2
 8000a98:	4008      	ands	r0, r1
 8000a9a:	3801      	subs	r0, #1
 8000a9c:	e7e5      	b.n	8000a6a <__lesf2+0x5e>
 8000a9e:	46c0      	nop			; (mov r8, r8)

08000aa0 <__aeabi_fsub>:
 8000aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aa2:	4646      	mov	r6, r8
 8000aa4:	46d6      	mov	lr, sl
 8000aa6:	464f      	mov	r7, r9
 8000aa8:	0243      	lsls	r3, r0, #9
 8000aaa:	0a5b      	lsrs	r3, r3, #9
 8000aac:	00da      	lsls	r2, r3, #3
 8000aae:	4694      	mov	ip, r2
 8000ab0:	024a      	lsls	r2, r1, #9
 8000ab2:	b5c0      	push	{r6, r7, lr}
 8000ab4:	0044      	lsls	r4, r0, #1
 8000ab6:	0a56      	lsrs	r6, r2, #9
 8000ab8:	1c05      	adds	r5, r0, #0
 8000aba:	46b0      	mov	r8, r6
 8000abc:	0e24      	lsrs	r4, r4, #24
 8000abe:	004e      	lsls	r6, r1, #1
 8000ac0:	0992      	lsrs	r2, r2, #6
 8000ac2:	001f      	movs	r7, r3
 8000ac4:	0020      	movs	r0, r4
 8000ac6:	4692      	mov	sl, r2
 8000ac8:	0fed      	lsrs	r5, r5, #31
 8000aca:	0e36      	lsrs	r6, r6, #24
 8000acc:	0fc9      	lsrs	r1, r1, #31
 8000ace:	2eff      	cmp	r6, #255	; 0xff
 8000ad0:	d100      	bne.n	8000ad4 <__aeabi_fsub+0x34>
 8000ad2:	e07f      	b.n	8000bd4 <__aeabi_fsub+0x134>
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	4051      	eors	r1, r2
 8000ad8:	428d      	cmp	r5, r1
 8000ada:	d051      	beq.n	8000b80 <__aeabi_fsub+0xe0>
 8000adc:	1ba2      	subs	r2, r4, r6
 8000ade:	4691      	mov	r9, r2
 8000ae0:	2a00      	cmp	r2, #0
 8000ae2:	dc00      	bgt.n	8000ae6 <__aeabi_fsub+0x46>
 8000ae4:	e07e      	b.n	8000be4 <__aeabi_fsub+0x144>
 8000ae6:	2e00      	cmp	r6, #0
 8000ae8:	d100      	bne.n	8000aec <__aeabi_fsub+0x4c>
 8000aea:	e099      	b.n	8000c20 <__aeabi_fsub+0x180>
 8000aec:	2cff      	cmp	r4, #255	; 0xff
 8000aee:	d100      	bne.n	8000af2 <__aeabi_fsub+0x52>
 8000af0:	e08c      	b.n	8000c0c <__aeabi_fsub+0x16c>
 8000af2:	2380      	movs	r3, #128	; 0x80
 8000af4:	4652      	mov	r2, sl
 8000af6:	04db      	lsls	r3, r3, #19
 8000af8:	431a      	orrs	r2, r3
 8000afa:	4692      	mov	sl, r2
 8000afc:	464a      	mov	r2, r9
 8000afe:	2301      	movs	r3, #1
 8000b00:	2a1b      	cmp	r2, #27
 8000b02:	dc08      	bgt.n	8000b16 <__aeabi_fsub+0x76>
 8000b04:	4653      	mov	r3, sl
 8000b06:	2120      	movs	r1, #32
 8000b08:	40d3      	lsrs	r3, r2
 8000b0a:	1a89      	subs	r1, r1, r2
 8000b0c:	4652      	mov	r2, sl
 8000b0e:	408a      	lsls	r2, r1
 8000b10:	1e51      	subs	r1, r2, #1
 8000b12:	418a      	sbcs	r2, r1
 8000b14:	4313      	orrs	r3, r2
 8000b16:	4662      	mov	r2, ip
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	015a      	lsls	r2, r3, #5
 8000b1c:	d400      	bmi.n	8000b20 <__aeabi_fsub+0x80>
 8000b1e:	e0f3      	b.n	8000d08 <__aeabi_fsub+0x268>
 8000b20:	019b      	lsls	r3, r3, #6
 8000b22:	099e      	lsrs	r6, r3, #6
 8000b24:	0030      	movs	r0, r6
 8000b26:	f000 fa25 	bl	8000f74 <__clzsi2>
 8000b2a:	3805      	subs	r0, #5
 8000b2c:	4086      	lsls	r6, r0
 8000b2e:	4284      	cmp	r4, r0
 8000b30:	dd00      	ble.n	8000b34 <__aeabi_fsub+0x94>
 8000b32:	e0f7      	b.n	8000d24 <__aeabi_fsub+0x284>
 8000b34:	0032      	movs	r2, r6
 8000b36:	1b04      	subs	r4, r0, r4
 8000b38:	2020      	movs	r0, #32
 8000b3a:	3401      	adds	r4, #1
 8000b3c:	40e2      	lsrs	r2, r4
 8000b3e:	1b04      	subs	r4, r0, r4
 8000b40:	40a6      	lsls	r6, r4
 8000b42:	0033      	movs	r3, r6
 8000b44:	1e5e      	subs	r6, r3, #1
 8000b46:	41b3      	sbcs	r3, r6
 8000b48:	2400      	movs	r4, #0
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	075a      	lsls	r2, r3, #29
 8000b4e:	d004      	beq.n	8000b5a <__aeabi_fsub+0xba>
 8000b50:	220f      	movs	r2, #15
 8000b52:	401a      	ands	r2, r3
 8000b54:	2a04      	cmp	r2, #4
 8000b56:	d000      	beq.n	8000b5a <__aeabi_fsub+0xba>
 8000b58:	3304      	adds	r3, #4
 8000b5a:	015a      	lsls	r2, r3, #5
 8000b5c:	d400      	bmi.n	8000b60 <__aeabi_fsub+0xc0>
 8000b5e:	e0d6      	b.n	8000d0e <__aeabi_fsub+0x26e>
 8000b60:	1c62      	adds	r2, r4, #1
 8000b62:	2cfe      	cmp	r4, #254	; 0xfe
 8000b64:	d100      	bne.n	8000b68 <__aeabi_fsub+0xc8>
 8000b66:	e0da      	b.n	8000d1e <__aeabi_fsub+0x27e>
 8000b68:	019b      	lsls	r3, r3, #6
 8000b6a:	0a5f      	lsrs	r7, r3, #9
 8000b6c:	b2d0      	uxtb	r0, r2
 8000b6e:	05c0      	lsls	r0, r0, #23
 8000b70:	4338      	orrs	r0, r7
 8000b72:	07ed      	lsls	r5, r5, #31
 8000b74:	4328      	orrs	r0, r5
 8000b76:	bce0      	pop	{r5, r6, r7}
 8000b78:	46ba      	mov	sl, r7
 8000b7a:	46b1      	mov	r9, r6
 8000b7c:	46a8      	mov	r8, r5
 8000b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b80:	1ba2      	subs	r2, r4, r6
 8000b82:	4691      	mov	r9, r2
 8000b84:	2a00      	cmp	r2, #0
 8000b86:	dd63      	ble.n	8000c50 <__aeabi_fsub+0x1b0>
 8000b88:	2e00      	cmp	r6, #0
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_fsub+0xee>
 8000b8c:	e099      	b.n	8000cc2 <__aeabi_fsub+0x222>
 8000b8e:	2cff      	cmp	r4, #255	; 0xff
 8000b90:	d03c      	beq.n	8000c0c <__aeabi_fsub+0x16c>
 8000b92:	2380      	movs	r3, #128	; 0x80
 8000b94:	4652      	mov	r2, sl
 8000b96:	04db      	lsls	r3, r3, #19
 8000b98:	431a      	orrs	r2, r3
 8000b9a:	4692      	mov	sl, r2
 8000b9c:	464a      	mov	r2, r9
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	2a1b      	cmp	r2, #27
 8000ba2:	dc08      	bgt.n	8000bb6 <__aeabi_fsub+0x116>
 8000ba4:	4653      	mov	r3, sl
 8000ba6:	2120      	movs	r1, #32
 8000ba8:	40d3      	lsrs	r3, r2
 8000baa:	1a89      	subs	r1, r1, r2
 8000bac:	4652      	mov	r2, sl
 8000bae:	408a      	lsls	r2, r1
 8000bb0:	1e51      	subs	r1, r2, #1
 8000bb2:	418a      	sbcs	r2, r1
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	4463      	add	r3, ip
 8000bb8:	015a      	lsls	r2, r3, #5
 8000bba:	d400      	bmi.n	8000bbe <__aeabi_fsub+0x11e>
 8000bbc:	e0a4      	b.n	8000d08 <__aeabi_fsub+0x268>
 8000bbe:	3401      	adds	r4, #1
 8000bc0:	2cff      	cmp	r4, #255	; 0xff
 8000bc2:	d100      	bne.n	8000bc6 <__aeabi_fsub+0x126>
 8000bc4:	e0ab      	b.n	8000d1e <__aeabi_fsub+0x27e>
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4997      	ldr	r1, [pc, #604]	; (8000e28 <__aeabi_fsub+0x388>)
 8000bca:	401a      	ands	r2, r3
 8000bcc:	085b      	lsrs	r3, r3, #1
 8000bce:	400b      	ands	r3, r1
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	e7bb      	b.n	8000b4c <__aeabi_fsub+0xac>
 8000bd4:	2a00      	cmp	r2, #0
 8000bd6:	d032      	beq.n	8000c3e <__aeabi_fsub+0x19e>
 8000bd8:	428d      	cmp	r5, r1
 8000bda:	d035      	beq.n	8000c48 <__aeabi_fsub+0x1a8>
 8000bdc:	22ff      	movs	r2, #255	; 0xff
 8000bde:	4252      	negs	r2, r2
 8000be0:	4691      	mov	r9, r2
 8000be2:	44a1      	add	r9, r4
 8000be4:	464a      	mov	r2, r9
 8000be6:	2a00      	cmp	r2, #0
 8000be8:	d051      	beq.n	8000c8e <__aeabi_fsub+0x1ee>
 8000bea:	1b30      	subs	r0, r6, r4
 8000bec:	2c00      	cmp	r4, #0
 8000bee:	d000      	beq.n	8000bf2 <__aeabi_fsub+0x152>
 8000bf0:	e09c      	b.n	8000d2c <__aeabi_fsub+0x28c>
 8000bf2:	4663      	mov	r3, ip
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d100      	bne.n	8000bfa <__aeabi_fsub+0x15a>
 8000bf8:	e0df      	b.n	8000dba <__aeabi_fsub+0x31a>
 8000bfa:	3801      	subs	r0, #1
 8000bfc:	2800      	cmp	r0, #0
 8000bfe:	d100      	bne.n	8000c02 <__aeabi_fsub+0x162>
 8000c00:	e0f7      	b.n	8000df2 <__aeabi_fsub+0x352>
 8000c02:	2eff      	cmp	r6, #255	; 0xff
 8000c04:	d000      	beq.n	8000c08 <__aeabi_fsub+0x168>
 8000c06:	e099      	b.n	8000d3c <__aeabi_fsub+0x29c>
 8000c08:	000d      	movs	r5, r1
 8000c0a:	4643      	mov	r3, r8
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d100      	bne.n	8000c12 <__aeabi_fsub+0x172>
 8000c10:	e085      	b.n	8000d1e <__aeabi_fsub+0x27e>
 8000c12:	2780      	movs	r7, #128	; 0x80
 8000c14:	03ff      	lsls	r7, r7, #15
 8000c16:	431f      	orrs	r7, r3
 8000c18:	027f      	lsls	r7, r7, #9
 8000c1a:	20ff      	movs	r0, #255	; 0xff
 8000c1c:	0a7f      	lsrs	r7, r7, #9
 8000c1e:	e7a6      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000c20:	4652      	mov	r2, sl
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d074      	beq.n	8000d10 <__aeabi_fsub+0x270>
 8000c26:	2201      	movs	r2, #1
 8000c28:	4252      	negs	r2, r2
 8000c2a:	4690      	mov	r8, r2
 8000c2c:	44c1      	add	r9, r8
 8000c2e:	464a      	mov	r2, r9
 8000c30:	2a00      	cmp	r2, #0
 8000c32:	d100      	bne.n	8000c36 <__aeabi_fsub+0x196>
 8000c34:	e0c8      	b.n	8000dc8 <__aeabi_fsub+0x328>
 8000c36:	2cff      	cmp	r4, #255	; 0xff
 8000c38:	d000      	beq.n	8000c3c <__aeabi_fsub+0x19c>
 8000c3a:	e75f      	b.n	8000afc <__aeabi_fsub+0x5c>
 8000c3c:	e7e6      	b.n	8000c0c <__aeabi_fsub+0x16c>
 8000c3e:	2201      	movs	r2, #1
 8000c40:	4051      	eors	r1, r2
 8000c42:	42a9      	cmp	r1, r5
 8000c44:	d000      	beq.n	8000c48 <__aeabi_fsub+0x1a8>
 8000c46:	e749      	b.n	8000adc <__aeabi_fsub+0x3c>
 8000c48:	22ff      	movs	r2, #255	; 0xff
 8000c4a:	4252      	negs	r2, r2
 8000c4c:	4691      	mov	r9, r2
 8000c4e:	44a1      	add	r9, r4
 8000c50:	464a      	mov	r2, r9
 8000c52:	2a00      	cmp	r2, #0
 8000c54:	d043      	beq.n	8000cde <__aeabi_fsub+0x23e>
 8000c56:	1b31      	subs	r1, r6, r4
 8000c58:	2c00      	cmp	r4, #0
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_fsub+0x1be>
 8000c5c:	e08c      	b.n	8000d78 <__aeabi_fsub+0x2d8>
 8000c5e:	2eff      	cmp	r6, #255	; 0xff
 8000c60:	d100      	bne.n	8000c64 <__aeabi_fsub+0x1c4>
 8000c62:	e092      	b.n	8000d8a <__aeabi_fsub+0x2ea>
 8000c64:	2380      	movs	r3, #128	; 0x80
 8000c66:	4662      	mov	r2, ip
 8000c68:	04db      	lsls	r3, r3, #19
 8000c6a:	431a      	orrs	r2, r3
 8000c6c:	4694      	mov	ip, r2
 8000c6e:	2301      	movs	r3, #1
 8000c70:	291b      	cmp	r1, #27
 8000c72:	dc09      	bgt.n	8000c88 <__aeabi_fsub+0x1e8>
 8000c74:	2020      	movs	r0, #32
 8000c76:	4663      	mov	r3, ip
 8000c78:	4662      	mov	r2, ip
 8000c7a:	40cb      	lsrs	r3, r1
 8000c7c:	1a41      	subs	r1, r0, r1
 8000c7e:	408a      	lsls	r2, r1
 8000c80:	0011      	movs	r1, r2
 8000c82:	1e48      	subs	r0, r1, #1
 8000c84:	4181      	sbcs	r1, r0
 8000c86:	430b      	orrs	r3, r1
 8000c88:	0034      	movs	r4, r6
 8000c8a:	4453      	add	r3, sl
 8000c8c:	e794      	b.n	8000bb8 <__aeabi_fsub+0x118>
 8000c8e:	22fe      	movs	r2, #254	; 0xfe
 8000c90:	1c66      	adds	r6, r4, #1
 8000c92:	4232      	tst	r2, r6
 8000c94:	d164      	bne.n	8000d60 <__aeabi_fsub+0x2c0>
 8000c96:	2c00      	cmp	r4, #0
 8000c98:	d000      	beq.n	8000c9c <__aeabi_fsub+0x1fc>
 8000c9a:	e082      	b.n	8000da2 <__aeabi_fsub+0x302>
 8000c9c:	4663      	mov	r3, ip
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d100      	bne.n	8000ca4 <__aeabi_fsub+0x204>
 8000ca2:	e0ab      	b.n	8000dfc <__aeabi_fsub+0x35c>
 8000ca4:	4653      	mov	r3, sl
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d100      	bne.n	8000cac <__aeabi_fsub+0x20c>
 8000caa:	e760      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000cac:	4663      	mov	r3, ip
 8000cae:	4652      	mov	r2, sl
 8000cb0:	1a9b      	subs	r3, r3, r2
 8000cb2:	015a      	lsls	r2, r3, #5
 8000cb4:	d400      	bmi.n	8000cb8 <__aeabi_fsub+0x218>
 8000cb6:	e0aa      	b.n	8000e0e <__aeabi_fsub+0x36e>
 8000cb8:	4663      	mov	r3, ip
 8000cba:	4652      	mov	r2, sl
 8000cbc:	000d      	movs	r5, r1
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	e744      	b.n	8000b4c <__aeabi_fsub+0xac>
 8000cc2:	4652      	mov	r2, sl
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	d023      	beq.n	8000d10 <__aeabi_fsub+0x270>
 8000cc8:	2201      	movs	r2, #1
 8000cca:	4252      	negs	r2, r2
 8000ccc:	4690      	mov	r8, r2
 8000cce:	44c1      	add	r9, r8
 8000cd0:	464a      	mov	r2, r9
 8000cd2:	2a00      	cmp	r2, #0
 8000cd4:	d075      	beq.n	8000dc2 <__aeabi_fsub+0x322>
 8000cd6:	2cff      	cmp	r4, #255	; 0xff
 8000cd8:	d000      	beq.n	8000cdc <__aeabi_fsub+0x23c>
 8000cda:	e75f      	b.n	8000b9c <__aeabi_fsub+0xfc>
 8000cdc:	e796      	b.n	8000c0c <__aeabi_fsub+0x16c>
 8000cde:	26fe      	movs	r6, #254	; 0xfe
 8000ce0:	3401      	adds	r4, #1
 8000ce2:	4226      	tst	r6, r4
 8000ce4:	d153      	bne.n	8000d8e <__aeabi_fsub+0x2ee>
 8000ce6:	2800      	cmp	r0, #0
 8000ce8:	d172      	bne.n	8000dd0 <__aeabi_fsub+0x330>
 8000cea:	4663      	mov	r3, ip
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d100      	bne.n	8000cf2 <__aeabi_fsub+0x252>
 8000cf0:	e093      	b.n	8000e1a <__aeabi_fsub+0x37a>
 8000cf2:	4653      	mov	r3, sl
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_fsub+0x25a>
 8000cf8:	e739      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000cfa:	4463      	add	r3, ip
 8000cfc:	2400      	movs	r4, #0
 8000cfe:	015a      	lsls	r2, r3, #5
 8000d00:	d502      	bpl.n	8000d08 <__aeabi_fsub+0x268>
 8000d02:	4a4a      	ldr	r2, [pc, #296]	; (8000e2c <__aeabi_fsub+0x38c>)
 8000d04:	3401      	adds	r4, #1
 8000d06:	4013      	ands	r3, r2
 8000d08:	075a      	lsls	r2, r3, #29
 8000d0a:	d000      	beq.n	8000d0e <__aeabi_fsub+0x26e>
 8000d0c:	e720      	b.n	8000b50 <__aeabi_fsub+0xb0>
 8000d0e:	08db      	lsrs	r3, r3, #3
 8000d10:	2cff      	cmp	r4, #255	; 0xff
 8000d12:	d100      	bne.n	8000d16 <__aeabi_fsub+0x276>
 8000d14:	e77a      	b.n	8000c0c <__aeabi_fsub+0x16c>
 8000d16:	025b      	lsls	r3, r3, #9
 8000d18:	0a5f      	lsrs	r7, r3, #9
 8000d1a:	b2e0      	uxtb	r0, r4
 8000d1c:	e727      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000d1e:	20ff      	movs	r0, #255	; 0xff
 8000d20:	2700      	movs	r7, #0
 8000d22:	e724      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000d24:	4b41      	ldr	r3, [pc, #260]	; (8000e2c <__aeabi_fsub+0x38c>)
 8000d26:	1a24      	subs	r4, r4, r0
 8000d28:	4033      	ands	r3, r6
 8000d2a:	e70f      	b.n	8000b4c <__aeabi_fsub+0xac>
 8000d2c:	2eff      	cmp	r6, #255	; 0xff
 8000d2e:	d100      	bne.n	8000d32 <__aeabi_fsub+0x292>
 8000d30:	e76a      	b.n	8000c08 <__aeabi_fsub+0x168>
 8000d32:	2380      	movs	r3, #128	; 0x80
 8000d34:	4662      	mov	r2, ip
 8000d36:	04db      	lsls	r3, r3, #19
 8000d38:	431a      	orrs	r2, r3
 8000d3a:	4694      	mov	ip, r2
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	281b      	cmp	r0, #27
 8000d40:	dc09      	bgt.n	8000d56 <__aeabi_fsub+0x2b6>
 8000d42:	2420      	movs	r4, #32
 8000d44:	4663      	mov	r3, ip
 8000d46:	4662      	mov	r2, ip
 8000d48:	40c3      	lsrs	r3, r0
 8000d4a:	1a20      	subs	r0, r4, r0
 8000d4c:	4082      	lsls	r2, r0
 8000d4e:	0010      	movs	r0, r2
 8000d50:	1e44      	subs	r4, r0, #1
 8000d52:	41a0      	sbcs	r0, r4
 8000d54:	4303      	orrs	r3, r0
 8000d56:	4652      	mov	r2, sl
 8000d58:	000d      	movs	r5, r1
 8000d5a:	0034      	movs	r4, r6
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	e6dc      	b.n	8000b1a <__aeabi_fsub+0x7a>
 8000d60:	4663      	mov	r3, ip
 8000d62:	4652      	mov	r2, sl
 8000d64:	1a9e      	subs	r6, r3, r2
 8000d66:	0173      	lsls	r3, r6, #5
 8000d68:	d417      	bmi.n	8000d9a <__aeabi_fsub+0x2fa>
 8000d6a:	2e00      	cmp	r6, #0
 8000d6c:	d000      	beq.n	8000d70 <__aeabi_fsub+0x2d0>
 8000d6e:	e6d9      	b.n	8000b24 <__aeabi_fsub+0x84>
 8000d70:	2500      	movs	r5, #0
 8000d72:	2000      	movs	r0, #0
 8000d74:	2700      	movs	r7, #0
 8000d76:	e6fa      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000d78:	4663      	mov	r3, ip
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d044      	beq.n	8000e08 <__aeabi_fsub+0x368>
 8000d7e:	3901      	subs	r1, #1
 8000d80:	2900      	cmp	r1, #0
 8000d82:	d04c      	beq.n	8000e1e <__aeabi_fsub+0x37e>
 8000d84:	2eff      	cmp	r6, #255	; 0xff
 8000d86:	d000      	beq.n	8000d8a <__aeabi_fsub+0x2ea>
 8000d88:	e771      	b.n	8000c6e <__aeabi_fsub+0x1ce>
 8000d8a:	4643      	mov	r3, r8
 8000d8c:	e73e      	b.n	8000c0c <__aeabi_fsub+0x16c>
 8000d8e:	2cff      	cmp	r4, #255	; 0xff
 8000d90:	d0c5      	beq.n	8000d1e <__aeabi_fsub+0x27e>
 8000d92:	4652      	mov	r2, sl
 8000d94:	4462      	add	r2, ip
 8000d96:	0853      	lsrs	r3, r2, #1
 8000d98:	e7b6      	b.n	8000d08 <__aeabi_fsub+0x268>
 8000d9a:	4663      	mov	r3, ip
 8000d9c:	000d      	movs	r5, r1
 8000d9e:	1ad6      	subs	r6, r2, r3
 8000da0:	e6c0      	b.n	8000b24 <__aeabi_fsub+0x84>
 8000da2:	4662      	mov	r2, ip
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	d116      	bne.n	8000dd6 <__aeabi_fsub+0x336>
 8000da8:	4653      	mov	r3, sl
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d000      	beq.n	8000db0 <__aeabi_fsub+0x310>
 8000dae:	e72b      	b.n	8000c08 <__aeabi_fsub+0x168>
 8000db0:	2780      	movs	r7, #128	; 0x80
 8000db2:	2500      	movs	r5, #0
 8000db4:	20ff      	movs	r0, #255	; 0xff
 8000db6:	03ff      	lsls	r7, r7, #15
 8000db8:	e6d9      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000dba:	000d      	movs	r5, r1
 8000dbc:	4643      	mov	r3, r8
 8000dbe:	0034      	movs	r4, r6
 8000dc0:	e7a6      	b.n	8000d10 <__aeabi_fsub+0x270>
 8000dc2:	4653      	mov	r3, sl
 8000dc4:	4463      	add	r3, ip
 8000dc6:	e6f7      	b.n	8000bb8 <__aeabi_fsub+0x118>
 8000dc8:	4663      	mov	r3, ip
 8000dca:	4652      	mov	r2, sl
 8000dcc:	1a9b      	subs	r3, r3, r2
 8000dce:	e6a4      	b.n	8000b1a <__aeabi_fsub+0x7a>
 8000dd0:	4662      	mov	r2, ip
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d0d9      	beq.n	8000d8a <__aeabi_fsub+0x2ea>
 8000dd6:	4652      	mov	r2, sl
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	d100      	bne.n	8000dde <__aeabi_fsub+0x33e>
 8000ddc:	e716      	b.n	8000c0c <__aeabi_fsub+0x16c>
 8000dde:	2280      	movs	r2, #128	; 0x80
 8000de0:	03d2      	lsls	r2, r2, #15
 8000de2:	4213      	tst	r3, r2
 8000de4:	d100      	bne.n	8000de8 <__aeabi_fsub+0x348>
 8000de6:	e711      	b.n	8000c0c <__aeabi_fsub+0x16c>
 8000de8:	4640      	mov	r0, r8
 8000dea:	4210      	tst	r0, r2
 8000dec:	d000      	beq.n	8000df0 <__aeabi_fsub+0x350>
 8000dee:	e70d      	b.n	8000c0c <__aeabi_fsub+0x16c>
 8000df0:	e70a      	b.n	8000c08 <__aeabi_fsub+0x168>
 8000df2:	4652      	mov	r2, sl
 8000df4:	000d      	movs	r5, r1
 8000df6:	0034      	movs	r4, r6
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	e68e      	b.n	8000b1a <__aeabi_fsub+0x7a>
 8000dfc:	4653      	mov	r3, sl
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d008      	beq.n	8000e14 <__aeabi_fsub+0x374>
 8000e02:	000d      	movs	r5, r1
 8000e04:	4647      	mov	r7, r8
 8000e06:	e6b2      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000e08:	4643      	mov	r3, r8
 8000e0a:	0034      	movs	r4, r6
 8000e0c:	e780      	b.n	8000d10 <__aeabi_fsub+0x270>
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d000      	beq.n	8000e14 <__aeabi_fsub+0x374>
 8000e12:	e779      	b.n	8000d08 <__aeabi_fsub+0x268>
 8000e14:	2500      	movs	r5, #0
 8000e16:	2700      	movs	r7, #0
 8000e18:	e6a9      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000e1a:	4647      	mov	r7, r8
 8000e1c:	e6a7      	b.n	8000b6e <__aeabi_fsub+0xce>
 8000e1e:	4653      	mov	r3, sl
 8000e20:	0034      	movs	r4, r6
 8000e22:	4463      	add	r3, ip
 8000e24:	e6c8      	b.n	8000bb8 <__aeabi_fsub+0x118>
 8000e26:	46c0      	nop			; (mov r8, r8)
 8000e28:	7dffffff 	.word	0x7dffffff
 8000e2c:	fbffffff 	.word	0xfbffffff

08000e30 <__aeabi_f2iz>:
 8000e30:	0241      	lsls	r1, r0, #9
 8000e32:	0042      	lsls	r2, r0, #1
 8000e34:	0fc3      	lsrs	r3, r0, #31
 8000e36:	0a49      	lsrs	r1, r1, #9
 8000e38:	2000      	movs	r0, #0
 8000e3a:	0e12      	lsrs	r2, r2, #24
 8000e3c:	2a7e      	cmp	r2, #126	; 0x7e
 8000e3e:	d903      	bls.n	8000e48 <__aeabi_f2iz+0x18>
 8000e40:	2a9d      	cmp	r2, #157	; 0x9d
 8000e42:	d902      	bls.n	8000e4a <__aeabi_f2iz+0x1a>
 8000e44:	4a09      	ldr	r2, [pc, #36]	; (8000e6c <__aeabi_f2iz+0x3c>)
 8000e46:	1898      	adds	r0, r3, r2
 8000e48:	4770      	bx	lr
 8000e4a:	2080      	movs	r0, #128	; 0x80
 8000e4c:	0400      	lsls	r0, r0, #16
 8000e4e:	4301      	orrs	r1, r0
 8000e50:	2a95      	cmp	r2, #149	; 0x95
 8000e52:	dc07      	bgt.n	8000e64 <__aeabi_f2iz+0x34>
 8000e54:	2096      	movs	r0, #150	; 0x96
 8000e56:	1a82      	subs	r2, r0, r2
 8000e58:	40d1      	lsrs	r1, r2
 8000e5a:	4248      	negs	r0, r1
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d1f3      	bne.n	8000e48 <__aeabi_f2iz+0x18>
 8000e60:	0008      	movs	r0, r1
 8000e62:	e7f1      	b.n	8000e48 <__aeabi_f2iz+0x18>
 8000e64:	3a96      	subs	r2, #150	; 0x96
 8000e66:	4091      	lsls	r1, r2
 8000e68:	e7f7      	b.n	8000e5a <__aeabi_f2iz+0x2a>
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	7fffffff 	.word	0x7fffffff

08000e70 <__aeabi_i2f>:
 8000e70:	b570      	push	{r4, r5, r6, lr}
 8000e72:	2800      	cmp	r0, #0
 8000e74:	d013      	beq.n	8000e9e <__aeabi_i2f+0x2e>
 8000e76:	17c3      	asrs	r3, r0, #31
 8000e78:	18c5      	adds	r5, r0, r3
 8000e7a:	405d      	eors	r5, r3
 8000e7c:	0fc4      	lsrs	r4, r0, #31
 8000e7e:	0028      	movs	r0, r5
 8000e80:	f000 f878 	bl	8000f74 <__clzsi2>
 8000e84:	239e      	movs	r3, #158	; 0x9e
 8000e86:	0001      	movs	r1, r0
 8000e88:	1a1b      	subs	r3, r3, r0
 8000e8a:	2b96      	cmp	r3, #150	; 0x96
 8000e8c:	dc0f      	bgt.n	8000eae <__aeabi_i2f+0x3e>
 8000e8e:	2808      	cmp	r0, #8
 8000e90:	dd01      	ble.n	8000e96 <__aeabi_i2f+0x26>
 8000e92:	3908      	subs	r1, #8
 8000e94:	408d      	lsls	r5, r1
 8000e96:	026d      	lsls	r5, r5, #9
 8000e98:	0a6d      	lsrs	r5, r5, #9
 8000e9a:	b2d8      	uxtb	r0, r3
 8000e9c:	e002      	b.n	8000ea4 <__aeabi_i2f+0x34>
 8000e9e:	2400      	movs	r4, #0
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	2500      	movs	r5, #0
 8000ea4:	05c0      	lsls	r0, r0, #23
 8000ea6:	4328      	orrs	r0, r5
 8000ea8:	07e4      	lsls	r4, r4, #31
 8000eaa:	4320      	orrs	r0, r4
 8000eac:	bd70      	pop	{r4, r5, r6, pc}
 8000eae:	2b99      	cmp	r3, #153	; 0x99
 8000eb0:	dd0b      	ble.n	8000eca <__aeabi_i2f+0x5a>
 8000eb2:	2205      	movs	r2, #5
 8000eb4:	002e      	movs	r6, r5
 8000eb6:	1a12      	subs	r2, r2, r0
 8000eb8:	40d6      	lsrs	r6, r2
 8000eba:	0002      	movs	r2, r0
 8000ebc:	321b      	adds	r2, #27
 8000ebe:	4095      	lsls	r5, r2
 8000ec0:	0028      	movs	r0, r5
 8000ec2:	1e45      	subs	r5, r0, #1
 8000ec4:	41a8      	sbcs	r0, r5
 8000ec6:	0035      	movs	r5, r6
 8000ec8:	4305      	orrs	r5, r0
 8000eca:	2905      	cmp	r1, #5
 8000ecc:	dd01      	ble.n	8000ed2 <__aeabi_i2f+0x62>
 8000ece:	1f4a      	subs	r2, r1, #5
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	002a      	movs	r2, r5
 8000ed4:	4e08      	ldr	r6, [pc, #32]	; (8000ef8 <__aeabi_i2f+0x88>)
 8000ed6:	4032      	ands	r2, r6
 8000ed8:	0768      	lsls	r0, r5, #29
 8000eda:	d009      	beq.n	8000ef0 <__aeabi_i2f+0x80>
 8000edc:	200f      	movs	r0, #15
 8000ede:	4028      	ands	r0, r5
 8000ee0:	2804      	cmp	r0, #4
 8000ee2:	d005      	beq.n	8000ef0 <__aeabi_i2f+0x80>
 8000ee4:	3204      	adds	r2, #4
 8000ee6:	0150      	lsls	r0, r2, #5
 8000ee8:	d502      	bpl.n	8000ef0 <__aeabi_i2f+0x80>
 8000eea:	239f      	movs	r3, #159	; 0x9f
 8000eec:	4032      	ands	r2, r6
 8000eee:	1a5b      	subs	r3, r3, r1
 8000ef0:	0192      	lsls	r2, r2, #6
 8000ef2:	0a55      	lsrs	r5, r2, #9
 8000ef4:	b2d8      	uxtb	r0, r3
 8000ef6:	e7d5      	b.n	8000ea4 <__aeabi_i2f+0x34>
 8000ef8:	fbffffff 	.word	0xfbffffff

08000efc <__aeabi_ui2f>:
 8000efc:	b570      	push	{r4, r5, r6, lr}
 8000efe:	1e05      	subs	r5, r0, #0
 8000f00:	d00e      	beq.n	8000f20 <__aeabi_ui2f+0x24>
 8000f02:	f000 f837 	bl	8000f74 <__clzsi2>
 8000f06:	239e      	movs	r3, #158	; 0x9e
 8000f08:	0004      	movs	r4, r0
 8000f0a:	1a1b      	subs	r3, r3, r0
 8000f0c:	2b96      	cmp	r3, #150	; 0x96
 8000f0e:	dc0c      	bgt.n	8000f2a <__aeabi_ui2f+0x2e>
 8000f10:	2808      	cmp	r0, #8
 8000f12:	dd01      	ble.n	8000f18 <__aeabi_ui2f+0x1c>
 8000f14:	3c08      	subs	r4, #8
 8000f16:	40a5      	lsls	r5, r4
 8000f18:	026d      	lsls	r5, r5, #9
 8000f1a:	0a6d      	lsrs	r5, r5, #9
 8000f1c:	b2d8      	uxtb	r0, r3
 8000f1e:	e001      	b.n	8000f24 <__aeabi_ui2f+0x28>
 8000f20:	2000      	movs	r0, #0
 8000f22:	2500      	movs	r5, #0
 8000f24:	05c0      	lsls	r0, r0, #23
 8000f26:	4328      	orrs	r0, r5
 8000f28:	bd70      	pop	{r4, r5, r6, pc}
 8000f2a:	2b99      	cmp	r3, #153	; 0x99
 8000f2c:	dd09      	ble.n	8000f42 <__aeabi_ui2f+0x46>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	0029      	movs	r1, r5
 8000f32:	321b      	adds	r2, #27
 8000f34:	4091      	lsls	r1, r2
 8000f36:	1e4a      	subs	r2, r1, #1
 8000f38:	4191      	sbcs	r1, r2
 8000f3a:	2205      	movs	r2, #5
 8000f3c:	1a12      	subs	r2, r2, r0
 8000f3e:	40d5      	lsrs	r5, r2
 8000f40:	430d      	orrs	r5, r1
 8000f42:	2c05      	cmp	r4, #5
 8000f44:	dd01      	ble.n	8000f4a <__aeabi_ui2f+0x4e>
 8000f46:	1f62      	subs	r2, r4, #5
 8000f48:	4095      	lsls	r5, r2
 8000f4a:	0029      	movs	r1, r5
 8000f4c:	4e08      	ldr	r6, [pc, #32]	; (8000f70 <__aeabi_ui2f+0x74>)
 8000f4e:	4031      	ands	r1, r6
 8000f50:	076a      	lsls	r2, r5, #29
 8000f52:	d009      	beq.n	8000f68 <__aeabi_ui2f+0x6c>
 8000f54:	200f      	movs	r0, #15
 8000f56:	4028      	ands	r0, r5
 8000f58:	2804      	cmp	r0, #4
 8000f5a:	d005      	beq.n	8000f68 <__aeabi_ui2f+0x6c>
 8000f5c:	3104      	adds	r1, #4
 8000f5e:	014a      	lsls	r2, r1, #5
 8000f60:	d502      	bpl.n	8000f68 <__aeabi_ui2f+0x6c>
 8000f62:	239f      	movs	r3, #159	; 0x9f
 8000f64:	4031      	ands	r1, r6
 8000f66:	1b1b      	subs	r3, r3, r4
 8000f68:	0189      	lsls	r1, r1, #6
 8000f6a:	0a4d      	lsrs	r5, r1, #9
 8000f6c:	b2d8      	uxtb	r0, r3
 8000f6e:	e7d9      	b.n	8000f24 <__aeabi_ui2f+0x28>
 8000f70:	fbffffff 	.word	0xfbffffff

08000f74 <__clzsi2>:
 8000f74:	211c      	movs	r1, #28
 8000f76:	2301      	movs	r3, #1
 8000f78:	041b      	lsls	r3, r3, #16
 8000f7a:	4298      	cmp	r0, r3
 8000f7c:	d301      	bcc.n	8000f82 <__clzsi2+0xe>
 8000f7e:	0c00      	lsrs	r0, r0, #16
 8000f80:	3910      	subs	r1, #16
 8000f82:	0a1b      	lsrs	r3, r3, #8
 8000f84:	4298      	cmp	r0, r3
 8000f86:	d301      	bcc.n	8000f8c <__clzsi2+0x18>
 8000f88:	0a00      	lsrs	r0, r0, #8
 8000f8a:	3908      	subs	r1, #8
 8000f8c:	091b      	lsrs	r3, r3, #4
 8000f8e:	4298      	cmp	r0, r3
 8000f90:	d301      	bcc.n	8000f96 <__clzsi2+0x22>
 8000f92:	0900      	lsrs	r0, r0, #4
 8000f94:	3904      	subs	r1, #4
 8000f96:	a202      	add	r2, pc, #8	; (adr r2, 8000fa0 <__clzsi2+0x2c>)
 8000f98:	5c10      	ldrb	r0, [r2, r0]
 8000f9a:	1840      	adds	r0, r0, r1
 8000f9c:	4770      	bx	lr
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	02020304 	.word	0x02020304
 8000fa4:	01010101 	.word	0x01010101
	...

08000fb0 <__clzdi2>:
 8000fb0:	b510      	push	{r4, lr}
 8000fb2:	2900      	cmp	r1, #0
 8000fb4:	d103      	bne.n	8000fbe <__clzdi2+0xe>
 8000fb6:	f7ff ffdd 	bl	8000f74 <__clzsi2>
 8000fba:	3020      	adds	r0, #32
 8000fbc:	e002      	b.n	8000fc4 <__clzdi2+0x14>
 8000fbe:	1c08      	adds	r0, r1, #0
 8000fc0:	f7ff ffd8 	bl	8000f74 <__clzsi2>
 8000fc4:	bd10      	pop	{r4, pc}
 8000fc6:	46c0      	nop			; (mov r8, r8)

08000fc8 <init_MPU6050>:
#include "MPU6050.h"
#include "math.h"

I2C_HandleTypeDef hi2c1;

void init_MPU6050(void) {
 8000fc8:	b530      	push	{r4, r5, lr}
 8000fca:	b085      	sub	sp, #20
	uint8_t temp = 0;
 8000fcc:	466a      	mov	r2, sp
 8000fce:	2300      	movs	r3, #0
	uint8_t dt[2];
	dt[0] = MPU6050_RA_WHO_AM_I;
	HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS_AD0_LOW << 1, dt, 1, 10);
 8000fd0:	4c17      	ldr	r4, [pc, #92]	; (8001030 <init_MPU6050+0x68>)
	uint8_t temp = 0;
 8000fd2:	72d3      	strb	r3, [r2, #11]
	dt[0] = MPU6050_RA_WHO_AM_I;
 8000fd4:	3375      	adds	r3, #117	; 0x75
 8000fd6:	7313      	strb	r3, [r2, #12]
	HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS_AD0_LOW << 1, dt, 1, 10);
 8000fd8:	3b6b      	subs	r3, #107	; 0x6b
 8000fda:	21d0      	movs	r1, #208	; 0xd0
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	aa03      	add	r2, sp, #12
 8000fe0:	3b09      	subs	r3, #9
 8000fe2:	0020      	movs	r0, r4
	HAL_I2C_Master_Receive(&hi2c1, MPU6050_ADDRESS_AD0_LOW << 1, &temp, 1,
 8000fe4:	25fa      	movs	r5, #250	; 0xfa
	HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS_AD0_LOW << 1, dt, 1, 10);
 8000fe6:	f002 fca1 	bl	800392c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, MPU6050_ADDRESS_AD0_LOW << 1, &temp, 1,
 8000fea:	220b      	movs	r2, #11
 8000fec:	00ad      	lsls	r5, r5, #2
 8000fee:	2301      	movs	r3, #1
 8000ff0:	21d0      	movs	r1, #208	; 0xd0
 8000ff2:	0020      	movs	r0, r4
 8000ff4:	9500      	str	r5, [sp, #0]
 8000ff6:	446a      	add	r2, sp
 8000ff8:	f002 fd2a 	bl	8003a50 <HAL_I2C_Master_Receive>
			1000);
	if (temp != 0x68)
 8000ffc:	466b      	mov	r3, sp
 8000ffe:	7adb      	ldrb	r3, [r3, #11]
 8001000:	2b68      	cmp	r3, #104	; 0x68
 8001002:	d113      	bne.n	800102c <init_MPU6050+0x64>
		return;

	dt[0] = MPU6050_RA_PWR_MGMT_1;
 8001004:	466a      	mov	r2, sp
 8001006:	3303      	adds	r3, #3
 8001008:	8193      	strh	r3, [r2, #12]
	dt[1] = 0x00;
	HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS_AD0_LOW << 1, dt, 2, 1000);
 800100a:	21d0      	movs	r1, #208	; 0xd0
 800100c:	3b69      	subs	r3, #105	; 0x69
 800100e:	aa03      	add	r2, sp, #12
 8001010:	0020      	movs	r0, r4
 8001012:	9500      	str	r5, [sp, #0]
 8001014:	f002 fc8a 	bl	800392c <HAL_I2C_Master_Transmit>

	dt[0] = MPU6050_RA_SMPLRT_DIV;
 8001018:	466a      	mov	r2, sp
 800101a:	4b06      	ldr	r3, [pc, #24]	; (8001034 <init_MPU6050+0x6c>)
	dt[1] = 7;
	HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS_AD0_LOW << 1, dt, 2, 1000);
 800101c:	21d0      	movs	r1, #208	; 0xd0
	dt[0] = MPU6050_RA_SMPLRT_DIV;
 800101e:	8193      	strh	r3, [r2, #12]
	HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS_AD0_LOW << 1, dt, 2, 1000);
 8001020:	0020      	movs	r0, r4
 8001022:	2302      	movs	r3, #2
 8001024:	9500      	str	r5, [sp, #0]
 8001026:	aa03      	add	r2, sp, #12
 8001028:	f002 fc80 	bl	800392c <HAL_I2C_Master_Transmit>
}
 800102c:	b005      	add	sp, #20
 800102e:	bd30      	pop	{r4, r5, pc}
 8001030:	20000b40 	.word	0x20000b40
 8001034:	00000719 	.word	0x00000719

08001038 <set_sensitivity>:

void set_sensitivity(I2C_HandleTypeDef *hi2c, mpu6050 *__my_mpu6050,
		int gyro_range_you_want, int accel_range_you_want) {
 8001038:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800103a:	0016      	movs	r6, r2
 800103c:	001d      	movs	r5, r3

	uint8_t slave_address = 0x69 << 1;
	uint8_t data_to_write[3];

	data_to_write[0] = 0x1B;
 800103e:	231b      	movs	r3, #27
 8001040:	aa03      	add	r2, sp, #12
 8001042:	7013      	strb	r3, [r2, #0]
	data_to_write[1] = gyro_range_you_want << 3;
 8001044:	00f3      	lsls	r3, r6, #3
 8001046:	7053      	strb	r3, [r2, #1]
	data_to_write[2] = accel_range_you_want << 3;
 8001048:	00eb      	lsls	r3, r5, #3
 800104a:	7093      	strb	r3, [r2, #2]

	HAL_I2C_Master_Transmit(hi2c, slave_address, data_to_write, 3, 1000);
 800104c:	23fa      	movs	r3, #250	; 0xfa
 800104e:	009b      	lsls	r3, r3, #2
		int gyro_range_you_want, int accel_range_you_want) {
 8001050:	000c      	movs	r4, r1
	HAL_I2C_Master_Transmit(hi2c, slave_address, data_to_write, 3, 1000);
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	21d2      	movs	r1, #210	; 0xd2
 8001056:	2303      	movs	r3, #3
 8001058:	f002 fc68 	bl	800392c <HAL_I2C_Master_Transmit>

	switch (gyro_range_you_want) {
 800105c:	2e03      	cmp	r6, #3
 800105e:	d806      	bhi.n	800106e <set_sensitivity+0x36>
 8001060:	0030      	movs	r0, r6
 8001062:	f7ff f863 	bl	800012c <__gnu_thumb1_case_uqi>
 8001066:	0b02      	.short	0x0b02
 8001068:	0f0d      	.short	0x0f0d
	case 0:
		__my_mpu6050->gyro_change_unit_factor = 131;
 800106a:	4b0c      	ldr	r3, [pc, #48]	; (800109c <set_sensitivity+0x64>)
	case 2:
		__my_mpu6050->gyro_change_unit_factor = 32.8;
		break;

	case 3:
		__my_mpu6050->gyro_change_unit_factor = 16.4;
 800106c:	6023      	str	r3, [r4, #0]

	default:
		break;
	}

	switch (accel_range_you_want) {
 800106e:	2d03      	cmp	r5, #3
 8001070:	d80d      	bhi.n	800108e <set_sensitivity+0x56>
 8001072:	0028      	movs	r0, r5
 8001074:	f7ff f85a 	bl	800012c <__gnu_thumb1_case_uqi>
 8001078:	100e0c08 	.word	0x100e0c08
		__my_mpu6050->gyro_change_unit_factor = 65.5;
 800107c:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <set_sensitivity+0x68>)
 800107e:	e7f5      	b.n	800106c <set_sensitivity+0x34>
		__my_mpu6050->gyro_change_unit_factor = 32.8;
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <set_sensitivity+0x6c>)
 8001082:	e7f3      	b.n	800106c <set_sensitivity+0x34>
		__my_mpu6050->gyro_change_unit_factor = 16.4;
 8001084:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <set_sensitivity+0x70>)
 8001086:	e7f1      	b.n	800106c <set_sensitivity+0x34>
	case 0:
		__my_mpu6050->accel_change_unit_factor = 16384;
 8001088:	238d      	movs	r3, #141	; 0x8d
	case 2:
		__my_mpu6050->accel_change_unit_factor = 4096;
		break;

	case 3:
		__my_mpu6050->accel_change_unit_factor = 2048;
 800108a:	05db      	lsls	r3, r3, #23
 800108c:	6063      	str	r3, [r4, #4]

	default:
		break;
	}

}
 800108e:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
		__my_mpu6050->accel_change_unit_factor = 8192;
 8001090:	238c      	movs	r3, #140	; 0x8c
 8001092:	e7fa      	b.n	800108a <set_sensitivity+0x52>
		__my_mpu6050->accel_change_unit_factor = 4096;
 8001094:	238b      	movs	r3, #139	; 0x8b
 8001096:	e7f8      	b.n	800108a <set_sensitivity+0x52>
		__my_mpu6050->accel_change_unit_factor = 2048;
 8001098:	238a      	movs	r3, #138	; 0x8a
 800109a:	e7f6      	b.n	800108a <set_sensitivity+0x52>
 800109c:	43030000 	.word	0x43030000
 80010a0:	42830000 	.word	0x42830000
 80010a4:	42033333 	.word	0x42033333
 80010a8:	41833333 	.word	0x41833333

080010ac <read_accel>:
		break;
	}
}

void read_accel(I2C_HandleTypeDef *hi2c, mpu6050 *__my_mpu6050,
		int unit_you_want) {
 80010ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ae:	b089      	sub	sp, #36	; 0x24
 80010b0:	9203      	str	r2, [sp, #12]
	uint8_t slave_address = MPU6050_ADDRESS_AD0_LOW << 1;
	uint8_t register_to_access = MPU6050_RA_ACCEL_XOUT_H;
 80010b2:	220f      	movs	r2, #15
 80010b4:	ab02      	add	r3, sp, #8
	uint8_t data_to_read[6];

	HAL_I2C_Master_Transmit(hi2c, slave_address, &register_to_access, 1, 1000);
 80010b6:	27fa      	movs	r7, #250	; 0xfa
	uint8_t register_to_access = MPU6050_RA_ACCEL_XOUT_H;
 80010b8:	18d2      	adds	r2, r2, r3
 80010ba:	233b      	movs	r3, #59	; 0x3b
		int unit_you_want) {
 80010bc:	0006      	movs	r6, r0
	HAL_I2C_Master_Transmit(hi2c, slave_address, &register_to_access, 1, 1000);
 80010be:	00bf      	lsls	r7, r7, #2
	uint8_t register_to_access = MPU6050_RA_ACCEL_XOUT_H;
 80010c0:	7013      	strb	r3, [r2, #0]
		int unit_you_want) {
 80010c2:	000d      	movs	r5, r1
	HAL_I2C_Master_Transmit(hi2c, slave_address, &register_to_access, 1, 1000);
 80010c4:	3b3a      	subs	r3, #58	; 0x3a
 80010c6:	21d0      	movs	r1, #208	; 0xd0
 80010c8:	9700      	str	r7, [sp, #0]

	HAL_I2C_Master_Receive(hi2c, slave_address, data_to_read, 6, 1000);
 80010ca:	ac06      	add	r4, sp, #24
	HAL_I2C_Master_Transmit(hi2c, slave_address, &register_to_access, 1, 1000);
 80010cc:	f002 fc2e 	bl	800392c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, slave_address, data_to_read, 6, 1000);
 80010d0:	2306      	movs	r3, #6
 80010d2:	0022      	movs	r2, r4
 80010d4:	21d0      	movs	r1, #208	; 0xd0
 80010d6:	0030      	movs	r0, r6
 80010d8:	9700      	str	r7, [sp, #0]
 80010da:	f002 fcb9 	bl	8003a50 <HAL_I2C_Master_Receive>

	switch (unit_you_want) {
 80010de:	9b03      	ldr	r3, [sp, #12]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d003      	beq.n	80010ec <read_accel+0x40>
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d011      	beq.n	800110c <read_accel+0x60>
		break;

	default:
		break;
	}
}
 80010e8:	b009      	add	sp, #36	; 0x24
 80010ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
		__my_mpu6050->ac_x = data_to_read[0] << 8 | data_to_read[1];
 80010ec:	7822      	ldrb	r2, [r4, #0]
 80010ee:	7863      	ldrb	r3, [r4, #1]
 80010f0:	0212      	lsls	r2, r2, #8
 80010f2:	4313      	orrs	r3, r2
		__my_mpu6050->ac_y = data_to_read[2] << 8 | data_to_read[3];
 80010f4:	78a2      	ldrb	r2, [r4, #2]
		__my_mpu6050->ac_x = data_to_read[0] << 8 | data_to_read[1];
 80010f6:	81eb      	strh	r3, [r5, #14]
		__my_mpu6050->ac_y = data_to_read[2] << 8 | data_to_read[3];
 80010f8:	78e3      	ldrb	r3, [r4, #3]
 80010fa:	0212      	lsls	r2, r2, #8
 80010fc:	4313      	orrs	r3, r2
		__my_mpu6050->ac_z = data_to_read[4] << 8 | data_to_read[5];
 80010fe:	7922      	ldrb	r2, [r4, #4]
		__my_mpu6050->ac_y = data_to_read[2] << 8 | data_to_read[3];
 8001100:	822b      	strh	r3, [r5, #16]
		__my_mpu6050->ac_z = data_to_read[4] << 8 | data_to_read[5];
 8001102:	7963      	ldrb	r3, [r4, #5]
 8001104:	0212      	lsls	r2, r2, #8
 8001106:	4313      	orrs	r3, r2
 8001108:	826b      	strh	r3, [r5, #18]
		break;
 800110a:	e7ed      	b.n	80010e8 <read_accel+0x3c>
				(int16_t) (data_to_read[0] << 8 | data_to_read[1])
 800110c:	7823      	ldrb	r3, [r4, #0]
 800110e:	7860      	ldrb	r0, [r4, #1]
 8001110:	021b      	lsls	r3, r3, #8
 8001112:	4318      	orrs	r0, r3
						/ __my_mpu6050->accel_change_unit_factor;
 8001114:	686e      	ldr	r6, [r5, #4]
 8001116:	b200      	sxth	r0, r0
 8001118:	f7ff feaa 	bl	8000e70 <__aeabi_i2f>
 800111c:	1c31      	adds	r1, r6, #0
 800111e:	f7ff faf5 	bl	800070c <__aeabi_fdiv>
				(int16_t) (data_to_read[2] << 8 | data_to_read[3])
 8001122:	78a3      	ldrb	r3, [r4, #2]
		__my_mpu6050->ac_x_g =
 8001124:	6228      	str	r0, [r5, #32]
				(int16_t) (data_to_read[2] << 8 | data_to_read[3])
 8001126:	78e0      	ldrb	r0, [r4, #3]
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	4318      	orrs	r0, r3
						/ __my_mpu6050->accel_change_unit_factor;
 800112c:	b200      	sxth	r0, r0
 800112e:	f7ff fe9f 	bl	8000e70 <__aeabi_i2f>
 8001132:	1c31      	adds	r1, r6, #0
 8001134:	f7ff faea 	bl	800070c <__aeabi_fdiv>
				(int16_t) (data_to_read[4] << 8 | data_to_read[5])
 8001138:	7923      	ldrb	r3, [r4, #4]
		__my_mpu6050->ac_y_g =
 800113a:	6268      	str	r0, [r5, #36]	; 0x24
				(int16_t) (data_to_read[4] << 8 | data_to_read[5])
 800113c:	7960      	ldrb	r0, [r4, #5]
 800113e:	021b      	lsls	r3, r3, #8
 8001140:	4318      	orrs	r0, r3
						/ __my_mpu6050->accel_change_unit_factor;
 8001142:	b200      	sxth	r0, r0
 8001144:	f7ff fe94 	bl	8000e70 <__aeabi_i2f>
 8001148:	1c31      	adds	r1, r6, #0
 800114a:	f7ff fadf 	bl	800070c <__aeabi_fdiv>
		__my_mpu6050->ac_z_g =
 800114e:	62a8      	str	r0, [r5, #40]	; 0x28
}
 8001150:	e7ca      	b.n	80010e8 <read_accel+0x3c>
	...

08001154 <get_angle>:

uint8_t get_angle(mpu6050 *Mpu6050) {
 8001154:	b570      	push	{r4, r5, r6, lr}
 8001156:	0004      	movs	r4, r0
	static uint8_t angle = 0;
	read_accel(&hi2c1, Mpu6050, 0);
 8001158:	0001      	movs	r1, r0
 800115a:	2200      	movs	r2, #0
 800115c:	4810      	ldr	r0, [pc, #64]	; (80011a0 <get_angle+0x4c>)
 800115e:	f7ff ffa5 	bl	80010ac <read_accel>
	if (Mpu6050->ac_z < 1000) {
 8001162:	22fa      	movs	r2, #250	; 0xfa
 8001164:	2312      	movs	r3, #18
 8001166:	5ee1      	ldrsh	r1, [r4, r3]
 8001168:	0092      	lsls	r2, r2, #2
 800116a:	4b0e      	ldr	r3, [pc, #56]	; (80011a4 <get_angle+0x50>)
 800116c:	4291      	cmp	r1, r2
 800116e:	da06      	bge.n	800117e <get_angle+0x2a>
		if (Mpu6050->ac_x < -14000)
 8001170:	220e      	movs	r2, #14
 8001172:	5ea5      	ldrsh	r5, [r4, r2]
 8001174:	4a0c      	ldr	r2, [pc, #48]	; (80011a8 <get_angle+0x54>)
 8001176:	4295      	cmp	r5, r2
 8001178:	da03      	bge.n	8001182 <get_angle+0x2e>
			angle = 0;
 800117a:	2200      	movs	r2, #0
		else if (Mpu6050->ac_y > 14000)
			angle = 1;
		else if (Mpu6050->ac_x > 14000)
			angle = 2;
		else if (Mpu6050->ac_y < -14000)
			angle = 3;
 800117c:	701a      	strb	r2, [r3, #0]
	}
	return angle;
 800117e:	7818      	ldrb	r0, [r3, #0]
}
 8001180:	bd70      	pop	{r4, r5, r6, pc}
		else if (Mpu6050->ac_y > 14000)
 8001182:	2010      	movs	r0, #16
 8001184:	5e21      	ldrsh	r1, [r4, r0]
 8001186:	4809      	ldr	r0, [pc, #36]	; (80011ac <get_angle+0x58>)
 8001188:	4281      	cmp	r1, r0
 800118a:	dd01      	ble.n	8001190 <get_angle+0x3c>
			angle = 1;
 800118c:	2201      	movs	r2, #1
 800118e:	e7f5      	b.n	800117c <get_angle+0x28>
		else if (Mpu6050->ac_x > 14000)
 8001190:	4285      	cmp	r5, r0
 8001192:	dd01      	ble.n	8001198 <get_angle+0x44>
			angle = 2;
 8001194:	2202      	movs	r2, #2
 8001196:	e7f1      	b.n	800117c <get_angle+0x28>
		else if (Mpu6050->ac_y < -14000)
 8001198:	4291      	cmp	r1, r2
 800119a:	daf0      	bge.n	800117e <get_angle+0x2a>
			angle = 3;
 800119c:	2203      	movs	r2, #3
 800119e:	e7ed      	b.n	800117c <get_angle+0x28>
 80011a0:	20000b40 	.word	0x20000b40
 80011a4:	200000b4 	.word	0x200000b4
 80011a8:	ffffc950 	.word	0xffffc950
 80011ac:	000036b0 	.word	0x000036b0

080011b0 <setSensitivity>:
	dt[0] = MULTIPLE_TOUCH_CONFIG;
	dt[1] = 0x83;
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
}

void setSensitivity(uint8_t sensitivity) {
 80011b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	//  
	uint8_t dt[2];
	dt[0] = SENSITIVITY_CONTROL; // 
 80011b2:	231f      	movs	r3, #31
 80011b4:	466a      	mov	r2, sp
 80011b6:	7313      	strb	r3, [r2, #12]
	dt[1] = (sensitivity << 4) | 0x07; // 0111  1,  4      x
 80011b8:	0103      	lsls	r3, r0, #4
 80011ba:	2007      	movs	r0, #7
 80011bc:	4318      	orrs	r0, r3
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 80011be:	230a      	movs	r3, #10
	dt[1] = (sensitivity << 4) | 0x07; // 0111  1,  4      x
 80011c0:	7350      	strb	r0, [r2, #13]
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 80011c2:	2150      	movs	r1, #80	; 0x50
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	aa03      	add	r2, sp, #12
 80011c8:	3b08      	subs	r3, #8
 80011ca:	4802      	ldr	r0, [pc, #8]	; (80011d4 <setSensitivity+0x24>)
 80011cc:	f002 fbae 	bl	800392c <HAL_I2C_Master_Transmit>
}
 80011d0:	b005      	add	sp, #20
 80011d2:	bd00      	pop	{pc}
 80011d4:	20000b40 	.word	0x20000b40

080011d8 <cap1203_init>:
void cap1203_init(uint8_t sensitivity) {
 80011d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 80011da:	260a      	movs	r6, #10
	setSensitivity(sensitivity);
 80011dc:	f7ff ffe8 	bl	80011b0 <setSensitivity>
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 80011e0:	4d13      	ldr	r5, [pc, #76]	; (8001230 <cap1203_init+0x58>)
	dt[0] = INTERRUPT_ENABLE; //  
 80011e2:	4b14      	ldr	r3, [pc, #80]	; (8001234 <cap1203_init+0x5c>)
 80011e4:	ac03      	add	r4, sp, #12
 80011e6:	8023      	strh	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 80011e8:	0022      	movs	r2, r4
 80011ea:	0028      	movs	r0, r5
 80011ec:	9600      	str	r6, [sp, #0]
 80011ee:	2302      	movs	r3, #2
 80011f0:	2150      	movs	r1, #80	; 0x50
 80011f2:	f002 fb9b 	bl	800392c <HAL_I2C_Master_Transmit>
	dt[0] = MAIN_CONTROL;
 80011f6:	2300      	movs	r3, #0
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 80011f8:	0022      	movs	r2, r4
	dt[0] = MAIN_CONTROL;
 80011fa:	8023      	strh	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 80011fc:	0028      	movs	r0, r5
 80011fe:	9600      	str	r6, [sp, #0]
 8001200:	2150      	movs	r1, #80	; 0x50
 8001202:	3302      	adds	r3, #2
 8001204:	f002 fb92 	bl	800392c <HAL_I2C_Master_Transmit>
	dt[0] = REPEAT_RATE_ENABLE;
 8001208:	2328      	movs	r3, #40	; 0x28
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 800120a:	0022      	movs	r2, r4
	dt[0] = REPEAT_RATE_ENABLE;
 800120c:	8023      	strh	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 800120e:	0028      	movs	r0, r5
 8001210:	9600      	str	r6, [sp, #0]
 8001212:	2150      	movs	r1, #80	; 0x50
 8001214:	3b26      	subs	r3, #38	; 0x26
 8001216:	f002 fb89 	bl	800392c <HAL_I2C_Master_Transmit>
	dt[0] = MULTIPLE_TOUCH_CONFIG;
 800121a:	4b07      	ldr	r3, [pc, #28]	; (8001238 <cap1203_init+0x60>)
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 800121c:	0028      	movs	r0, r5
	dt[0] = MULTIPLE_TOUCH_CONFIG;
 800121e:	8023      	strh	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 8001220:	0022      	movs	r2, r4
 8001222:	9600      	str	r6, [sp, #0]
 8001224:	2302      	movs	r3, #2
 8001226:	2150      	movs	r1, #80	; 0x50
 8001228:	f002 fb80 	bl	800392c <HAL_I2C_Master_Transmit>
}
 800122c:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	20000b40 	.word	0x20000b40
 8001234:	00000727 	.word	0x00000727
 8001238:	ffff832a 	.word	0xffff832a

0800123c <cap1203_getinputvalue>:

uint8_t cap1203_getinputvalue(uint8_t *temp) {
 800123c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t dt[2];

	dt[0] = SENSOR_INPUT_STATUS;
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 1, 10);
 800123e:	260a      	movs	r6, #10
	dt[0] = SENSOR_INPUT_STATUS;
 8001240:	466a      	mov	r2, sp
 8001242:	2303      	movs	r3, #3
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 1, 10);
 8001244:	4c0f      	ldr	r4, [pc, #60]	; (8001284 <cap1203_getinputvalue+0x48>)
	dt[0] = SENSOR_INPUT_STATUS;
 8001246:	7313      	strb	r3, [r2, #12]
uint8_t cap1203_getinputvalue(uint8_t *temp) {
 8001248:	0005      	movs	r5, r0
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 1, 10);
 800124a:	aa03      	add	r2, sp, #12
 800124c:	2150      	movs	r1, #80	; 0x50
 800124e:	0020      	movs	r0, r4
 8001250:	9600      	str	r6, [sp, #0]
 8001252:	3b02      	subs	r3, #2
 8001254:	f002 fb6a 	bl	800392c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, CAP1203_I2C_ADDR << 1, temp, 1, 1000);
 8001258:	23fa      	movs	r3, #250	; 0xfa
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	002a      	movs	r2, r5
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	2150      	movs	r1, #80	; 0x50
 8001262:	2301      	movs	r3, #1
 8001264:	0020      	movs	r0, r4
 8001266:	f002 fbf3 	bl	8003a50 <HAL_I2C_Master_Receive>
	dt[0] = MAIN_CONTROL;
 800126a:	466a      	mov	r2, sp
 800126c:	2300      	movs	r3, #0
	dt[1] = 0x00;
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 800126e:	2150      	movs	r1, #80	; 0x50
	dt[0] = MAIN_CONTROL;
 8001270:	8193      	strh	r3, [r2, #12]
	HAL_I2C_Master_Transmit(&hi2c1, CAP1203_I2C_ADDR << 1, dt, 2, 10);
 8001272:	0020      	movs	r0, r4
 8001274:	9600      	str	r6, [sp, #0]
 8001276:	3302      	adds	r3, #2
 8001278:	aa03      	add	r2, sp, #12
 800127a:	f002 fb57 	bl	800392c <HAL_I2C_Master_Transmit>
}
 800127e:	b004      	add	sp, #16
 8001280:	bd70      	pop	{r4, r5, r6, pc}
 8001282:	46c0      	nop			; (mov r8, r8)
 8001284:	20000b40 	.word	0x20000b40

08001288 <sort>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void sort(void) {
 8001288:	b5f0      	push	{r4, r5, r6, r7, lr}
	_book temp;
	for (uint8_t i = bookCount - 1; i > 0; i--) {
 800128a:	4b29      	ldr	r3, [pc, #164]	; (8001330 <sort+0xa8>)
void sort(void) {
 800128c:	b0a9      	sub	sp, #164	; 0xa4
	for (uint8_t i = bookCount - 1; i > 0; i--) {
 800128e:	781c      	ldrb	r4, [r3, #0]
 8001290:	3c01      	subs	r4, #1
 8001292:	b2e4      	uxtb	r4, r4
 8001294:	0026      	movs	r6, r4
 8001296:	2e00      	cmp	r6, #0
 8001298:	d042      	beq.n	8001320 <sort+0x98>
		for (uint8_t j = 0; j < i; j++) {
 800129a:	2300      	movs	r3, #0
 800129c:	4d25      	ldr	r5, [pc, #148]	; (8001334 <sort+0xac>)
 800129e:	9301      	str	r3, [sp, #4]
			if (0 < strcmp(bookArray[j].bookName, bookArray[j + 1].bookName)) {
 80012a0:	0029      	movs	r1, r5
 80012a2:	0028      	movs	r0, r5
 80012a4:	31f8      	adds	r1, #248	; 0xf8
 80012a6:	3060      	adds	r0, #96	; 0x60
 80012a8:	f7fe ff2e 	bl	8000108 <strcmp>
 80012ac:	2800      	cmp	r0, #0
 80012ae:	dd0f      	ble.n	80012d0 <sort+0x48>
				temp = bookArray[j];
 80012b0:	2298      	movs	r2, #152	; 0x98
 80012b2:	0029      	movs	r1, r5
 80012b4:	a802      	add	r0, sp, #8
 80012b6:	f005 f9bb 	bl	8006630 <memcpy>
				bookArray[j] = bookArray[j + 1];
 80012ba:	2298      	movs	r2, #152	; 0x98
 80012bc:	18af      	adds	r7, r5, r2
 80012be:	0039      	movs	r1, r7
 80012c0:	0028      	movs	r0, r5
 80012c2:	f005 f9b5 	bl	8006630 <memcpy>
				bookArray[j + 1] = temp;
 80012c6:	2298      	movs	r2, #152	; 0x98
 80012c8:	0038      	movs	r0, r7
 80012ca:	a902      	add	r1, sp, #8
 80012cc:	f005 f9b0 	bl	8006630 <memcpy>
		for (uint8_t j = 0; j < i; j++) {
 80012d0:	9b01      	ldr	r3, [sp, #4]
 80012d2:	3598      	adds	r5, #152	; 0x98
 80012d4:	3301      	adds	r3, #1
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	9301      	str	r3, [sp, #4]
 80012da:	429e      	cmp	r6, r3
 80012dc:	d1e0      	bne.n	80012a0 <sort+0x18>
	for (uint8_t i = bookCount - 1; i > 0; i--) {
 80012de:	3e01      	subs	r6, #1
 80012e0:	b2f6      	uxtb	r6, r6
 80012e2:	e7d8      	b.n	8001296 <sort+0xe>
			}
		}
	}
	for (uint8_t i = bookCount - 1; i > 0; i--) {
		for (uint8_t j = 0; j < i; j++) {
			if (bookArray[j].bookMark < bookArray[j + 1].bookMark) {
 80012e4:	002b      	movs	r3, r5
 80012e6:	002f      	movs	r7, r5
 80012e8:	339c      	adds	r3, #156	; 0x9c
 80012ea:	792a      	ldrb	r2, [r5, #4]
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	3798      	adds	r7, #152	; 0x98
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d20e      	bcs.n	8001312 <sort+0x8a>
				temp = bookArray[j];
 80012f4:	2298      	movs	r2, #152	; 0x98
 80012f6:	0029      	movs	r1, r5
 80012f8:	a802      	add	r0, sp, #8
 80012fa:	f005 f999 	bl	8006630 <memcpy>
				bookArray[j] = bookArray[j + 1];
 80012fe:	2298      	movs	r2, #152	; 0x98
 8001300:	0039      	movs	r1, r7
 8001302:	0028      	movs	r0, r5
 8001304:	f005 f994 	bl	8006630 <memcpy>
				bookArray[j + 1] = temp;
 8001308:	2298      	movs	r2, #152	; 0x98
 800130a:	0038      	movs	r0, r7
 800130c:	a902      	add	r1, sp, #8
 800130e:	f005 f98f 	bl	8006630 <memcpy>
		for (uint8_t j = 0; j < i; j++) {
 8001312:	3601      	adds	r6, #1
 8001314:	b2f6      	uxtb	r6, r6
 8001316:	003d      	movs	r5, r7
 8001318:	42b4      	cmp	r4, r6
 800131a:	d1e3      	bne.n	80012e4 <sort+0x5c>
	for (uint8_t i = bookCount - 1; i > 0; i--) {
 800131c:	3c01      	subs	r4, #1
 800131e:	b2e4      	uxtb	r4, r4
 8001320:	2c00      	cmp	r4, #0
 8001322:	d002      	beq.n	800132a <sort+0xa2>
		for (uint8_t j = 0; j < i; j++) {
 8001324:	2600      	movs	r6, #0
 8001326:	4d03      	ldr	r5, [pc, #12]	; (8001334 <sort+0xac>)
 8001328:	e7dc      	b.n	80012e4 <sort+0x5c>
			}
		}
	}
}
 800132a:	b029      	add	sp, #164	; 0xa4
 800132c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800132e:	46c0      	nop			; (mov r8, r8)
 8001330:	20000b91 	.word	0x20000b91
 8001334:	200010f8 	.word	0x200010f8

08001338 <SSD1306_putsXY>:

void SSD1306_putsXY(uint8_t x, uint8_t y, char *str, uint8_t color) {
 8001338:	b570      	push	{r4, r5, r6, lr}
	if (nowAngle == 0)
 800133a:	4e17      	ldr	r6, [pc, #92]	; (8001398 <SSD1306_putsXY+0x60>)
void SSD1306_putsXY(uint8_t x, uint8_t y, char *str, uint8_t color) {
 800133c:	001d      	movs	r5, r3
	if (nowAngle == 0)
 800133e:	7833      	ldrb	r3, [r6, #0]
void SSD1306_putsXY(uint8_t x, uint8_t y, char *str, uint8_t color) {
 8001340:	0014      	movs	r4, r2
 8001342:	000a      	movs	r2, r1
	if (nowAngle == 0)
 8001344:	2b00      	cmp	r3, #0
 8001346:	d10e      	bne.n	8001366 <SSD1306_putsXY+0x2e>
		SSD1306_GotoXY(x * 8, (127 - y * 6) - 6);
 8001348:	2106      	movs	r1, #6
 800134a:	4249      	negs	r1, r1
 800134c:	434a      	muls	r2, r1
 800134e:	3279      	adds	r2, #121	; 0x79
 8001350:	b291      	uxth	r1, r2
 8001352:	00c0      	lsls	r0, r0, #3
	else if (nowAngle == 1)
		SSD1306_GotoXY(y * 6, x * 8);
	else if (nowAngle == 2)
		SSD1306_GotoXY(127 - x * 8, y * 6);
	else
		SSD1306_GotoXY((126 - y * 6) - 6, 120 - x * 8);
 8001354:	f001 f9b4 	bl	80026c0 <SSD1306_GotoXY>
	SSD1306_Puts(str, &Font_6x8, color, nowAngle);
 8001358:	002a      	movs	r2, r5
 800135a:	7833      	ldrb	r3, [r6, #0]
 800135c:	0020      	movs	r0, r4
 800135e:	490f      	ldr	r1, [pc, #60]	; (800139c <SSD1306_putsXY+0x64>)
 8001360:	f001 fa78 	bl	8002854 <SSD1306_Puts>
}
 8001364:	bd70      	pop	{r4, r5, r6, pc}
	else if (nowAngle == 1)
 8001366:	2b01      	cmp	r3, #1
 8001368:	d103      	bne.n	8001372 <SSD1306_putsXY+0x3a>
		SSD1306_GotoXY(y * 6, x * 8);
 800136a:	00c1      	lsls	r1, r0, #3
 800136c:	2006      	movs	r0, #6
 800136e:	4350      	muls	r0, r2
 8001370:	e7f0      	b.n	8001354 <SSD1306_putsXY+0x1c>
	else if (nowAngle == 2)
 8001372:	2b02      	cmp	r3, #2
 8001374:	d106      	bne.n	8001384 <SSD1306_putsXY+0x4c>
		SSD1306_GotoXY(127 - x * 8, y * 6);
 8001376:	2106      	movs	r1, #6
 8001378:	4351      	muls	r1, r2
 800137a:	00c0      	lsls	r0, r0, #3
 800137c:	337d      	adds	r3, #125	; 0x7d
 800137e:	1a18      	subs	r0, r3, r0
		SSD1306_GotoXY((126 - y * 6) - 6, 120 - x * 8);
 8001380:	b280      	uxth	r0, r0
 8001382:	e7e7      	b.n	8001354 <SSD1306_putsXY+0x1c>
 8001384:	230f      	movs	r3, #15
 8001386:	1a1b      	subs	r3, r3, r0
 8001388:	2006      	movs	r0, #6
 800138a:	4240      	negs	r0, r0
 800138c:	4350      	muls	r0, r2
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	b299      	uxth	r1, r3
 8001392:	3078      	adds	r0, #120	; 0x78
 8001394:	e7f4      	b.n	8001380 <SSD1306_putsXY+0x48>
 8001396:	46c0      	nop			; (mov r8, r8)
 8001398:	2000108c 	.word	0x2000108c
 800139c:	20000000 	.word	0x20000000

080013a0 <setBright>:

void setBright(uint8_t temp) {
 80013a0:	b530      	push	{r4, r5, lr}
 80013a2:	b085      	sub	sp, #20
	uint8_t dt[3];
	dt[0] = 0;
 80013a4:	466a      	mov	r2, sp
	dt[1] = 0x81;
	dt[2] = temp;
	HAL_I2C_Master_Transmit(&hi2c1, SSD1306_I2C_ADDR_0, dt, 3, 10);
 80013a6:	250a      	movs	r5, #10
 80013a8:	4c09      	ldr	r4, [pc, #36]	; (80013d0 <setBright+0x30>)
	dt[0] = 0;
 80013aa:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <setBright+0x34>)
	dt[2] = temp;
 80013ac:	7390      	strb	r0, [r2, #14]
	dt[0] = 0;
 80013ae:	8193      	strh	r3, [r2, #12]
	HAL_I2C_Master_Transmit(&hi2c1, SSD1306_I2C_ADDR_0, dt, 3, 10);
 80013b0:	2178      	movs	r1, #120	; 0x78
 80013b2:	aa03      	add	r2, sp, #12
 80013b4:	2303      	movs	r3, #3
 80013b6:	0020      	movs	r0, r4
 80013b8:	9500      	str	r5, [sp, #0]
 80013ba:	f002 fab7 	bl	800392c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, SSD1306_I2C_ADDR_1, dt, 3, 10);
 80013be:	2303      	movs	r3, #3
 80013c0:	217a      	movs	r1, #122	; 0x7a
 80013c2:	0020      	movs	r0, r4
 80013c4:	9500      	str	r5, [sp, #0]
 80013c6:	aa03      	add	r2, sp, #12
 80013c8:	f002 fab0 	bl	800392c <HAL_I2C_Master_Transmit>
}
 80013cc:	b005      	add	sp, #20
 80013ce:	bd30      	pop	{r4, r5, pc}
 80013d0:	20000b40 	.word	0x20000b40
 80013d4:	ffff8100 	.word	0xffff8100

080013d8 <wLog>:

void wLog(uint8_t num) {
 80013d8:	b570      	push	{r4, r5, r6, lr}
	static uint8_t i = 0;
	if (bookLog[0] == num)
 80013da:	4b0c      	ldr	r3, [pc, #48]	; (800140c <wLog+0x34>)
 80013dc:	7819      	ldrb	r1, [r3, #0]
 80013de:	4281      	cmp	r1, r0
 80013e0:	d004      	beq.n	80013ec <wLog+0x14>
		return;
	else if (bookLog[1] == num) {
 80013e2:	785c      	ldrb	r4, [r3, #1]
 80013e4:	4284      	cmp	r4, r0
 80013e6:	d102      	bne.n	80013ee <wLog+0x16>
		bookLog[1] = bookLog[0];
 80013e8:	7059      	strb	r1, [r3, #1]
		bookLog[0] = num;
 80013ea:	701c      	strb	r4, [r3, #0]
		bookLog[0] = num;
		return;
	}
	bookLog[i] = num;
	i++;
}
 80013ec:	bd70      	pop	{r4, r5, r6, pc}
	} else if (i > 2 || bookLog[2] == num) {
 80013ee:	4d08      	ldr	r5, [pc, #32]	; (8001410 <wLog+0x38>)
 80013f0:	782a      	ldrb	r2, [r5, #0]
 80013f2:	2a02      	cmp	r2, #2
 80013f4:	d802      	bhi.n	80013fc <wLog+0x24>
 80013f6:	789e      	ldrb	r6, [r3, #2]
 80013f8:	4286      	cmp	r6, r0
 80013fa:	d103      	bne.n	8001404 <wLog+0x2c>
		bookLog[2] = bookLog[1];
 80013fc:	709c      	strb	r4, [r3, #2]
		bookLog[1] = bookLog[0];
 80013fe:	7059      	strb	r1, [r3, #1]
		bookLog[0] = num;
 8001400:	7018      	strb	r0, [r3, #0]
		return;
 8001402:	e7f3      	b.n	80013ec <wLog+0x14>
	bookLog[i] = num;
 8001404:	5498      	strb	r0, [r3, r2]
	i++;
 8001406:	3201      	adds	r2, #1
 8001408:	702a      	strb	r2, [r5, #0]
 800140a:	e7ef      	b.n	80013ec <wLog+0x14>
 800140c:	20000008 	.word	0x20000008
 8001410:	200000f4 	.word	0x200000f4

08001414 <_strtok>:

void _strtok(char *str, char *key) {
	uint8_t i = 0;
 8001414:	2300      	movs	r3, #0
void _strtok(char *str, char *key) {
 8001416:	b510      	push	{r4, lr}
	while (1) {
		if (*(str + i) == *key) {
 8001418:	780a      	ldrb	r2, [r1, #0]
 800141a:	5cc4      	ldrb	r4, [r0, r3]
 800141c:	18c1      	adds	r1, r0, r3
 800141e:	4294      	cmp	r4, r2
 8001420:	d102      	bne.n	8001428 <_strtok+0x14>
			*(str + i) = '\0';
 8001422:	2300      	movs	r3, #0
 8001424:	700b      	strb	r3, [r1, #0]

		else
			i++;
	}

}
 8001426:	bd10      	pop	{r4, pc}
			i++;
 8001428:	3301      	adds	r3, #1
 800142a:	b2db      	uxtb	r3, r3
		if (*(str + i) == *key) {
 800142c:	e7f5      	b.n	800141a <_strtok+0x6>
	...

08001430 <f_scanFiles>:

void f_scanFiles(void) {
 8001430:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile FRESULT res;
	FILINFO fno;
	res = f_mount(&fs, "", 0);
 8001432:	4d2b      	ldr	r5, [pc, #172]	; (80014e0 <f_scanFiles+0xb0>)
void f_scanFiles(void) {
 8001434:	b0cb      	sub	sp, #300	; 0x12c
	res = f_mount(&fs, "", 0);
 8001436:	2200      	movs	r2, #0
 8001438:	0029      	movs	r1, r5
 800143a:	482a      	ldr	r0, [pc, #168]	; (80014e4 <f_scanFiles+0xb4>)
 800143c:	f004 fd74 	bl	8005f28 <f_mount>
 8001440:	ab02      	add	r3, sp, #8
	res = f_opendir(&dir, "");
 8001442:	4e29      	ldr	r6, [pc, #164]	; (80014e8 <f_scanFiles+0xb8>)
 8001444:	0029      	movs	r1, r5
	res = f_mount(&fs, "", 0);
 8001446:	71d8      	strb	r0, [r3, #7]
	res = f_opendir(&dir, "");
 8001448:	0030      	movs	r0, r6
	res = f_mount(&fs, "", 0);
 800144a:	1ddc      	adds	r4, r3, #7
	res = f_opendir(&dir, "");
 800144c:	f004 ff4b 	bl	80062e6 <f_opendir>
	res = f_readdir(&dir, &fno);
 8001450:	a904      	add	r1, sp, #16
	res = f_opendir(&dir, "");
 8001452:	7020      	strb	r0, [r4, #0]
	res = f_readdir(&dir, &fno);
 8001454:	0030      	movs	r0, r6
 8001456:	f004 ff85 	bl	8006364 <f_readdir>
 800145a:	7020      	strb	r0, [r4, #0]
	while (1) {
		res = f_readdir(&dir, &fno);
 800145c:	4e22      	ldr	r6, [pc, #136]	; (80014e8 <f_scanFiles+0xb8>)
 800145e:	a904      	add	r1, sp, #16
 8001460:	0030      	movs	r0, r6
 8001462:	f004 ff7f 	bl	8006364 <f_readdir>
 8001466:	7020      	strb	r0, [r4, #0]
		if (res != FR_OK || fno.fname[0] == 0)
 8001468:	7823      	ldrb	r3, [r4, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d12c      	bne.n	80014c8 <f_scanFiles+0x98>
 800146e:	ab02      	add	r3, sp, #8
 8001470:	7f9b      	ldrb	r3, [r3, #30]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d028      	beq.n	80014c8 <f_scanFiles+0x98>
			break;
		if (fno.fattrib && AM_DIR) {
 8001476:	ab02      	add	r3, sp, #8
 8001478:	7c1b      	ldrb	r3, [r3, #16]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0ee      	beq.n	800145c <f_scanFiles+0x2c>
			_strtok(fno.fname, ".");
 800147e:	231e      	movs	r3, #30
 8001480:	2798      	movs	r7, #152	; 0x98
 8001482:	aa02      	add	r2, sp, #8
 8001484:	189b      	adds	r3, r3, r2
 8001486:	0018      	movs	r0, r3
 8001488:	4918      	ldr	r1, [pc, #96]	; (80014ec <f_scanFiles+0xbc>)
 800148a:	f7ff ffc3 	bl	8001414 <_strtok>
			sprintf(bookArray[bookCount].bookName, "%s", fno.fname);
 800148e:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <f_scanFiles+0xc0>)
 8001490:	4e18      	ldr	r6, [pc, #96]	; (80014f4 <f_scanFiles+0xc4>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	aa02      	add	r2, sp, #8
 8001496:	435f      	muls	r7, r3
 8001498:	9301      	str	r3, [sp, #4]
 800149a:	0038      	movs	r0, r7
 800149c:	231e      	movs	r3, #30
 800149e:	3060      	adds	r0, #96	; 0x60
 80014a0:	189b      	adds	r3, r3, r2
 80014a2:	0019      	movs	r1, r3
 80014a4:	1980      	adds	r0, r0, r6
 80014a6:	f005 f902 	bl	80066ae <strcpy>
			sprintf(bookArray[bookCount].altName, "%s", fno.altname);
 80014aa:	0038      	movs	r0, r7
 80014ac:	2111      	movs	r1, #17
 80014ae:	ab02      	add	r3, sp, #8
 80014b0:	3088      	adds	r0, #136	; 0x88
 80014b2:	18c9      	adds	r1, r1, r3
 80014b4:	1980      	adds	r0, r0, r6
 80014b6:	f005 f8fa 	bl	80066ae <strcpy>
			bookArray[bookCount].bookSize = fno.fsize;
 80014ba:	9b04      	ldr	r3, [sp, #16]
			bookCount++;
 80014bc:	4a0c      	ldr	r2, [pc, #48]	; (80014f0 <f_scanFiles+0xc0>)
			bookArray[bookCount].bookSize = fno.fsize;
 80014be:	51bb      	str	r3, [r7, r6]
			bookCount++;
 80014c0:	9b01      	ldr	r3, [sp, #4]
 80014c2:	3301      	adds	r3, #1
 80014c4:	7013      	strb	r3, [r2, #0]
 80014c6:	e7c9      	b.n	800145c <f_scanFiles+0x2c>
		}
	}
	f_closedir(&dir);
 80014c8:	0030      	movs	r0, r6
 80014ca:	f004 ff41 	bl	8006350 <f_closedir>
	res = f_mount(NULL, "", 0);
 80014ce:	2200      	movs	r2, #0
 80014d0:	0029      	movs	r1, r5
 80014d2:	0010      	movs	r0, r2
 80014d4:	f004 fd28 	bl	8005f28 <f_mount>
 80014d8:	7020      	strb	r0, [r4, #0]
}
 80014da:	b04b      	add	sp, #300	; 0x12c
 80014dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	08007a81 	.word	0x08007a81
 80014e4:	20000b9c 	.word	0x20000b9c
 80014e8:	20000f70 	.word	0x20000f70
 80014ec:	08007568 	.word	0x08007568
 80014f0:	20000b91 	.word	0x20000b91
 80014f4:	200010f8 	.word	0x200010f8

080014f8 <f_openTxt>:

void f_openTxt(char *bookName, FSIZE_t ofs) {
 80014f8:	b570      	push	{r4, r5, r6, lr}
 80014fa:	4c23      	ldr	r4, [pc, #140]	; (8001588 <f_openTxt+0x90>)
 80014fc:	0005      	movs	r5, r0
 80014fe:	44a5      	add	sp, r4
	UINT nbrB = 0;
	FIL fil;
	volatile FRESULT res = FR_OK;
 8001500:	466b      	mov	r3, sp
void f_openTxt(char *bookName, FSIZE_t ofs) {
 8001502:	000e      	movs	r6, r1
	UINT nbrB = 0;
 8001504:	2100      	movs	r1, #0
	char buf[13] = { 0, };
 8001506:	2209      	movs	r2, #9
 8001508:	a804      	add	r0, sp, #16
	volatile FRESULT res = FR_OK;
 800150a:	1ddc      	adds	r4, r3, #7
	UINT nbrB = 0;
 800150c:	9102      	str	r1, [sp, #8]
	char buf[13] = { 0, };
 800150e:	9103      	str	r1, [sp, #12]
	volatile FRESULT res = FR_OK;
 8001510:	7021      	strb	r1, [r4, #0]
	char buf[13] = { 0, };
 8001512:	f005 f896 	bl	8006642 <memset>
	strcpy(buf, bookName);
 8001516:	0029      	movs	r1, r5
 8001518:	a803      	add	r0, sp, #12
 800151a:	f005 f8c8 	bl	80066ae <strcpy>
	res = f_mount(&fs, "", 1);
 800151e:	4d1b      	ldr	r5, [pc, #108]	; (800158c <f_openTxt+0x94>)
 8001520:	2201      	movs	r2, #1
 8001522:	0029      	movs	r1, r5
 8001524:	481a      	ldr	r0, [pc, #104]	; (8001590 <f_openTxt+0x98>)
 8001526:	f004 fcff 	bl	8005f28 <f_mount>
 800152a:	7020      	strb	r0, [r4, #0]
	if (res == FR_OK)
 800152c:	7823      	ldrb	r3, [r4, #0]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d105      	bne.n	800153e <f_openTxt+0x46>
		res = f_open(&fil, buf, FA_READ);
 8001532:	2201      	movs	r2, #1
 8001534:	a903      	add	r1, sp, #12
 8001536:	a807      	add	r0, sp, #28
 8001538:	f004 fd1c 	bl	8005f74 <f_open>
 800153c:	7020      	strb	r0, [r4, #0]
	if (res == FR_OK)
 800153e:	7823      	ldrb	r3, [r4, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d104      	bne.n	800154e <f_openTxt+0x56>
		res = f_lseek(&fil, ofs);
 8001544:	0031      	movs	r1, r6
 8001546:	a807      	add	r0, sp, #28
 8001548:	f004 fe01 	bl	800614e <f_lseek>
 800154c:	7020      	strb	r0, [r4, #0]
	if (res == FR_OK)
 800154e:	7823      	ldrb	r3, [r4, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d107      	bne.n	8001564 <f_openTxt+0x6c>
		res = f_read(&fil, &readingBook, 340, &nbrB);
 8001554:	22aa      	movs	r2, #170	; 0xaa
 8001556:	490f      	ldr	r1, [pc, #60]	; (8001594 <f_openTxt+0x9c>)
 8001558:	ab02      	add	r3, sp, #8
 800155a:	0052      	lsls	r2, r2, #1
 800155c:	a807      	add	r0, sp, #28
 800155e:	f004 fd4b 	bl	8005ff8 <f_read>
 8001562:	7020      	strb	r0, [r4, #0]
	if (res == FR_OK)
 8001564:	7823      	ldrb	r3, [r4, #0]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d103      	bne.n	8001572 <f_openTxt+0x7a>
		res = f_close(&fil);
 800156a:	a807      	add	r0, sp, #28
 800156c:	f004 fde6 	bl	800613c <f_close>
 8001570:	7020      	strb	r0, [r4, #0]
	res = f_mount(NULL, "", 1);
 8001572:	2201      	movs	r2, #1
 8001574:	0029      	movs	r1, r5
 8001576:	2000      	movs	r0, #0
 8001578:	f004 fcd6 	bl	8005f28 <f_mount>
 800157c:	7020      	strb	r0, [r4, #0]
}
 800157e:	2390      	movs	r3, #144	; 0x90
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	449d      	add	sp, r3
 8001584:	bd70      	pop	{r4, r5, r6, pc}
 8001586:	46c0      	nop			; (mov r8, r8)
 8001588:	fffffdc0 	.word	0xfffffdc0
 800158c:	08007a81 	.word	0x08007a81
 8001590:	20000b9c 	.word	0x20000b9c
 8001594:	20000dc9 	.word	0x20000dc9

08001598 <strncopy>:

void strncopy(uint64_t *page, uint64_t *st, char *str) {
 8001598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800159a:	0005      	movs	r5, r0
 800159c:	000c      	movs	r4, r1
 800159e:	2600      	movs	r6, #0
 80015a0:	2700      	movs	r7, #0
 80015a2:	b085      	sub	sp, #20
 80015a4:	9202      	str	r2, [sp, #8]
	int i = 0;
	for (i = 0; i < 10; i++) {
		str[i] = readingBook[(*st % 320) + i];
 80015a6:	22a0      	movs	r2, #160	; 0xa0
 80015a8:	6820      	ldr	r0, [r4, #0]
 80015aa:	6861      	ldr	r1, [r4, #4]
 80015ac:	9b02      	ldr	r3, [sp, #8]
 80015ae:	0052      	lsls	r2, r2, #1
 80015b0:	199b      	adds	r3, r3, r6
 80015b2:	9303      	str	r3, [sp, #12]
 80015b4:	2300      	movs	r3, #0
 80015b6:	9601      	str	r6, [sp, #4]
 80015b8:	f7fe ff7c 	bl	80004b4 <__aeabi_uldivmod>
 80015bc:	1992      	adds	r2, r2, r6
 80015be:	417b      	adcs	r3, r7
 80015c0:	4912      	ldr	r1, [pc, #72]	; (800160c <strncopy+0x74>)
 80015c2:	188a      	adds	r2, r1, r2
 80015c4:	7813      	ldrb	r3, [r2, #0]
 80015c6:	9901      	ldr	r1, [sp, #4]
 80015c8:	9a02      	ldr	r2, [sp, #8]
 80015ca:	5453      	strb	r3, [r2, r1]
		if (str[i] == '\r') {
 80015cc:	2b0d      	cmp	r3, #13
 80015ce:	d114      	bne.n	80015fa <strncopy+0x62>
			str[i] = 0;
 80015d0:	2300      	movs	r3, #0
			i += 2;
 80015d2:	000e      	movs	r6, r1
			str[i] = 0;
 80015d4:	9a03      	ldr	r2, [sp, #12]
			i += 2;
 80015d6:	3602      	adds	r6, #2
			str[i] = 0;
 80015d8:	7013      	strb	r3, [r2, #0]
			break;
		}
	}
	*page += i;
 80015da:	0032      	movs	r2, r6
 80015dc:	6828      	ldr	r0, [r5, #0]
 80015de:	6869      	ldr	r1, [r5, #4]
 80015e0:	17f3      	asrs	r3, r6, #31
 80015e2:	1880      	adds	r0, r0, r2
 80015e4:	4159      	adcs	r1, r3
 80015e6:	6028      	str	r0, [r5, #0]
 80015e8:	6069      	str	r1, [r5, #4]
	*st += i;
 80015ea:	6820      	ldr	r0, [r4, #0]
 80015ec:	6861      	ldr	r1, [r4, #4]
 80015ee:	1812      	adds	r2, r2, r0
 80015f0:	414b      	adcs	r3, r1
 80015f2:	6022      	str	r2, [r4, #0]
 80015f4:	6063      	str	r3, [r4, #4]
}
 80015f6:	b005      	add	sp, #20
 80015f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < 10; i++) {
 80015fa:	2201      	movs	r2, #1
 80015fc:	2300      	movs	r3, #0
 80015fe:	18b6      	adds	r6, r6, r2
 8001600:	415f      	adcs	r7, r3
 8001602:	2e0a      	cmp	r6, #10
 8001604:	d1cf      	bne.n	80015a6 <strncopy+0xe>
 8001606:	2f00      	cmp	r7, #0
 8001608:	d1cd      	bne.n	80015a6 <strncopy+0xe>
 800160a:	e7e6      	b.n	80015da <strncopy+0x42>
 800160c:	20000dc9 	.word	0x20000dc9

08001610 <ro_str>:

void ro_str(char *str) {
 8001610:	b570      	push	{r4, r5, r6, lr}
 8001612:	0004      	movs	r4, r0
	int len = strlen(str) - 1;
 8001614:	f7fe fd82 	bl	800011c <strlen>
	for (int i = 0; i < len; i++) {
 8001618:	2200      	movs	r2, #0
	int len = strlen(str) - 1;
 800161a:	3801      	subs	r0, #1
		char temp = str[len];
		for (int i = len; i > 0; i--)
			str[i] = str[i - 1];
 800161c:	1e61      	subs	r1, r4, #1
	for (int i = 0; i < len; i++) {
 800161e:	4282      	cmp	r2, r0
 8001620:	db00      	blt.n	8001624 <ro_str+0x14>
		str[0] = temp;
	}
}
 8001622:	bd70      	pop	{r4, r5, r6, pc}
		char temp = str[len];
 8001624:	0003      	movs	r3, r0
 8001626:	5c25      	ldrb	r5, [r4, r0]
			str[i] = str[i - 1];
 8001628:	5cce      	ldrb	r6, [r1, r3]
 800162a:	54e6      	strb	r6, [r4, r3]
		for (int i = len; i > 0; i--)
 800162c:	3b01      	subs	r3, #1
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1fa      	bne.n	8001628 <ro_str+0x18>
		str[0] = temp;
 8001632:	7025      	strb	r5, [r4, #0]
	for (int i = 0; i < len; i++) {
 8001634:	3201      	adds	r2, #1
 8001636:	e7f2      	b.n	800161e <ro_str+0xe>

08001638 <_readRotation>:

void _readRotation(uint8_t *count, uint8_t max) {

	if (rotarySw == 1) {
 8001638:	4a09      	ldr	r2, [pc, #36]	; (8001660 <_readRotation+0x28>)
 800163a:	7813      	ldrb	r3, [r2, #0]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d107      	bne.n	8001650 <_readRotation+0x18>
		if (*count < max)
 8001640:	7803      	ldrb	r3, [r0, #0]
 8001642:	428b      	cmp	r3, r1
 8001644:	d201      	bcs.n	800164a <_readRotation+0x12>
			*count += 1;
 8001646:	3301      	adds	r3, #1
	} else if (rotarySw == 2) {
		if (*count > 0)
			*count -= 1;
 8001648:	7003      	strb	r3, [r0, #0]
	}
	rotarySw = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	7013      	strb	r3, [r2, #0]

}
 800164e:	4770      	bx	lr
	} else if (rotarySw == 2) {
 8001650:	2b02      	cmp	r3, #2
 8001652:	d1fa      	bne.n	800164a <_readRotation+0x12>
		if (*count > 0)
 8001654:	7803      	ldrb	r3, [r0, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0f7      	beq.n	800164a <_readRotation+0x12>
			*count -= 1;
 800165a:	3b01      	subs	r3, #1
 800165c:	e7f4      	b.n	8001648 <_readRotation+0x10>
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	20000dc8 	.word	0x20000dc8

08001664 <read_sw>:
uint8_t read_sw(_SW sel) {
 8001664:	b573      	push	{r0, r1, r4, r5, r6, lr}
	const uint8_t now_sw[_SW_MAX] = { SW1C, SW2, };
 8001666:	2501      	movs	r5, #1
 8001668:	23a0      	movs	r3, #160	; 0xa0
 800166a:	002a      	movs	r2, r5
 800166c:	05db      	lsls	r3, r3, #23
 800166e:	691b      	ldr	r3, [r3, #16]
 8001670:	ae01      	add	r6, sp, #4
 8001672:	0a1b      	lsrs	r3, r3, #8
 8001674:	439a      	bics	r2, r3
 8001676:	7032      	strb	r2, [r6, #0]
 8001678:	002a      	movs	r2, r5
 800167a:	4b10      	ldr	r3, [pc, #64]	; (80016bc <read_sw+0x58>)
uint8_t read_sw(_SW sel) {
 800167c:	0004      	movs	r4, r0
	const uint8_t now_sw[_SW_MAX] = { SW1C, SW2, };
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	095b      	lsrs	r3, r3, #5
 8001682:	439a      	bics	r2, r3
 8001684:	7072      	strb	r2, [r6, #1]
	static uint32_t frev_tick[_SW_MAX] = { 0, };
	static uint8_t state[_SW_MAX] = { 0, };
	uint32_t now_tick = HAL_GetTick();
 8001686:	f001 fbbf 	bl	8002e08 <HAL_GetTick>

	if (now_sw[sel]) {
 800168a:	5d32      	ldrb	r2, [r6, r4]
	uint32_t now_tick = HAL_GetTick();
 800168c:	0003      	movs	r3, r0
	if (now_sw[sel]) {
 800168e:	2a00      	cmp	r2, #0
 8001690:	d00a      	beq.n	80016a8 <read_sw+0x44>
		if (now_tick - frev_tick[sel] > 50) {
 8001692:	490b      	ldr	r1, [pc, #44]	; (80016c0 <read_sw+0x5c>)
 8001694:	00a6      	lsls	r6, r4, #2
 8001696:	5872      	ldr	r2, [r6, r1]
 8001698:	1a82      	subs	r2, r0, r2
			state[sel] = 0;
			buzM = 1;
			return 1;
		}
	}
	return 0;
 800169a:	2000      	movs	r0, #0
		if (now_tick - frev_tick[sel] > 50) {
 800169c:	2a32      	cmp	r2, #50	; 0x32
 800169e:	d902      	bls.n	80016a6 <read_sw+0x42>
			state[sel] = 1;
 80016a0:	4a08      	ldr	r2, [pc, #32]	; (80016c4 <read_sw+0x60>)
			frev_tick[sel] = now_tick;
 80016a2:	5073      	str	r3, [r6, r1]
			state[sel] = 1;
 80016a4:	5515      	strb	r5, [r2, r4]
}
 80016a6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
		if (state[sel]) {
 80016a8:	4b06      	ldr	r3, [pc, #24]	; (80016c4 <read_sw+0x60>)
 80016aa:	5d18      	ldrb	r0, [r3, r4]
 80016ac:	2800      	cmp	r0, #0
 80016ae:	d0fa      	beq.n	80016a6 <read_sw+0x42>
			state[sel] = 0;
 80016b0:	551a      	strb	r2, [r3, r4]
			buzM = 1;
 80016b2:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <read_sw+0x64>)
			return 1;
 80016b4:	0028      	movs	r0, r5
			buzM = 1;
 80016b6:	701d      	strb	r5, [r3, #0]
			return 1;
 80016b8:	e7f5      	b.n	80016a6 <read_sw+0x42>
 80016ba:	46c0      	nop			; (mov r8, r8)
 80016bc:	50000400 	.word	0x50000400
 80016c0:	200000e8 	.word	0x200000e8
 80016c4:	20000110 	.word	0x20000110
 80016c8:	20000b90 	.word	0x20000b90

080016cc <getSlide>:

void getSlide(uint8_t *res) {
 80016cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t temp;
	static int cap1203State = 0;
	static _slideSW swipMode = 0;
	cap1203_getinputvalue(&temp);
 80016ce:	466b      	mov	r3, sp
 80016d0:	1ddc      	adds	r4, r3, #7
void getSlide(uint8_t *res) {
 80016d2:	0005      	movs	r5, r0
	cap1203_getinputvalue(&temp);
 80016d4:	0020      	movs	r0, r4
 80016d6:	f7ff fdb1 	bl	800123c <cap1203_getinputvalue>
	if (temp & 0x01)
 80016da:	2201      	movs	r2, #1
 80016dc:	7823      	ldrb	r3, [r4, #0]
 80016de:	4213      	tst	r3, r2
 80016e0:	d026      	beq.n	8001730 <getSlide+0x64>
		temp = cs0On;
	else if (temp & 0x02)
		temp = cs1On;
 80016e2:	7022      	strb	r2, [r4, #0]
	else if (temp & 0x04)
		temp = cs2On;
	if (temp) {
 80016e4:	7822      	ldrb	r2, [r4, #0]
 80016e6:	4b2e      	ldr	r3, [pc, #184]	; (80017a0 <getSlide+0xd4>)
 80016e8:	4f2e      	ldr	r7, [pc, #184]	; (80017a4 <getSlide+0xd8>)
 80016ea:	482f      	ldr	r0, [pc, #188]	; (80017a8 <getSlide+0xdc>)
 80016ec:	2a00      	cmp	r2, #0
 80016ee:	d00d      	beq.n	800170c <getSlide+0x40>
 80016f0:	6819      	ldr	r1, [r3, #0]
		if (temp == cs0On) {
 80016f2:	683c      	ldr	r4, [r7, #0]
 80016f4:	2a01      	cmp	r2, #1
 80016f6:	d12c      	bne.n	8001752 <getSlide+0x86>
			if (!cap1203State && !swipMode) {
 80016f8:	2900      	cmp	r1, #0
 80016fa:	d121      	bne.n	8001740 <getSlide+0x74>
 80016fc:	492b      	ldr	r1, [pc, #172]	; (80017ac <getSlide+0xe0>)
 80016fe:	780e      	ldrb	r6, [r1, #0]
 8001700:	2e00      	cmp	r6, #0
 8001702:	d102      	bne.n	800170a <getSlide+0x3e>
				cap1203State++;
 8001704:	601a      	str	r2, [r3, #0]
				swipMode = rightSweep;
 8001706:	3203      	adds	r2, #3
 8001708:	700a      	strb	r2, [r1, #0]
				cap1203State++;
				swipMode = leftSweep;
			} else if (cap1203State == 2 && swipMode == rightSweep)
				cap1203State++;
		}
		befoCap1203 = nowCap1203;
 800170a:	6004      	str	r4, [r0, #0]
	}
	if (cap1203State == 3) {
 800170c:	6819      	ldr	r1, [r3, #0]
 800170e:	2200      	movs	r2, #0
 8001710:	2903      	cmp	r1, #3
 8001712:	d143      	bne.n	800179c <getSlide+0xd0>
		*res = swipMode;
 8001714:	4925      	ldr	r1, [pc, #148]	; (80017ac <getSlide+0xe0>)
		cap1203State = 0;
 8001716:	601a      	str	r2, [r3, #0]
		*res = swipMode;
 8001718:	7809      	ldrb	r1, [r1, #0]
 800171a:	7029      	strb	r1, [r5, #0]
	} else
		*res = 0;
	if (nowCap1203 - befoCap1203 >= 200) {
 800171c:	683a      	ldr	r2, [r7, #0]
 800171e:	6801      	ldr	r1, [r0, #0]
 8001720:	1a52      	subs	r2, r2, r1
 8001722:	2ac7      	cmp	r2, #199	; 0xc7
 8001724:	d903      	bls.n	800172e <getSlide+0x62>
		cap1203State = 0;
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
		swipMode = 0;
 800172a:	4b20      	ldr	r3, [pc, #128]	; (80017ac <getSlide+0xe0>)
 800172c:	701a      	strb	r2, [r3, #0]
	}
}
 800172e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	else if (temp & 0x02)
 8001730:	2202      	movs	r2, #2
 8001732:	4213      	tst	r3, r2
 8001734:	d1d5      	bne.n	80016e2 <getSlide+0x16>
	else if (temp & 0x04)
 8001736:	075b      	lsls	r3, r3, #29
 8001738:	d5d4      	bpl.n	80016e4 <getSlide+0x18>
		temp = cs2On;
 800173a:	2303      	movs	r3, #3
 800173c:	7023      	strb	r3, [r4, #0]
 800173e:	e7d1      	b.n	80016e4 <getSlide+0x18>
			} else if (cap1203State == 2 && swipMode == leftSweep)
 8001740:	2902      	cmp	r1, #2
 8001742:	d1e2      	bne.n	800170a <getSlide+0x3e>
 8001744:	4a19      	ldr	r2, [pc, #100]	; (80017ac <getSlide+0xe0>)
 8001746:	7812      	ldrb	r2, [r2, #0]
 8001748:	2a05      	cmp	r2, #5
 800174a:	d1de      	bne.n	800170a <getSlide+0x3e>
				cap1203State++;
 800174c:	2203      	movs	r2, #3
				cap1203State++;
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	e7db      	b.n	800170a <getSlide+0x3e>
		} else if (temp == cs1On && nowCap1203 - befoCap1203 < 200) {
 8001752:	2a02      	cmp	r2, #2
 8001754:	d10a      	bne.n	800176c <getSlide+0xa0>
 8001756:	6806      	ldr	r6, [r0, #0]
 8001758:	1ba6      	subs	r6, r4, r6
 800175a:	2ec7      	cmp	r6, #199	; 0xc7
 800175c:	d8d5      	bhi.n	800170a <getSlide+0x3e>
			if (cap1203State == 1 && swipMode)
 800175e:	2901      	cmp	r1, #1
 8001760:	d1d3      	bne.n	800170a <getSlide+0x3e>
 8001762:	4912      	ldr	r1, [pc, #72]	; (80017ac <getSlide+0xe0>)
 8001764:	7809      	ldrb	r1, [r1, #0]
 8001766:	2900      	cmp	r1, #0
 8001768:	d0cf      	beq.n	800170a <getSlide+0x3e>
 800176a:	e7f0      	b.n	800174e <getSlide+0x82>
		} else if (temp == cs2On && nowCap1203 - befoCap1203 < 200) {
 800176c:	2a03      	cmp	r2, #3
 800176e:	d1cc      	bne.n	800170a <getSlide+0x3e>
 8001770:	6802      	ldr	r2, [r0, #0]
 8001772:	1aa2      	subs	r2, r4, r2
 8001774:	2ac7      	cmp	r2, #199	; 0xc7
 8001776:	d8c8      	bhi.n	800170a <getSlide+0x3e>
			if (!cap1203State && !swipMode) {
 8001778:	2900      	cmp	r1, #0
 800177a:	d108      	bne.n	800178e <getSlide+0xc2>
 800177c:	4a0b      	ldr	r2, [pc, #44]	; (80017ac <getSlide+0xe0>)
 800177e:	7811      	ldrb	r1, [r2, #0]
 8001780:	2900      	cmp	r1, #0
 8001782:	d1c2      	bne.n	800170a <getSlide+0x3e>
				cap1203State++;
 8001784:	3101      	adds	r1, #1
 8001786:	6019      	str	r1, [r3, #0]
				swipMode = leftSweep;
 8001788:	3104      	adds	r1, #4
 800178a:	7011      	strb	r1, [r2, #0]
 800178c:	e7bd      	b.n	800170a <getSlide+0x3e>
			} else if (cap1203State == 2 && swipMode == rightSweep)
 800178e:	2902      	cmp	r1, #2
 8001790:	d1bb      	bne.n	800170a <getSlide+0x3e>
 8001792:	4a06      	ldr	r2, [pc, #24]	; (80017ac <getSlide+0xe0>)
 8001794:	7812      	ldrb	r2, [r2, #0]
 8001796:	2a04      	cmp	r2, #4
 8001798:	d1b7      	bne.n	800170a <getSlide+0x3e>
 800179a:	e7d7      	b.n	800174c <getSlide+0x80>
		*res = 0;
 800179c:	702a      	strb	r2, [r5, #0]
 800179e:	e7bd      	b.n	800171c <getSlide+0x50>
 80017a0:	200000e0 	.word	0x200000e0
 80017a4:	20000f34 	.word	0x20000f34
 80017a8:	20000f68 	.word	0x20000f68
 80017ac:	20000112 	.word	0x20000112

080017b0 <basicScreen>:

void basicScreen() {
 80017b0:	b5f0      	push	{r4, r5, r6, r7, lr}
	static _Item sel = books;
	static uint8_t screenState = 0;
	if (!firF) {
 80017b2:	4d73      	ldr	r5, [pc, #460]	; (8001980 <basicScreen+0x1d0>)
 80017b4:	4f73      	ldr	r7, [pc, #460]	; (8001984 <basicScreen+0x1d4>)
 80017b6:	782c      	ldrb	r4, [r5, #0]
void basicScreen() {
 80017b8:	b085      	sub	sp, #20
	if (!firF) {
 80017ba:	2c00      	cmp	r4, #0
 80017bc:	d145      	bne.n	800184a <basicScreen+0x9a>
		firF = 1;
 80017be:	2601      	movs	r6, #1
		SSD1306_Fill(0);
 80017c0:	0020      	movs	r0, r4
		firF = 1;
 80017c2:	702e      	strb	r6, [r5, #0]
		SSD1306_Fill(0);
 80017c4:	f000 ff4e 	bl	8002664 <SSD1306_Fill>
		SSD1306_putsXY(1, 1, "-Ebook-", 0);
 80017c8:	0023      	movs	r3, r4
 80017ca:	0031      	movs	r1, r6
 80017cc:	0030      	movs	r0, r6
 80017ce:	4a6e      	ldr	r2, [pc, #440]	; (8001988 <basicScreen+0x1d8>)
 80017d0:	f7ff fdb2 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(4, 0, "-Book", 0);
 80017d4:	0023      	movs	r3, r4
 80017d6:	0021      	movs	r1, r4
 80017d8:	2004      	movs	r0, #4
 80017da:	4a6c      	ldr	r2, [pc, #432]	; (800198c <basicScreen+0x1dc>)
 80017dc:	f7ff fdac 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(6, 0, "-Setting", 0);
 80017e0:	0023      	movs	r3, r4
 80017e2:	0021      	movs	r1, r4
 80017e4:	2006      	movs	r0, #6
 80017e6:	4a6a      	ldr	r2, [pc, #424]	; (8001990 <basicScreen+0x1e0>)
 80017e8:	f7ff fda6 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(8, 0, "-LOG", 0);
 80017ec:	0023      	movs	r3, r4
 80017ee:	0021      	movs	r1, r4
 80017f0:	2008      	movs	r0, #8
 80017f2:	4a68      	ldr	r2, [pc, #416]	; (8001994 <basicScreen+0x1e4>)
 80017f4:	f7ff fda0 	bl	8001338 <SSD1306_putsXY>
		if (sel == books && !screenState) {
 80017f8:	783b      	ldrb	r3, [r7, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d000      	beq.n	8001800 <basicScreen+0x50>
 80017fe:	e071      	b.n	80018e4 <basicScreen+0x134>
 8001800:	4b65      	ldr	r3, [pc, #404]	; (8001998 <basicScreen+0x1e8>)
 8001802:	781c      	ldrb	r4, [r3, #0]
 8001804:	2c00      	cmp	r4, #0
 8001806:	d000      	beq.n	800180a <basicScreen+0x5a>
 8001808:	e088      	b.n	800191c <basicScreen+0x16c>
			SSD1306_putsXY(4, 11, "-read", 0);
 800180a:	0023      	movs	r3, r4
 800180c:	210b      	movs	r1, #11
 800180e:	2004      	movs	r0, #4
 8001810:	4a62      	ldr	r2, [pc, #392]	; (800199c <basicScreen+0x1ec>)
 8001812:	f7ff fd91 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(6, 11, "-delete", 0);
 8001816:	0023      	movs	r3, r4
 8001818:	4a61      	ldr	r2, [pc, #388]	; (80019a0 <basicScreen+0x1f0>)
 800181a:	210b      	movs	r1, #11
 800181c:	2006      	movs	r0, #6
 800181e:	f7ff fd8b 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(8, 11, "-mark", 0);
 8001822:	0023      	movs	r3, r4
 8001824:	4a5f      	ldr	r2, [pc, #380]	; (80019a4 <basicScreen+0x1f4>)
		}

		else if (sel == setting && !screenState) {
			SSD1306_putsXY(4, 11, "-rotate", 0);
			SSD1306_putsXY(6, 11, "-touch", 0);
			SSD1306_putsXY(8, 11, "-bright", 0);
 8001826:	210b      	movs	r1, #11
 8001828:	2008      	movs	r0, #8
 800182a:	f7ff fd85 	bl	8001338 <SSD1306_putsXY>
						bookLog[i] != 255 ?
								bookArray[bookLog[i]].bookName : "empty");
				SSD1306_putsXY(4 + (i * 2), 11, str, 0);
			}
		}
		SSD1306_putsXY(4 + sel * 2, 9 + screenState, "<", 0);
 800182e:	4b5a      	ldr	r3, [pc, #360]	; (8001998 <basicScreen+0x1e8>)
 8001830:	7838      	ldrb	r0, [r7, #0]
 8001832:	7819      	ldrb	r1, [r3, #0]
 8001834:	3002      	adds	r0, #2
 8001836:	3109      	adds	r1, #9
 8001838:	0040      	lsls	r0, r0, #1
 800183a:	2300      	movs	r3, #0
 800183c:	4a5a      	ldr	r2, [pc, #360]	; (80019a8 <basicScreen+0x1f8>)
 800183e:	b2c9      	uxtb	r1, r1
 8001840:	b2c0      	uxtb	r0, r0
 8001842:	f7ff fd79 	bl	8001338 <SSD1306_putsXY>
		SSD1306_UpdateScreen();
 8001846:	f001 f843 	bl	80028d0 <SSD1306_UpdateScreen>
	}
	angle = get_angle(&Mpu6050);
 800184a:	4858      	ldr	r0, [pc, #352]	; (80019ac <basicScreen+0x1fc>)
 800184c:	f7ff fc82 	bl	8001154 <get_angle>
	firF = 0;
 8001850:	2400      	movs	r4, #0
	angle = get_angle(&Mpu6050);
 8001852:	4b57      	ldr	r3, [pc, #348]	; (80019b0 <basicScreen+0x200>)
	_readRotation(&sel, 2);
 8001854:	2102      	movs	r1, #2
	angle = get_angle(&Mpu6050);
 8001856:	7018      	strb	r0, [r3, #0]
	_readRotation(&sel, 2);
 8001858:	0038      	movs	r0, r7
	firF = 0;
 800185a:	702c      	strb	r4, [r5, #0]
	_readRotation(&sel, 2);
 800185c:	f7ff feec 	bl	8001638 <_readRotation>
	if (read_sw(_SW1)) {
 8001860:	0020      	movs	r0, r4
 8001862:	f7ff feff 	bl	8001664 <read_sw>
 8001866:	42a0      	cmp	r0, r4
 8001868:	d031      	beq.n	80018ce <basicScreen+0x11e>
		if (bookLog[sel] != 255 && screenState) {
 800186a:	783b      	ldrb	r3, [r7, #0]
 800186c:	4e51      	ldr	r6, [pc, #324]	; (80019b4 <basicScreen+0x204>)
 800186e:	4d4a      	ldr	r5, [pc, #296]	; (8001998 <basicScreen+0x1e8>)
 8001870:	5cf2      	ldrb	r2, [r6, r3]
 8001872:	2aff      	cmp	r2, #255	; 0xff
 8001874:	d100      	bne.n	8001878 <basicScreen+0xc8>
 8001876:	e073      	b.n	8001960 <basicScreen+0x1b0>
 8001878:	782a      	ldrb	r2, [r5, #0]
 800187a:	42a2      	cmp	r2, r4
 800187c:	d100      	bne.n	8001880 <basicScreen+0xd0>
 800187e:	e07b      	b.n	8001978 <basicScreen+0x1c8>
			memset(readingBook, 0, sizeof(readingBook));
 8001880:	22aa      	movs	r2, #170	; 0xaa
 8001882:	0021      	movs	r1, r4
 8001884:	0052      	lsls	r2, r2, #1
 8001886:	484c      	ldr	r0, [pc, #304]	; (80019b8 <basicScreen+0x208>)
 8001888:	f004 fedb 	bl	8006642 <memset>
			HAL_Delay(200);
 800188c:	20c8      	movs	r0, #200	; 0xc8
 800188e:	f001 fac1 	bl	8002e14 <HAL_Delay>
			f_openTxt(bookArray[bookLog[sel]].altName, 0);
 8001892:	783b      	ldrb	r3, [r7, #0]
 8001894:	0021      	movs	r1, r4
 8001896:	5cf0      	ldrb	r0, [r6, r3]
 8001898:	2398      	movs	r3, #152	; 0x98
 800189a:	4358      	muls	r0, r3
 800189c:	4b47      	ldr	r3, [pc, #284]	; (80019bc <basicScreen+0x20c>)
 800189e:	3088      	adds	r0, #136	; 0x88
 80018a0:	18c0      	adds	r0, r0, r3
 80018a2:	f7ff fe29 	bl	80014f8 <f_openTxt>
			nowBook = bookLog[sel];
 80018a6:	783b      	ldrb	r3, [r7, #0]
			key = readMode;
 80018a8:	2203      	movs	r2, #3
			nowBook = bookLog[sel];
 80018aa:	5cf0      	ldrb	r0, [r6, r3]
			bookArray[nowBook].page = 0;
 80018ac:	2698      	movs	r6, #152	; 0x98
			nowBook = bookLog[sel];
 80018ae:	4b44      	ldr	r3, [pc, #272]	; (80019c0 <basicScreen+0x210>)
			bookArray[nowBook].page = 0;
 80018b0:	4346      	muls	r6, r0
			nowBook = bookLog[sel];
 80018b2:	7018      	strb	r0, [r3, #0]
			key = readMode;
 80018b4:	4b43      	ldr	r3, [pc, #268]	; (80019c4 <basicScreen+0x214>)
 80018b6:	701a      	strb	r2, [r3, #0]
			bookArray[nowBook].page = 0;
 80018b8:	4b40      	ldr	r3, [pc, #256]	; (80019bc <basicScreen+0x20c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	199e      	adds	r6, r3, r6
 80018be:	2300      	movs	r3, #0
 80018c0:	60b2      	str	r2, [r6, #8]
 80018c2:	60f3      	str	r3, [r6, #12]
			wLog(nowBook);
 80018c4:	f7ff fd88 	bl	80013d8 <wLog>
			screenState = 0;
 80018c8:	702c      	strb	r4, [r5, #0]
		} else if (sel == logMenu)
			screenState = 10;
		else if (!screenState)
			key = sel + 1;
		sel = 0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	703b      	strb	r3, [r7, #0]
	}
	if (read_sw(_SW2)) {
 80018ce:	2001      	movs	r0, #1
 80018d0:	f7ff fec8 	bl	8001664 <read_sw>
 80018d4:	2800      	cmp	r0, #0
 80018d6:	d003      	beq.n	80018e0 <basicScreen+0x130>
		sel = 0;
 80018d8:	2300      	movs	r3, #0
		screenState = 0;
 80018da:	4a2f      	ldr	r2, [pc, #188]	; (8001998 <basicScreen+0x1e8>)
		sel = 0;
 80018dc:	703b      	strb	r3, [r7, #0]
		screenState = 0;
 80018de:	7013      	strb	r3, [r2, #0]
	}
}
 80018e0:	b005      	add	sp, #20
 80018e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		else if (sel == setting && !screenState) {
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d112      	bne.n	800190e <basicScreen+0x15e>
 80018e8:	4b2b      	ldr	r3, [pc, #172]	; (8001998 <basicScreen+0x1e8>)
 80018ea:	781c      	ldrb	r4, [r3, #0]
 80018ec:	2c00      	cmp	r4, #0
 80018ee:	d115      	bne.n	800191c <basicScreen+0x16c>
			SSD1306_putsXY(4, 11, "-rotate", 0);
 80018f0:	0023      	movs	r3, r4
 80018f2:	210b      	movs	r1, #11
 80018f4:	2004      	movs	r0, #4
 80018f6:	4a34      	ldr	r2, [pc, #208]	; (80019c8 <basicScreen+0x218>)
 80018f8:	f7ff fd1e 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(6, 11, "-touch", 0);
 80018fc:	0023      	movs	r3, r4
 80018fe:	4a33      	ldr	r2, [pc, #204]	; (80019cc <basicScreen+0x21c>)
 8001900:	210b      	movs	r1, #11
 8001902:	2006      	movs	r0, #6
 8001904:	f7ff fd18 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(8, 11, "-bright", 0);
 8001908:	0023      	movs	r3, r4
 800190a:	4a31      	ldr	r2, [pc, #196]	; (80019d0 <basicScreen+0x220>)
 800190c:	e78b      	b.n	8001826 <basicScreen+0x76>
		} else if (sel == logMenu || screenState) {
 800190e:	2b02      	cmp	r3, #2
 8001910:	d004      	beq.n	800191c <basicScreen+0x16c>
 8001912:	4b21      	ldr	r3, [pc, #132]	; (8001998 <basicScreen+0x1e8>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d100      	bne.n	800191c <basicScreen+0x16c>
 800191a:	e788      	b.n	800182e <basicScreen+0x7e>
void basicScreen() {
 800191c:	2404      	movs	r4, #4
 800191e:	4e25      	ldr	r6, [pc, #148]	; (80019b4 <basicScreen+0x204>)
				char str[13] = { 0, };
 8001920:	2300      	movs	r3, #0
 8001922:	2209      	movs	r2, #9
 8001924:	0019      	movs	r1, r3
 8001926:	a801      	add	r0, sp, #4
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	f004 fe8a 	bl	8006642 <memset>
						bookLog[i] != 255 ?
 800192e:	7833      	ldrb	r3, [r6, #0]
				strcpy(str,
 8001930:	4928      	ldr	r1, [pc, #160]	; (80019d4 <basicScreen+0x224>)
 8001932:	2bff      	cmp	r3, #255	; 0xff
 8001934:	d005      	beq.n	8001942 <basicScreen+0x192>
 8001936:	2298      	movs	r2, #152	; 0x98
 8001938:	4353      	muls	r3, r2
 800193a:	3360      	adds	r3, #96	; 0x60
 800193c:	0019      	movs	r1, r3
 800193e:	4b1f      	ldr	r3, [pc, #124]	; (80019bc <basicScreen+0x20c>)
 8001940:	18c9      	adds	r1, r1, r3
 8001942:	4668      	mov	r0, sp
 8001944:	f004 feb3 	bl	80066ae <strcpy>
				SSD1306_putsXY(4 + (i * 2), 11, str, 0);
 8001948:	0020      	movs	r0, r4
 800194a:	3402      	adds	r4, #2
 800194c:	2300      	movs	r3, #0
 800194e:	466a      	mov	r2, sp
 8001950:	210b      	movs	r1, #11
 8001952:	b2e4      	uxtb	r4, r4
 8001954:	f7ff fcf0 	bl	8001338 <SSD1306_putsXY>
			for (int i = 0; i < 3; i++) {
 8001958:	3601      	adds	r6, #1
 800195a:	2c0a      	cmp	r4, #10
 800195c:	d1e0      	bne.n	8001920 <basicScreen+0x170>
 800195e:	e766      	b.n	800182e <basicScreen+0x7e>
		} else if (sel == logMenu)
 8001960:	2b02      	cmp	r3, #2
 8001962:	d102      	bne.n	800196a <basicScreen+0x1ba>
			screenState = 10;
 8001964:	230a      	movs	r3, #10
 8001966:	702b      	strb	r3, [r5, #0]
 8001968:	e7af      	b.n	80018ca <basicScreen+0x11a>
		else if (!screenState)
 800196a:	782a      	ldrb	r2, [r5, #0]
 800196c:	2a00      	cmp	r2, #0
 800196e:	d1ac      	bne.n	80018ca <basicScreen+0x11a>
			key = sel + 1;
 8001970:	4a14      	ldr	r2, [pc, #80]	; (80019c4 <basicScreen+0x214>)
 8001972:	3301      	adds	r3, #1
 8001974:	7013      	strb	r3, [r2, #0]
 8001976:	e7a8      	b.n	80018ca <basicScreen+0x11a>
		} else if (sel == logMenu)
 8001978:	2b02      	cmp	r3, #2
 800197a:	d1f9      	bne.n	8001970 <basicScreen+0x1c0>
 800197c:	e7f2      	b.n	8001964 <basicScreen+0x1b4>
 800197e:	46c0      	nop			; (mov r8, r8)
 8001980:	20000f2c 	.word	0x20000f2c
 8001984:	200000ff 	.word	0x200000ff
 8001988:	08007570 	.word	0x08007570
 800198c:	08007578 	.word	0x08007578
 8001990:	0800757e 	.word	0x0800757e
 8001994:	08007587 	.word	0x08007587
 8001998:	200000fc 	.word	0x200000fc
 800199c:	0800758c 	.word	0x0800758c
 80019a0:	08007592 	.word	0x08007592
 80019a4:	0800759a 	.word	0x0800759a
 80019a8:	080075b7 	.word	0x080075b7
 80019ac:	20000f38 	.word	0x20000f38
 80019b0:	20000f64 	.word	0x20000f64
 80019b4:	20000008 	.word	0x20000008
 80019b8:	20000dc9 	.word	0x20000dc9
 80019bc:	200010f8 	.word	0x200010f8
 80019c0:	20000fa4 	.word	0x20000fa4
 80019c4:	200000f5 	.word	0x200000f5
 80019c8:	080075a0 	.word	0x080075a0
 80019cc:	080075a8 	.word	0x080075a8
 80019d0:	080075af 	.word	0x080075af
 80019d4:	0800756a 	.word	0x0800756a

080019d8 <bookScreen>:

void bookScreen(void) {
 80019d8:	b5f0      	push	{r4, r5, r6, r7, lr}
	static _Books sel = reading, modeState = reading, f_sel = reading;
	static uint8_t selMax = 2, screenState = 0, b_sel = 0;
	static uint32_t frev_tick = 0;
	static char _ro_str[40] = { 0, };
	if (!firF) {
 80019da:	4ba0      	ldr	r3, [pc, #640]	; (8001c5c <bookScreen+0x284>)
 80019dc:	4da0      	ldr	r5, [pc, #640]	; (8001c60 <bookScreen+0x288>)
 80019de:	781f      	ldrb	r7, [r3, #0]
void bookScreen(void) {
 80019e0:	b08d      	sub	sp, #52	; 0x34
	if (!firF) {
 80019e2:	2f00      	cmp	r7, #0
 80019e4:	d134      	bne.n	8001a50 <bookScreen+0x78>
		firF = 1;
 80019e6:	2401      	movs	r4, #1
		SSD1306_Fill(0);
 80019e8:	0038      	movs	r0, r7
		firF = 1;
 80019ea:	701c      	strb	r4, [r3, #0]
		SSD1306_Fill(0);
 80019ec:	f000 fe3a 	bl	8002664 <SSD1306_Fill>
		SSD1306_putsXY(1, 1, "-Ebook-", 0);
 80019f0:	003b      	movs	r3, r7
 80019f2:	0021      	movs	r1, r4
 80019f4:	0020      	movs	r0, r4
 80019f6:	4a9b      	ldr	r2, [pc, #620]	; (8001c64 <bookScreen+0x28c>)
 80019f8:	f7ff fc9e 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(4, 0, "-read", 0);
 80019fc:	003b      	movs	r3, r7
 80019fe:	0039      	movs	r1, r7
 8001a00:	2004      	movs	r0, #4
 8001a02:	4a99      	ldr	r2, [pc, #612]	; (8001c68 <bookScreen+0x290>)
 8001a04:	f7ff fc98 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(6, 0, "-delete", 0);
 8001a08:	003b      	movs	r3, r7
 8001a0a:	0039      	movs	r1, r7
 8001a0c:	2006      	movs	r0, #6
 8001a0e:	4a97      	ldr	r2, [pc, #604]	; (8001c6c <bookScreen+0x294>)
 8001a10:	f7ff fc92 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(8, 0, "-mark", 0);
 8001a14:	003b      	movs	r3, r7
 8001a16:	0039      	movs	r1, r7
 8001a18:	2008      	movs	r0, #8
 8001a1a:	4a95      	ldr	r2, [pc, #596]	; (8001c70 <bookScreen+0x298>)
 8001a1c:	f7ff fc8c 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(1, 13, "-List-", 0);
 8001a20:	003b      	movs	r3, r7
 8001a22:	210d      	movs	r1, #13
 8001a24:	0020      	movs	r0, r4
 8001a26:	4a93      	ldr	r2, [pc, #588]	; (8001c74 <bookScreen+0x29c>)
 8001a28:	f7ff fc86 	bl	8001338 <SSD1306_putsXY>
		if (bookCount > 0)
 8001a2c:	4b92      	ldr	r3, [pc, #584]	; (8001c78 <bookScreen+0x2a0>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d166      	bne.n	8001b02 <bookScreen+0x12a>
			}
			SSD1306_putsXY(4 + (i * 2), 11,
					(i == sel && screenState) ? _ro_str : str, 0);
		}

		SSD1306_putsXY(4 + sel * 2, 9 + screenState, "<", 0);
 8001a34:	4b91      	ldr	r3, [pc, #580]	; (8001c7c <bookScreen+0x2a4>)
 8001a36:	7828      	ldrb	r0, [r5, #0]
 8001a38:	7819      	ldrb	r1, [r3, #0]
 8001a3a:	3002      	adds	r0, #2
 8001a3c:	3109      	adds	r1, #9
 8001a3e:	0040      	lsls	r0, r0, #1
 8001a40:	2300      	movs	r3, #0
 8001a42:	4a8f      	ldr	r2, [pc, #572]	; (8001c80 <bookScreen+0x2a8>)
 8001a44:	b2c9      	uxtb	r1, r1
 8001a46:	b2c0      	uxtb	r0, r0
 8001a48:	f7ff fc76 	bl	8001338 <SSD1306_putsXY>
		SSD1306_UpdateScreen();
 8001a4c:	f000 ff40 	bl	80028d0 <SSD1306_UpdateScreen>
	}
	angle = get_angle(&Mpu6050);
 8001a50:	488c      	ldr	r0, [pc, #560]	; (8001c84 <bookScreen+0x2ac>)
 8001a52:	f7ff fb7f 	bl	8001154 <get_angle>
	firF = 0;
 8001a56:	2400      	movs	r4, #0
	angle = get_angle(&Mpu6050);
 8001a58:	4b8b      	ldr	r3, [pc, #556]	; (8001c88 <bookScreen+0x2b0>)
 8001a5a:	7018      	strb	r0, [r3, #0]
	firF = 0;
 8001a5c:	4b7f      	ldr	r3, [pc, #508]	; (8001c5c <bookScreen+0x284>)
	_readRotation(&sel, selMax);
 8001a5e:	0028      	movs	r0, r5
	firF = 0;
 8001a60:	701c      	strb	r4, [r3, #0]
	_readRotation(&sel, selMax);
 8001a62:	4b8a      	ldr	r3, [pc, #552]	; (8001c8c <bookScreen+0x2b4>)
 8001a64:	7819      	ldrb	r1, [r3, #0]
 8001a66:	f7ff fde7 	bl	8001638 <_readRotation>
	if (sel != f_sel) {
 8001a6a:	4b89      	ldr	r3, [pc, #548]	; (8001c90 <bookScreen+0x2b8>)
 8001a6c:	782a      	ldrb	r2, [r5, #0]
 8001a6e:	7819      	ldrb	r1, [r3, #0]
 8001a70:	4291      	cmp	r1, r2
 8001a72:	d002      	beq.n	8001a7a <bookScreen+0xa2>
		f_sel = sel;
 8001a74:	701a      	strb	r2, [r3, #0]
		b_sel = 0;
 8001a76:	4b87      	ldr	r3, [pc, #540]	; (8001c94 <bookScreen+0x2bc>)
 8001a78:	701c      	strb	r4, [r3, #0]
	}
	if (read_sw(_SW1)) {
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f7ff fdf2 	bl	8001664 <read_sw>
 8001a80:	2800      	cmp	r0, #0
 8001a82:	d02c      	beq.n	8001ade <bookScreen+0x106>
		if (screenState) {
 8001a84:	4f7d      	ldr	r7, [pc, #500]	; (8001c7c <bookScreen+0x2a4>)
 8001a86:	4a84      	ldr	r2, [pc, #528]	; (8001c98 <bookScreen+0x2c0>)
 8001a88:	783b      	ldrb	r3, [r7, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d100      	bne.n	8001a90 <bookScreen+0xb8>
 8001a8e:	e0d6      	b.n	8001c3e <bookScreen+0x266>
			if (modeState == reading) {
 8001a90:	7811      	ldrb	r1, [r2, #0]
 8001a92:	2900      	cmp	r1, #0
 8001a94:	d000      	beq.n	8001a98 <bookScreen+0xc0>
 8001a96:	e0a9      	b.n	8001bec <bookScreen+0x214>
				memset(readingBook, 0, sizeof(readingBook));
 8001a98:	22aa      	movs	r2, #170	; 0xaa
				f_openTxt(bookArray[sel].altName, 100);
 8001a9a:	2698      	movs	r6, #152	; 0x98
				memset(readingBook, 0, sizeof(readingBook));
 8001a9c:	0052      	lsls	r2, r2, #1
 8001a9e:	487f      	ldr	r0, [pc, #508]	; (8001c9c <bookScreen+0x2c4>)
 8001aa0:	f004 fdcf 	bl	8006642 <memset>
				f_openTxt(bookArray[sel].altName, 100);
 8001aa4:	7828      	ldrb	r0, [r5, #0]
 8001aa6:	4c7e      	ldr	r4, [pc, #504]	; (8001ca0 <bookScreen+0x2c8>)
 8001aa8:	4370      	muls	r0, r6
 8001aaa:	3088      	adds	r0, #136	; 0x88
 8001aac:	1900      	adds	r0, r0, r4
 8001aae:	2164      	movs	r1, #100	; 0x64
 8001ab0:	f7ff fd22 	bl	80014f8 <f_openTxt>
				nowBook = sel;
				key = readMode;
 8001ab4:	2203      	movs	r2, #3
				nowBook = sel;
 8001ab6:	7828      	ldrb	r0, [r5, #0]
 8001ab8:	4b7a      	ldr	r3, [pc, #488]	; (8001ca4 <bookScreen+0x2cc>)
				bookArray[nowBook].page = 0;
 8001aba:	4346      	muls	r6, r0
				nowBook = sel;
 8001abc:	7018      	strb	r0, [r3, #0]
				key = readMode;
 8001abe:	4b7a      	ldr	r3, [pc, #488]	; (8001ca8 <bookScreen+0x2d0>)
				bookArray[nowBook].page = 0;
 8001ac0:	19a4      	adds	r4, r4, r6
				key = readMode;
 8001ac2:	701a      	strb	r2, [r3, #0]
				bookArray[nowBook].page = 0;
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60a2      	str	r2, [r4, #8]
 8001aca:	60e3      	str	r3, [r4, #12]
				wLog(nowBook);
 8001acc:	f7ff fc84 	bl	80013d8 <wLog>
					bookArray[i] = bookArray[i + 1];
				bookCount--;
			} else if (modeState == mark) {
				bookArray[sel].bookMark = !bookArray[sel].bookMark;
			}
			screenState = 0;
 8001ad0:	2300      	movs	r3, #0
			selMax = 2;
 8001ad2:	4a6e      	ldr	r2, [pc, #440]	; (8001c8c <bookScreen+0x2b4>)
			screenState = 0;
 8001ad4:	703b      	strb	r3, [r7, #0]
			selMax = 2;
 8001ad6:	3302      	adds	r3, #2
		} else {
			screenState = 11;
			selMax = bookCount - 1;
			modeState = sel;
 8001ad8:	7013      	strb	r3, [r2, #0]
		}
		sel = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	702b      	strb	r3, [r5, #0]
	}
	if (read_sw(_SW2)) {
 8001ade:	2001      	movs	r0, #1
 8001ae0:	f7ff fdc0 	bl	8001664 <read_sw>
 8001ae4:	2800      	cmp	r0, #0
 8001ae6:	d00a      	beq.n	8001afe <bookScreen+0x126>
		sel = 0;
 8001ae8:	2100      	movs	r1, #0
		if (screenState) {
 8001aea:	4a64      	ldr	r2, [pc, #400]	; (8001c7c <bookScreen+0x2a4>)
		sel = 0;
 8001aec:	7029      	strb	r1, [r5, #0]
		if (screenState) {
 8001aee:	7813      	ldrb	r3, [r2, #0]
 8001af0:	428b      	cmp	r3, r1
 8001af2:	d100      	bne.n	8001af6 <bookScreen+0x11e>
 8001af4:	e0ac      	b.n	8001c50 <bookScreen+0x278>
			selMax = 2;
 8001af6:	2302      	movs	r3, #2
 8001af8:	4864      	ldr	r0, [pc, #400]	; (8001c8c <bookScreen+0x2b4>)
			screenState = 0;
 8001afa:	7011      	strb	r1, [r2, #0]
			selMax = 2;
 8001afc:	7003      	strb	r3, [r0, #0]
		} else {
			firF = 0;
			key = basicMode;
		}
	}
}
 8001afe:	b00d      	add	sp, #52	; 0x34
 8001b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
			sort();
 8001b02:	f7ff fbc1 	bl	8001288 <sort>
 8001b06:	4e66      	ldr	r6, [pc, #408]	; (8001ca0 <bookScreen+0x2c8>)
					b_sel = 1;
 8001b08:	9403      	str	r4, [sp, #12]
		for (int i = 0; i < bookCount; i++) {
 8001b0a:	4b5b      	ldr	r3, [pc, #364]	; (8001c78 <bookScreen+0x2a0>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	42bb      	cmp	r3, r7
 8001b10:	dc00      	bgt.n	8001b14 <bookScreen+0x13c>
 8001b12:	e78f      	b.n	8001a34 <bookScreen+0x5c>
			char str[13] = { 0, };
 8001b14:	2400      	movs	r4, #0
 8001b16:	2209      	movs	r2, #9
 8001b18:	0021      	movs	r1, r4
 8001b1a:	a805      	add	r0, sp, #20
 8001b1c:	9404      	str	r4, [sp, #16]
 8001b1e:	f004 fd90 	bl	8006642 <memset>
			char tmp[13] = { 0, };
 8001b22:	0021      	movs	r1, r4
 8001b24:	2209      	movs	r2, #9
 8001b26:	a809      	add	r0, sp, #36	; 0x24
 8001b28:	9408      	str	r4, [sp, #32]
 8001b2a:	f004 fd8a 	bl	8006642 <memset>
			strcpy(str, (bookArray[i].bookMark ? "*" : ""));
 8001b2e:	7933      	ldrb	r3, [r6, #4]
 8001b30:	495e      	ldr	r1, [pc, #376]	; (8001cac <bookScreen+0x2d4>)
 8001b32:	42a3      	cmp	r3, r4
 8001b34:	d100      	bne.n	8001b38 <bookScreen+0x160>
 8001b36:	495e      	ldr	r1, [pc, #376]	; (8001cb0 <bookScreen+0x2d8>)
 8001b38:	a804      	add	r0, sp, #16
 8001b3a:	f004 fdb8 	bl	80066ae <strcpy>
			strncpy(tmp, bookArray[i].bookName, *str == '*' ? 9 : 10);
 8001b3e:	0033      	movs	r3, r6
 8001b40:	3360      	adds	r3, #96	; 0x60
 8001b42:	9301      	str	r3, [sp, #4]
 8001b44:	ab04      	add	r3, sp, #16
 8001b46:	781a      	ldrb	r2, [r3, #0]
 8001b48:	9901      	ldr	r1, [sp, #4]
 8001b4a:	3a2a      	subs	r2, #42	; 0x2a
 8001b4c:	1e53      	subs	r3, r2, #1
 8001b4e:	419a      	sbcs	r2, r3
 8001b50:	a808      	add	r0, sp, #32
 8001b52:	3209      	adds	r2, #9
 8001b54:	f004 fdb3 	bl	80066be <strncpy>
			strcat(str, tmp);
 8001b58:	a908      	add	r1, sp, #32
 8001b5a:	a804      	add	r0, sp, #16
 8001b5c:	f004 fd9a 	bl	8006694 <strcat>
			if (i == sel && screenState) {
 8001b60:	782b      	ldrb	r3, [r5, #0]
 8001b62:	42bb      	cmp	r3, r7
 8001b64:	d12f      	bne.n	8001bc6 <bookScreen+0x1ee>
 8001b66:	4b45      	ldr	r3, [pc, #276]	; (8001c7c <bookScreen+0x2a4>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d02b      	beq.n	8001bc6 <bookScreen+0x1ee>
				if (!b_sel) {
 8001b6e:	4b49      	ldr	r3, [pc, #292]	; (8001c94 <bookScreen+0x2bc>)
 8001b70:	781a      	ldrb	r2, [r3, #0]
 8001b72:	9202      	str	r2, [sp, #8]
 8001b74:	2a00      	cmp	r2, #0
 8001b76:	d10e      	bne.n	8001b96 <bookScreen+0x1be>
					memset(_ro_str, 0, strlen(_ro_str));
 8001b78:	4c4e      	ldr	r4, [pc, #312]	; (8001cb4 <bookScreen+0x2dc>)
					b_sel = 1;
 8001b7a:	9a03      	ldr	r2, [sp, #12]
					memset(_ro_str, 0, strlen(_ro_str));
 8001b7c:	0020      	movs	r0, r4
					b_sel = 1;
 8001b7e:	701a      	strb	r2, [r3, #0]
					memset(_ro_str, 0, strlen(_ro_str));
 8001b80:	f7fe facc 	bl	800011c <strlen>
 8001b84:	9902      	ldr	r1, [sp, #8]
 8001b86:	0002      	movs	r2, r0
 8001b88:	0020      	movs	r0, r4
 8001b8a:	f004 fd5a 	bl	8006642 <memset>
					strcat(_ro_str, bookArray[i].bookName);
 8001b8e:	0020      	movs	r0, r4
 8001b90:	9901      	ldr	r1, [sp, #4]
 8001b92:	f004 fd7f 	bl	8006694 <strcat>
				if (HAL_GetTick() - frev_tick >= 500) {
 8001b96:	f001 f937 	bl	8002e08 <HAL_GetTick>
 8001b9a:	4c47      	ldr	r4, [pc, #284]	; (8001cb8 <bookScreen+0x2e0>)
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	1ac0      	subs	r0, r0, r3
 8001ba0:	23fa      	movs	r3, #250	; 0xfa
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4298      	cmp	r0, r3
 8001ba6:	d30e      	bcc.n	8001bc6 <bookScreen+0x1ee>
					frev_tick = HAL_GetTick();
 8001ba8:	f001 f92e 	bl	8002e08 <HAL_GetTick>
 8001bac:	6020      	str	r0, [r4, #0]
					ro_str(_ro_str);
 8001bae:	4c41      	ldr	r4, [pc, #260]	; (8001cb4 <bookScreen+0x2dc>)
 8001bb0:	0020      	movs	r0, r4
 8001bb2:	f7ff fd2d 	bl	8001610 <ro_str>
					SSD1306_putsXY(4 + (i * 2), 11, _ro_str, 0);
 8001bb6:	0078      	lsls	r0, r7, #1
 8001bb8:	3004      	adds	r0, #4
 8001bba:	2300      	movs	r3, #0
 8001bbc:	0022      	movs	r2, r4
 8001bbe:	210b      	movs	r1, #11
 8001bc0:	b2c0      	uxtb	r0, r0
 8001bc2:	f7ff fbb9 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(4 + (i * 2), 11,
 8001bc6:	0078      	lsls	r0, r7, #1
					(i == sel && screenState) ? _ro_str : str, 0);
 8001bc8:	782b      	ldrb	r3, [r5, #0]
			SSD1306_putsXY(4 + (i * 2), 11,
 8001bca:	3004      	adds	r0, #4
 8001bcc:	b2c0      	uxtb	r0, r0
 8001bce:	aa04      	add	r2, sp, #16
 8001bd0:	42bb      	cmp	r3, r7
 8001bd2:	d104      	bne.n	8001bde <bookScreen+0x206>
					(i == sel && screenState) ? _ro_str : str, 0);
 8001bd4:	4b29      	ldr	r3, [pc, #164]	; (8001c7c <bookScreen+0x2a4>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d000      	beq.n	8001bde <bookScreen+0x206>
			SSD1306_putsXY(4 + (i * 2), 11,
 8001bdc:	4a35      	ldr	r2, [pc, #212]	; (8001cb4 <bookScreen+0x2dc>)
 8001bde:	2300      	movs	r3, #0
 8001be0:	210b      	movs	r1, #11
 8001be2:	f7ff fba9 	bl	8001338 <SSD1306_putsXY>
		for (int i = 0; i < bookCount; i++) {
 8001be6:	3701      	adds	r7, #1
 8001be8:	3698      	adds	r6, #152	; 0x98
 8001bea:	e78e      	b.n	8001b0a <bookScreen+0x132>
			} else if (modeState == delete) {
 8001bec:	2901      	cmp	r1, #1
 8001bee:	d119      	bne.n	8001c24 <bookScreen+0x24c>
				memset(&bookArray[sel], 0, sizeof(_book));
 8001bf0:	2298      	movs	r2, #152	; 0x98
 8001bf2:	0014      	movs	r4, r2
 8001bf4:	782e      	ldrb	r6, [r5, #0]
 8001bf6:	4b2a      	ldr	r3, [pc, #168]	; (8001ca0 <bookScreen+0x2c8>)
 8001bf8:	4374      	muls	r4, r6
 8001bfa:	18e4      	adds	r4, r4, r3
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	0020      	movs	r0, r4
 8001c00:	f004 fd1f 	bl	8006642 <memset>
				for (int i = sel; i < bookCount; i++)
 8001c04:	4a1c      	ldr	r2, [pc, #112]	; (8001c78 <bookScreen+0x2a0>)
 8001c06:	3498      	adds	r4, #152	; 0x98
 8001c08:	7813      	ldrb	r3, [r2, #0]
 8001c0a:	42b3      	cmp	r3, r6
 8001c0c:	dc02      	bgt.n	8001c14 <bookScreen+0x23c>
				bookCount--;
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	7013      	strb	r3, [r2, #0]
 8001c12:	e75d      	b.n	8001ad0 <bookScreen+0xf8>
					bookArray[i] = bookArray[i + 1];
 8001c14:	0020      	movs	r0, r4
 8001c16:	2298      	movs	r2, #152	; 0x98
 8001c18:	0021      	movs	r1, r4
 8001c1a:	3898      	subs	r0, #152	; 0x98
 8001c1c:	3601      	adds	r6, #1
 8001c1e:	f004 fd07 	bl	8006630 <memcpy>
				for (int i = sel; i < bookCount; i++)
 8001c22:	e7ef      	b.n	8001c04 <bookScreen+0x22c>
			} else if (modeState == mark) {
 8001c24:	2902      	cmp	r1, #2
 8001c26:	d000      	beq.n	8001c2a <bookScreen+0x252>
 8001c28:	e752      	b.n	8001ad0 <bookScreen+0xf8>
				bookArray[sel].bookMark = !bookArray[sel].bookMark;
 8001c2a:	2398      	movs	r3, #152	; 0x98
 8001c2c:	782a      	ldrb	r2, [r5, #0]
 8001c2e:	435a      	muls	r2, r3
 8001c30:	4b1b      	ldr	r3, [pc, #108]	; (8001ca0 <bookScreen+0x2c8>)
 8001c32:	189b      	adds	r3, r3, r2
 8001c34:	791a      	ldrb	r2, [r3, #4]
 8001c36:	4251      	negs	r1, r2
 8001c38:	414a      	adcs	r2, r1
 8001c3a:	711a      	strb	r2, [r3, #4]
 8001c3c:	e748      	b.n	8001ad0 <bookScreen+0xf8>
			screenState = 11;
 8001c3e:	230b      	movs	r3, #11
 8001c40:	703b      	strb	r3, [r7, #0]
			selMax = bookCount - 1;
 8001c42:	4b0d      	ldr	r3, [pc, #52]	; (8001c78 <bookScreen+0x2a0>)
 8001c44:	4911      	ldr	r1, [pc, #68]	; (8001c8c <bookScreen+0x2b4>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	700b      	strb	r3, [r1, #0]
			modeState = sel;
 8001c4c:	782b      	ldrb	r3, [r5, #0]
 8001c4e:	e743      	b.n	8001ad8 <bookScreen+0x100>
			firF = 0;
 8001c50:	4a02      	ldr	r2, [pc, #8]	; (8001c5c <bookScreen+0x284>)
 8001c52:	7013      	strb	r3, [r2, #0]
			key = basicMode;
 8001c54:	4a14      	ldr	r2, [pc, #80]	; (8001ca8 <bookScreen+0x2d0>)
 8001c56:	7013      	strb	r3, [r2, #0]
}
 8001c58:	e751      	b.n	8001afe <bookScreen+0x126>
 8001c5a:	46c0      	nop			; (mov r8, r8)
 8001c5c:	20000f2c 	.word	0x20000f2c
 8001c60:	20000100 	.word	0x20000100
 8001c64:	08007570 	.word	0x08007570
 8001c68:	0800758c 	.word	0x0800758c
 8001c6c:	08007592 	.word	0x08007592
 8001c70:	0800759a 	.word	0x0800759a
 8001c74:	080075bb 	.word	0x080075bb
 8001c78:	20000b91 	.word	0x20000b91
 8001c7c:	200000fd 	.word	0x200000fd
 8001c80:	080075b7 	.word	0x080075b7
 8001c84:	20000f38 	.word	0x20000f38
 8001c88:	20000f64 	.word	0x20000f64
 8001c8c:	2000000d 	.word	0x2000000d
 8001c90:	200000e4 	.word	0x200000e4
 8001c94:	200000dd 	.word	0x200000dd
 8001c98:	200000f6 	.word	0x200000f6
 8001c9c:	20000dc9 	.word	0x20000dc9
 8001ca0:	200010f8 	.word	0x200010f8
 8001ca4:	20000fa4 	.word	0x20000fa4
 8001ca8:	200000f5 	.word	0x200000f5
 8001cac:	080075b9 	.word	0x080075b9
 8001cb0:	08007a81 	.word	0x08007a81
 8001cb4:	200000b5 	.word	0x200000b5
 8001cb8:	200000f0 	.word	0x200000f0

08001cbc <readScreen>:

void readScreen(void) {
 8001cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cbe:	b089      	sub	sp, #36	; 0x24
	_slideSW slideState = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	466a      	mov	r2, sp
 8001cc4:	71d3      	strb	r3, [r2, #7]
	static uint64_t st = 0;
	static FSIZE_t nowPage = 0;
	if (!firF) {
 8001cc6:	4b61      	ldr	r3, [pc, #388]	; (8001e4c <readScreen+0x190>)
 8001cc8:	781c      	ldrb	r4, [r3, #0]
 8001cca:	2c00      	cmp	r4, #0
 8001ccc:	d15e      	bne.n	8001d8c <readScreen+0xd0>
		HAL_Delay(100);
 8001cce:	2064      	movs	r0, #100	; 0x64
 8001cd0:	f001 f8a0 	bl	8002e14 <HAL_Delay>
		st = 0;
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	4d5d      	ldr	r5, [pc, #372]	; (8001e50 <readScreen+0x194>)
		SSD1306_Fill(0);
 8001cda:	0020      	movs	r0, r4
		st = 0;
 8001cdc:	602a      	str	r2, [r5, #0]
 8001cde:	606b      	str	r3, [r5, #4]
		SSD1306_Fill(0);
 8001ce0:	f000 fcc0 	bl	8002664 <SSD1306_Fill>
		bookArray[nowBook].pageList[nowPage] = bookArray[nowBook].page;
 8001ce4:	2313      	movs	r3, #19
 8001ce6:	2798      	movs	r7, #152	; 0x98
 8001ce8:	4e5a      	ldr	r6, [pc, #360]	; (8001e54 <readScreen+0x198>)
 8001cea:	485b      	ldr	r0, [pc, #364]	; (8001e58 <readScreen+0x19c>)
 8001cec:	7831      	ldrb	r1, [r6, #0]
 8001cee:	6800      	ldr	r0, [r0, #0]
 8001cf0:	434b      	muls	r3, r1
 8001cf2:	4379      	muls	r1, r7
 8001cf4:	181b      	adds	r3, r3, r0
 8001cf6:	4a59      	ldr	r2, [pc, #356]	; (8001e5c <readScreen+0x1a0>)
 8001cf8:	3302      	adds	r3, #2
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	18d3      	adds	r3, r2, r3
 8001cfe:	1852      	adds	r2, r2, r1
 8001d00:	6891      	ldr	r1, [r2, #8]
 8001d02:	68d2      	ldr	r2, [r2, #12]
 8001d04:	6019      	str	r1, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
		for (int i = 0; i < 30; i++) {
			char str[21] = { 0, };
 8001d08:	2300      	movs	r3, #0
 8001d0a:	2211      	movs	r2, #17
 8001d0c:	0019      	movs	r1, r3
 8001d0e:	a803      	add	r0, sp, #12
 8001d10:	9302      	str	r3, [sp, #8]
 8001d12:	f004 fc96 	bl	8006642 <memset>
			strncopy(&bookArray[nowBook].page, &st, str);
 8001d16:	7830      	ldrb	r0, [r6, #0]
 8001d18:	4b50      	ldr	r3, [pc, #320]	; (8001e5c <readScreen+0x1a0>)
 8001d1a:	4378      	muls	r0, r7
 8001d1c:	3008      	adds	r0, #8
 8001d1e:	18c0      	adds	r0, r0, r3
 8001d20:	0029      	movs	r1, r5
 8001d22:	aa02      	add	r2, sp, #8
 8001d24:	f7ff fc38 	bl	8001598 <strncopy>
			SSD1306_putsXY(i % 15, i < 15 ? 0 : 11, str, 0);
 8001d28:	210f      	movs	r1, #15
 8001d2a:	0020      	movs	r0, r4
 8001d2c:	f7fe fb82 	bl	8000434 <__aeabi_idivmod>
 8001d30:	b2c8      	uxtb	r0, r1
 8001d32:	2100      	movs	r1, #0
 8001d34:	2c0e      	cmp	r4, #14
 8001d36:	dd00      	ble.n	8001d3a <readScreen+0x7e>
 8001d38:	310b      	adds	r1, #11
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	aa02      	add	r2, sp, #8
		for (int i = 0; i < 30; i++) {
 8001d3e:	3401      	adds	r4, #1
			SSD1306_putsXY(i % 15, i < 15 ? 0 : 11, str, 0);
 8001d40:	f7ff fafa 	bl	8001338 <SSD1306_putsXY>
		for (int i = 0; i < 30; i++) {
 8001d44:	2c1e      	cmp	r4, #30
 8001d46:	d1df      	bne.n	8001d08 <readScreen+0x4c>
		}
		sprintf(bf, "-%d-", nowPage * 2 + 1);
 8001d48:	4e43      	ldr	r6, [pc, #268]	; (8001e58 <readScreen+0x19c>)
 8001d4a:	4c45      	ldr	r4, [pc, #276]	; (8001e60 <readScreen+0x1a4>)
 8001d4c:	6833      	ldr	r3, [r6, #0]
 8001d4e:	4d45      	ldr	r5, [pc, #276]	; (8001e64 <readScreen+0x1a8>)
 8001d50:	005a      	lsls	r2, r3, #1
 8001d52:	0029      	movs	r1, r5
 8001d54:	3201      	adds	r2, #1
 8001d56:	0020      	movs	r0, r4
 8001d58:	f004 fc7c 	bl	8006654 <siprintf>
		SSD1306_putsXY(15, 3, bf, 0);
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	0022      	movs	r2, r4
 8001d60:	2103      	movs	r1, #3
 8001d62:	200f      	movs	r0, #15
 8001d64:	f7ff fae8 	bl	8001338 <SSD1306_putsXY>
		sprintf(bf, "-%d-", nowPage * 2 + 2);
 8001d68:	6832      	ldr	r2, [r6, #0]
 8001d6a:	0029      	movs	r1, r5
 8001d6c:	3201      	adds	r2, #1
 8001d6e:	0052      	lsls	r2, r2, #1
 8001d70:	0020      	movs	r0, r4
 8001d72:	f004 fc6f 	bl	8006654 <siprintf>
		SSD1306_putsXY(15, 14, bf, 0);
 8001d76:	2300      	movs	r3, #0
 8001d78:	0022      	movs	r2, r4
 8001d7a:	210e      	movs	r1, #14
 8001d7c:	200f      	movs	r0, #15
 8001d7e:	f7ff fadb 	bl	8001338 <SSD1306_putsXY>
		SSD1306_UpdateScreen();
 8001d82:	f000 fda5 	bl	80028d0 <SSD1306_UpdateScreen>
		firF = 1;
 8001d86:	2301      	movs	r3, #1
 8001d88:	4a30      	ldr	r2, [pc, #192]	; (8001e4c <readScreen+0x190>)
 8001d8a:	7013      	strb	r3, [r2, #0]
	}
	angle = get_angle(&Mpu6050);
 8001d8c:	4836      	ldr	r0, [pc, #216]	; (8001e68 <readScreen+0x1ac>)
 8001d8e:	f7ff f9e1 	bl	8001154 <get_angle>
 8001d92:	4b36      	ldr	r3, [pc, #216]	; (8001e6c <readScreen+0x1b0>)
 8001d94:	7018      	strb	r0, [r3, #0]
	if (read_sw(_SW2)) {
 8001d96:	2001      	movs	r0, #1
 8001d98:	f7ff fc64 	bl	8001664 <read_sw>
 8001d9c:	2800      	cmp	r0, #0
 8001d9e:	d007      	beq.n	8001db0 <readScreen+0xf4>
		firF = 0;
 8001da0:	2300      	movs	r3, #0
		key = bookMode;
 8001da2:	2101      	movs	r1, #1
		firF = 0;
 8001da4:	4a29      	ldr	r2, [pc, #164]	; (8001e4c <readScreen+0x190>)
 8001da6:	7013      	strb	r3, [r2, #0]
		key = bookMode;
 8001da8:	4a31      	ldr	r2, [pc, #196]	; (8001e70 <readScreen+0x1b4>)
 8001daa:	7011      	strb	r1, [r2, #0]
		nowPage = 0;
 8001dac:	4a2a      	ldr	r2, [pc, #168]	; (8001e58 <readScreen+0x19c>)
 8001dae:	6013      	str	r3, [r2, #0]
	}
	getSlide(&slideState);
 8001db0:	466b      	mov	r3, sp
 8001db2:	1dd8      	adds	r0, r3, #7
 8001db4:	f7ff fc8a 	bl	80016cc <getSlide>
	if (slideState) {
 8001db8:	466b      	mov	r3, sp
 8001dba:	79db      	ldrb	r3, [r3, #7]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d02b      	beq.n	8001e18 <readScreen+0x15c>
		if (slideState == rightSweep
 8001dc0:	4a24      	ldr	r2, [pc, #144]	; (8001e54 <readScreen+0x198>)
 8001dc2:	4c26      	ldr	r4, [pc, #152]	; (8001e5c <readScreen+0x1a0>)
 8001dc4:	7810      	ldrb	r0, [r2, #0]
 8001dc6:	2b04      	cmp	r3, #4
 8001dc8:	d128      	bne.n	8001e1c <readScreen+0x160>
				&& bookArray[nowBook].page < bookArray[nowBook].bookSize) {
 8001dca:	3394      	adds	r3, #148	; 0x94
 8001dcc:	4343      	muls	r3, r0
 8001dce:	58e2      	ldr	r2, [r4, r3]
 8001dd0:	18e3      	adds	r3, r4, r3
 8001dd2:	68d9      	ldr	r1, [r3, #12]
 8001dd4:	2900      	cmp	r1, #0
 8001dd6:	d106      	bne.n	8001de6 <readScreen+0x12a>
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d203      	bcs.n	8001de6 <readScreen+0x12a>
			nowPage += 1;
 8001dde:	4a1e      	ldr	r2, [pc, #120]	; (8001e58 <readScreen+0x19c>)
 8001de0:	6813      	ldr	r3, [r2, #0]
 8001de2:	3301      	adds	r3, #1
 8001de4:	6013      	str	r3, [r2, #0]
		} else if (slideState == leftSweep) {
			nowPage -= nowPage > 0 ? 1 : 0;
			bookArray[nowBook].page = bookArray[nowBook].pageList[nowPage];
		}
		if (bookArray[nowBook].page < bookArray[nowBook].bookSize) {
 8001de6:	2598      	movs	r5, #152	; 0x98
 8001de8:	2600      	movs	r6, #0
 8001dea:	4345      	muls	r5, r0
 8001dec:	1963      	adds	r3, r4, r5
 8001dee:	68da      	ldr	r2, [r3, #12]
 8001df0:	689f      	ldr	r7, [r3, #8]
 8001df2:	5963      	ldr	r3, [r4, r5]
 8001df4:	4296      	cmp	r6, r2
 8001df6:	d10f      	bne.n	8001e18 <readScreen+0x15c>
 8001df8:	42bb      	cmp	r3, r7
 8001dfa:	d90d      	bls.n	8001e18 <readScreen+0x15c>
			memset(readingBook, 0, sizeof(readingBook));
 8001dfc:	22aa      	movs	r2, #170	; 0xaa
 8001dfe:	0031      	movs	r1, r6
 8001e00:	0052      	lsls	r2, r2, #1
 8001e02:	481c      	ldr	r0, [pc, #112]	; (8001e74 <readScreen+0x1b8>)
 8001e04:	f004 fc1d 	bl	8006642 <memset>
			f_openTxt(bookArray[nowBook].altName, bookArray[nowBook].page);
 8001e08:	0028      	movs	r0, r5
 8001e0a:	3088      	adds	r0, #136	; 0x88
 8001e0c:	0039      	movs	r1, r7
 8001e0e:	1820      	adds	r0, r4, r0
 8001e10:	f7ff fb72 	bl	80014f8 <f_openTxt>
			firF = 0;
 8001e14:	4b0d      	ldr	r3, [pc, #52]	; (8001e4c <readScreen+0x190>)
 8001e16:	701e      	strb	r6, [r3, #0]
		}
	}
}
 8001e18:	b009      	add	sp, #36	; 0x24
 8001e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (slideState == leftSweep) {
 8001e1c:	2b05      	cmp	r3, #5
 8001e1e:	d1e2      	bne.n	8001de6 <readScreen+0x12a>
			nowPage -= nowPage > 0 ? 1 : 0;
 8001e20:	4a0d      	ldr	r2, [pc, #52]	; (8001e58 <readScreen+0x19c>)
 8001e22:	6813      	ldr	r3, [r2, #0]
 8001e24:	0019      	movs	r1, r3
 8001e26:	1e4d      	subs	r5, r1, #1
 8001e28:	41a9      	sbcs	r1, r5
 8001e2a:	1a59      	subs	r1, r3, r1
			bookArray[nowBook].page = bookArray[nowBook].pageList[nowPage];
 8001e2c:	2313      	movs	r3, #19
			nowPage -= nowPage > 0 ? 1 : 0;
 8001e2e:	6011      	str	r1, [r2, #0]
			bookArray[nowBook].page = bookArray[nowBook].pageList[nowPage];
 8001e30:	2298      	movs	r2, #152	; 0x98
 8001e32:	4343      	muls	r3, r0
 8001e34:	4342      	muls	r2, r0
 8001e36:	185b      	adds	r3, r3, r1
 8001e38:	3302      	adds	r3, #2
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	18a2      	adds	r2, r4, r2
 8001e3e:	18e3      	adds	r3, r4, r3
 8001e40:	681d      	ldr	r5, [r3, #0]
 8001e42:	685e      	ldr	r6, [r3, #4]
 8001e44:	6095      	str	r5, [r2, #8]
 8001e46:	60d6      	str	r6, [r2, #12]
 8001e48:	e7cd      	b.n	8001de6 <readScreen+0x12a>
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	20000f2c 	.word	0x20000f2c
 8001e50:	20000108 	.word	0x20000108
 8001e54:	20000fa4 	.word	0x20000fa4
 8001e58:	200000f8 	.word	0x200000f8
 8001e5c:	200010f8 	.word	0x200010f8
 8001e60:	200016e8 	.word	0x200016e8
 8001e64:	080075c2 	.word	0x080075c2
 8001e68:	20000f38 	.word	0x20000f38
 8001e6c:	20000f64 	.word	0x20000f64
 8001e70:	200000f5 	.word	0x200000f5
 8001e74:	20000dc9 	.word	0x20000dc9

08001e78 <settingScreen>:

void settingScreen(void) {
 8001e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static _Setting sel = rotate, modeState = noSetting;
	static uint8_t screenState = 0, sensitivity = 1, setAutoBright = 0,
			brightness = 255, setAutoRotate = 0;
	static _slideSW slideState = 0;
	if (!firF) {
 8001e7a:	4d9e      	ldr	r5, [pc, #632]	; (80020f4 <settingScreen+0x27c>)
 8001e7c:	4c9e      	ldr	r4, [pc, #632]	; (80020f8 <settingScreen+0x280>)
 8001e7e:	782e      	ldrb	r6, [r5, #0]
 8001e80:	2e00      	cmp	r6, #0
 8001e82:	d14f      	bne.n	8001f24 <settingScreen+0xac>
		firF = 1;
 8001e84:	2701      	movs	r7, #1
		SSD1306_Fill(0);
 8001e86:	0030      	movs	r0, r6
		firF = 1;
 8001e88:	702f      	strb	r7, [r5, #0]
		SSD1306_Fill(0);
 8001e8a:	f000 fbeb 	bl	8002664 <SSD1306_Fill>
		SSD1306_putsXY(1, 0, "-Setting-", 0);
 8001e8e:	0033      	movs	r3, r6
 8001e90:	0031      	movs	r1, r6
 8001e92:	0038      	movs	r0, r7
 8001e94:	4a99      	ldr	r2, [pc, #612]	; (80020fc <settingScreen+0x284>)
 8001e96:	f7ff fa4f 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(4, 0, "-rotate", 0);
 8001e9a:	0033      	movs	r3, r6
 8001e9c:	0031      	movs	r1, r6
 8001e9e:	2004      	movs	r0, #4
 8001ea0:	4a97      	ldr	r2, [pc, #604]	; (8002100 <settingScreen+0x288>)
 8001ea2:	f7ff fa49 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(6, 0, "-touch", 0);
 8001ea6:	0033      	movs	r3, r6
 8001ea8:	0031      	movs	r1, r6
 8001eaa:	2006      	movs	r0, #6
 8001eac:	4a95      	ldr	r2, [pc, #596]	; (8002104 <settingScreen+0x28c>)
 8001eae:	f7ff fa43 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(8, 0, "-bright", 0);
 8001eb2:	0033      	movs	r3, r6
 8001eb4:	0031      	movs	r1, r6
 8001eb6:	2008      	movs	r0, #8
 8001eb8:	4a93      	ldr	r2, [pc, #588]	; (8002108 <settingScreen+0x290>)
 8001eba:	f7ff fa3d 	bl	8001338 <SSD1306_putsXY>
		SSD1306_putsXY(
				4
						+ sel
								* ((modeState == bright
 8001ebe:	7823      	ldrb	r3, [r4, #0]
		SSD1306_putsXY(
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d100      	bne.n	8001ec6 <settingScreen+0x4e>
 8001ec4:	e06c      	b.n	8001fa0 <settingScreen+0x128>
										|| modeState == brightManual) ? 5 : 2),
 8001ec6:	2b05      	cmp	r3, #5
 8001ec8:	d000      	beq.n	8001ecc <settingScreen+0x54>
		SSD1306_putsXY(
 8001eca:	2302      	movs	r3, #2
 8001ecc:	4e8f      	ldr	r6, [pc, #572]	; (800210c <settingScreen+0x294>)
 8001ece:	4a90      	ldr	r2, [pc, #576]	; (8002110 <settingScreen+0x298>)
 8001ed0:	7830      	ldrb	r0, [r6, #0]
 8001ed2:	7811      	ldrb	r1, [r2, #0]
 8001ed4:	4358      	muls	r0, r3
 8001ed6:	3109      	adds	r1, #9
 8001ed8:	3004      	adds	r0, #4
 8001eda:	4a8e      	ldr	r2, [pc, #568]	; (8002114 <settingScreen+0x29c>)
 8001edc:	2300      	movs	r3, #0
 8001ede:	b2c9      	uxtb	r1, r1
 8001ee0:	b2c0      	uxtb	r0, r0
 8001ee2:	f7ff fa29 	bl	8001338 <SSD1306_putsXY>
				9 + screenState, "<", 0);
		if (modeState == noSetting ? sel == rotate : modeState == rotate) {
 8001ee6:	7822      	ldrb	r2, [r4, #0]
 8001ee8:	2a03      	cmp	r2, #3
 8001eea:	d15b      	bne.n	8001fa4 <settingScreen+0x12c>
 8001eec:	7833      	ldrb	r3, [r6, #0]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d166      	bne.n	8001fc0 <settingScreen+0x148>
			SSD1306_putsXY(1, 12, "-rotate-", 0);
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	210c      	movs	r1, #12
 8001ef6:	2001      	movs	r0, #1
 8001ef8:	4a87      	ldr	r2, [pc, #540]	; (8002118 <settingScreen+0x2a0>)
 8001efa:	f7ff fa1d 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(4, 11, "-auto", 0);
 8001efe:	2300      	movs	r3, #0
 8001f00:	4a86      	ldr	r2, [pc, #536]	; (800211c <settingScreen+0x2a4>)
 8001f02:	210b      	movs	r1, #11
 8001f04:	2004      	movs	r0, #4
 8001f06:	f7ff fa17 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(5, 12, setAutoRotate ? "-ON " : "-OFF", 0);
 8001f0a:	4b85      	ldr	r3, [pc, #532]	; (8002120 <settingScreen+0x2a8>)
 8001f0c:	4a85      	ldr	r2, [pc, #532]	; (8002124 <settingScreen+0x2ac>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d100      	bne.n	8001f16 <settingScreen+0x9e>
 8001f14:	4a84      	ldr	r2, [pc, #528]	; (8002128 <settingScreen+0x2b0>)
 8001f16:	2300      	movs	r3, #0
		} else if (modeState == noSetting ? sel == touch : modeState == touch) {
			SSD1306_putsXY(1, 12, "-touch-", 0);
			SSD1306_putsXY(4, 11, "-set val", 0);
			sprintf(bf, "-%d", sensitivity);
			SSD1306_putsXY(5, 12, bf, 0);
 8001f18:	210c      	movs	r1, #12
 8001f1a:	2005      	movs	r0, #5
			SSD1306_putsXY(1, 12, "-bright-", 0);
			SSD1306_putsXY(4, 11, "-auto", 0);
			SSD1306_putsXY(5, 12, setAutoBright ? "-ON " : "-OFF", 0);
			SSD1306_putsXY(9, 11, "-manual", 0);
			sprintf(bf, "-%03d", brightness);
			SSD1306_putsXY(10, 12, bf, 0);
 8001f1c:	f7ff fa0c 	bl	8001338 <SSD1306_putsXY>
		}

		SSD1306_UpdateScreen();
 8001f20:	f000 fcd6 	bl	80028d0 <SSD1306_UpdateScreen>
	}
	angle = get_angle(&Mpu6050);
 8001f24:	4881      	ldr	r0, [pc, #516]	; (800212c <settingScreen+0x2b4>)
 8001f26:	f7ff f915 	bl	8001154 <get_angle>
 8001f2a:	4b81      	ldr	r3, [pc, #516]	; (8002130 <settingScreen+0x2b8>)

	firF = 0;
	if (modeState == noSetting)
		_readRotation(&sel, 2);
 8001f2c:	2102      	movs	r1, #2
	angle = get_angle(&Mpu6050);
 8001f2e:	7018      	strb	r0, [r3, #0]
	firF = 0;
 8001f30:	2300      	movs	r3, #0
 8001f32:	702b      	strb	r3, [r5, #0]
	if (modeState == noSetting)
 8001f34:	7823      	ldrb	r3, [r4, #0]
 8001f36:	2b03      	cmp	r3, #3
 8001f38:	d100      	bne.n	8001f3c <settingScreen+0xc4>
 8001f3a:	e08c      	b.n	8002056 <settingScreen+0x1de>
	else if (modeState == touch)
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d000      	beq.n	8001f42 <settingScreen+0xca>
 8001f40:	e086      	b.n	8002050 <settingScreen+0x1d8>
		_readRotation(&sensitivity, 7);
 8001f42:	2107      	movs	r1, #7
 8001f44:	487b      	ldr	r0, [pc, #492]	; (8002134 <settingScreen+0x2bc>)
			brightness = brightness + 10 < 255 ? brightness + 10 : 255;
		if (slideState == leftSweep)
			brightness = brightness - 10 > 0 ? brightness - 10 : 0;
		_readRotation(&brightness, 255);
	} else if (modeState == rotate)
		_readRotation(&setAutoRotate, 1);
 8001f46:	f7ff fb77 	bl	8001638 <_readRotation>

	if (read_sw(_SW1)) {
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f7ff fb8a 	bl	8001664 <read_sw>
 8001f50:	2800      	cmp	r0, #0
 8001f52:	d00f      	beq.n	8001f74 <settingScreen+0xfc>
		if (screenState) {
 8001f54:	4b6e      	ldr	r3, [pc, #440]	; (8002110 <settingScreen+0x298>)
 8001f56:	7819      	ldrb	r1, [r3, #0]
 8001f58:	2900      	cmp	r1, #0
 8001f5a:	d100      	bne.n	8001f5e <settingScreen+0xe6>
 8001f5c:	e0be      	b.n	80020dc <settingScreen+0x264>
			if (modeState == touch)
 8001f5e:	7823      	ldrb	r3, [r4, #0]
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d000      	beq.n	8001f66 <settingScreen+0xee>
 8001f64:	e0a1      	b.n	80020aa <settingScreen+0x232>
				setSensitivity(7 - sensitivity);
 8001f66:	2007      	movs	r0, #7
 8001f68:	4b72      	ldr	r3, [pc, #456]	; (8002134 <settingScreen+0x2bc>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	1ac0      	subs	r0, r0, r3
 8001f6e:	b2c0      	uxtb	r0, r0
 8001f70:	f7ff f91e 	bl	80011b0 <setSensitivity>
			modeState = sel;
			sel = 0;
			screenState = 10;
		}
	}
	if (read_sw(_SW2)) {
 8001f74:	2001      	movs	r0, #1
 8001f76:	f7ff fb75 	bl	8001664 <read_sw>
 8001f7a:	2800      	cmp	r0, #0
 8001f7c:	d00f      	beq.n	8001f9e <settingScreen+0x126>
		if (screenState) {
 8001f7e:	4a64      	ldr	r2, [pc, #400]	; (8002110 <settingScreen+0x298>)
 8001f80:	7813      	ldrb	r3, [r2, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d100      	bne.n	8001f88 <settingScreen+0x110>
 8001f86:	e0b0      	b.n	80020ea <settingScreen+0x272>
			if (modeState == rotate)
 8001f88:	7823      	ldrb	r3, [r4, #0]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d103      	bne.n	8001f96 <settingScreen+0x11e>
				autoRotate = setAutoRotate;
 8001f8e:	4b64      	ldr	r3, [pc, #400]	; (8002120 <settingScreen+0x2a8>)
 8001f90:	7819      	ldrb	r1, [r3, #0]
 8001f92:	4b69      	ldr	r3, [pc, #420]	; (8002138 <settingScreen+0x2c0>)
 8001f94:	7019      	strb	r1, [r3, #0]
			screenState = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	7013      	strb	r3, [r2, #0]
			modeState = noSetting;
 8001f9a:	3303      	adds	r3, #3
 8001f9c:	7023      	strb	r3, [r4, #0]
			firF = 0;
			key = basicMode;
		}

	}
}
 8001f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SSD1306_putsXY(
 8001fa0:	2305      	movs	r3, #5
 8001fa2:	e793      	b.n	8001ecc <settingScreen+0x54>
		if (modeState == noSetting ? sel == rotate : modeState == rotate) {
 8001fa4:	2a00      	cmp	r2, #0
 8001fa6:	d0a4      	beq.n	8001ef2 <settingScreen+0x7a>
		} else if (modeState == noSetting ? sel == touch : modeState == touch) {
 8001fa8:	2a01      	cmp	r2, #1
 8001faa:	d00b      	beq.n	8001fc4 <settingScreen+0x14c>
 8001fac:	2101      	movs	r1, #1
								|| modeState == brightManual)) {
 8001fae:	000b      	movs	r3, r1
 8001fb0:	2a02      	cmp	r2, #2
 8001fb2:	d021      	beq.n	8001ff8 <settingScreen+0x180>
						(modeState == bright || modeState == brightAuto
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	3a04      	subs	r2, #4
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	4291      	cmp	r1, r2
 8001fbc:	415b      	adcs	r3, r3
 8001fbe:	e01b      	b.n	8001ff8 <settingScreen+0x180>
		} else if (modeState == noSetting ? sel == touch : modeState == touch) {
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d115      	bne.n	8001ff0 <settingScreen+0x178>
			SSD1306_putsXY(1, 12, "-touch-", 0);
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	210c      	movs	r1, #12
 8001fc8:	2001      	movs	r0, #1
 8001fca:	4a5c      	ldr	r2, [pc, #368]	; (800213c <settingScreen+0x2c4>)
 8001fcc:	f7ff f9b4 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(4, 11, "-set val", 0);
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	210b      	movs	r1, #11
 8001fd4:	2004      	movs	r0, #4
 8001fd6:	4a5a      	ldr	r2, [pc, #360]	; (8002140 <settingScreen+0x2c8>)
 8001fd8:	f7ff f9ae 	bl	8001338 <SSD1306_putsXY>
			sprintf(bf, "-%d", sensitivity);
 8001fdc:	4b55      	ldr	r3, [pc, #340]	; (8002134 <settingScreen+0x2bc>)
 8001fde:	4e59      	ldr	r6, [pc, #356]	; (8002144 <settingScreen+0x2cc>)
 8001fe0:	781a      	ldrb	r2, [r3, #0]
 8001fe2:	0030      	movs	r0, r6
 8001fe4:	4958      	ldr	r1, [pc, #352]	; (8002148 <settingScreen+0x2d0>)
 8001fe6:	f004 fb35 	bl	8006654 <siprintf>
			SSD1306_putsXY(5, 12, bf, 0);
 8001fea:	2300      	movs	r3, #0
 8001fec:	0032      	movs	r2, r6
 8001fee:	e793      	b.n	8001f18 <settingScreen+0xa0>
				modeState == noSetting ?
 8001ff0:	3b02      	subs	r3, #2
 8001ff2:	425a      	negs	r2, r3
 8001ff4:	4153      	adcs	r3, r2
 8001ff6:	b2db      	uxtb	r3, r3
		} else if (
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d100      	bne.n	8001ffe <settingScreen+0x186>
 8001ffc:	e790      	b.n	8001f20 <settingScreen+0xa8>
			SSD1306_putsXY(1, 12, "-bright-", 0);
 8001ffe:	2300      	movs	r3, #0
 8002000:	210c      	movs	r1, #12
 8002002:	2001      	movs	r0, #1
 8002004:	4a51      	ldr	r2, [pc, #324]	; (800214c <settingScreen+0x2d4>)
 8002006:	f7ff f997 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(4, 11, "-auto", 0);
 800200a:	2300      	movs	r3, #0
 800200c:	4a43      	ldr	r2, [pc, #268]	; (800211c <settingScreen+0x2a4>)
 800200e:	210b      	movs	r1, #11
 8002010:	2004      	movs	r0, #4
 8002012:	f7ff f991 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(5, 12, setAutoBright ? "-ON " : "-OFF", 0);
 8002016:	4b4e      	ldr	r3, [pc, #312]	; (8002150 <settingScreen+0x2d8>)
 8002018:	4a42      	ldr	r2, [pc, #264]	; (8002124 <settingScreen+0x2ac>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d100      	bne.n	8002022 <settingScreen+0x1aa>
 8002020:	4a41      	ldr	r2, [pc, #260]	; (8002128 <settingScreen+0x2b0>)
 8002022:	2300      	movs	r3, #0
 8002024:	210c      	movs	r1, #12
 8002026:	2005      	movs	r0, #5
 8002028:	f7ff f986 	bl	8001338 <SSD1306_putsXY>
			SSD1306_putsXY(9, 11, "-manual", 0);
 800202c:	2300      	movs	r3, #0
 800202e:	210b      	movs	r1, #11
 8002030:	2009      	movs	r0, #9
 8002032:	4a48      	ldr	r2, [pc, #288]	; (8002154 <settingScreen+0x2dc>)
 8002034:	f7ff f980 	bl	8001338 <SSD1306_putsXY>
			sprintf(bf, "-%03d", brightness);
 8002038:	4b47      	ldr	r3, [pc, #284]	; (8002158 <settingScreen+0x2e0>)
 800203a:	4e42      	ldr	r6, [pc, #264]	; (8002144 <settingScreen+0x2cc>)
 800203c:	781a      	ldrb	r2, [r3, #0]
 800203e:	4947      	ldr	r1, [pc, #284]	; (800215c <settingScreen+0x2e4>)
 8002040:	0030      	movs	r0, r6
 8002042:	f004 fb07 	bl	8006654 <siprintf>
			SSD1306_putsXY(10, 12, bf, 0);
 8002046:	2300      	movs	r3, #0
 8002048:	0032      	movs	r2, r6
 800204a:	210c      	movs	r1, #12
 800204c:	200a      	movs	r0, #10
 800204e:	e765      	b.n	8001f1c <settingScreen+0xa4>
	else if (modeState == bright)
 8002050:	2b02      	cmp	r3, #2
 8002052:	d102      	bne.n	800205a <settingScreen+0x1e2>
		_readRotation(&sel, 1);
 8002054:	2101      	movs	r1, #1
 8002056:	482d      	ldr	r0, [pc, #180]	; (800210c <settingScreen+0x294>)
 8002058:	e775      	b.n	8001f46 <settingScreen+0xce>
	else if (modeState == brightAuto)
 800205a:	2b04      	cmp	r3, #4
 800205c:	d102      	bne.n	8002064 <settingScreen+0x1ec>
		_readRotation(&setAutoBright, 1);
 800205e:	2101      	movs	r1, #1
 8002060:	483b      	ldr	r0, [pc, #236]	; (8002150 <settingScreen+0x2d8>)
 8002062:	e770      	b.n	8001f46 <settingScreen+0xce>
	else if (modeState == brightManual) {
 8002064:	2b05      	cmp	r3, #5
 8002066:	d11a      	bne.n	800209e <settingScreen+0x226>
		getSlide(&slideState);
 8002068:	4e3d      	ldr	r6, [pc, #244]	; (8002160 <settingScreen+0x2e8>)
 800206a:	0030      	movs	r0, r6
 800206c:	f7ff fb2e 	bl	80016cc <getSlide>
		if (slideState == rightSweep)
 8002070:	7833      	ldrb	r3, [r6, #0]
 8002072:	4839      	ldr	r0, [pc, #228]	; (8002158 <settingScreen+0x2e0>)
 8002074:	2b04      	cmp	r3, #4
 8002076:	d109      	bne.n	800208c <settingScreen+0x214>
			brightness = brightness + 10 < 255 ? brightness + 10 : 255;
 8002078:	7802      	ldrb	r2, [r0, #0]
 800207a:	1c13      	adds	r3, r2, #0
 800207c:	2af5      	cmp	r2, #245	; 0xf5
 800207e:	d901      	bls.n	8002084 <settingScreen+0x20c>
 8002080:	4b38      	ldr	r3, [pc, #224]	; (8002164 <settingScreen+0x2ec>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	330a      	adds	r3, #10
			brightness = brightness - 10 > 0 ? brightness - 10 : 0;
 8002086:	7003      	strb	r3, [r0, #0]
		_readRotation(&brightness, 255);
 8002088:	21ff      	movs	r1, #255	; 0xff
 800208a:	e75c      	b.n	8001f46 <settingScreen+0xce>
		if (slideState == leftSweep)
 800208c:	2b05      	cmp	r3, #5
 800208e:	d1fb      	bne.n	8002088 <settingScreen+0x210>
			brightness = brightness - 10 > 0 ? brightness - 10 : 0;
 8002090:	7802      	ldrb	r2, [r0, #0]
 8002092:	1c13      	adds	r3, r2, #0
 8002094:	2a09      	cmp	r2, #9
 8002096:	d800      	bhi.n	800209a <settingScreen+0x222>
 8002098:	230a      	movs	r3, #10
 800209a:	3b0a      	subs	r3, #10
 800209c:	e7f3      	b.n	8002086 <settingScreen+0x20e>
	} else if (modeState == rotate)
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d000      	beq.n	80020a4 <settingScreen+0x22c>
 80020a2:	e752      	b.n	8001f4a <settingScreen+0xd2>
		_readRotation(&setAutoRotate, 1);
 80020a4:	2101      	movs	r1, #1
 80020a6:	481e      	ldr	r0, [pc, #120]	; (8002120 <settingScreen+0x2a8>)
 80020a8:	e74d      	b.n	8001f46 <settingScreen+0xce>
			else if (modeState == bright)
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d106      	bne.n	80020bc <settingScreen+0x244>
				modeState = sel ? brightManual : brightAuto;
 80020ae:	4b17      	ldr	r3, [pc, #92]	; (800210c <settingScreen+0x294>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	1e5a      	subs	r2, r3, #1
 80020b4:	4193      	sbcs	r3, r2
 80020b6:	3304      	adds	r3, #4
				modeState = bright;
 80020b8:	7023      	strb	r3, [r4, #0]
 80020ba:	e75b      	b.n	8001f74 <settingScreen+0xfc>
			else if (modeState == brightAuto) {
 80020bc:	2b04      	cmp	r3, #4
 80020be:	d105      	bne.n	80020cc <settingScreen+0x254>
				autoBright = setAutoBright;
 80020c0:	4b23      	ldr	r3, [pc, #140]	; (8002150 <settingScreen+0x2d8>)
 80020c2:	781a      	ldrb	r2, [r3, #0]
 80020c4:	4b28      	ldr	r3, [pc, #160]	; (8002168 <settingScreen+0x2f0>)
 80020c6:	701a      	strb	r2, [r3, #0]
				modeState = bright;
 80020c8:	2302      	movs	r3, #2
 80020ca:	e7f5      	b.n	80020b8 <settingScreen+0x240>
			} else if (modeState == brightManual) {
 80020cc:	2b05      	cmp	r3, #5
 80020ce:	d000      	beq.n	80020d2 <settingScreen+0x25a>
 80020d0:	e750      	b.n	8001f74 <settingScreen+0xfc>
				setBright(brightness);
 80020d2:	4b21      	ldr	r3, [pc, #132]	; (8002158 <settingScreen+0x2e0>)
 80020d4:	7818      	ldrb	r0, [r3, #0]
 80020d6:	f7ff f963 	bl	80013a0 <setBright>
				modeState = bright;
 80020da:	e7f5      	b.n	80020c8 <settingScreen+0x250>
			modeState = sel;
 80020dc:	4a0b      	ldr	r2, [pc, #44]	; (800210c <settingScreen+0x294>)
 80020de:	7810      	ldrb	r0, [r2, #0]
			sel = 0;
 80020e0:	7011      	strb	r1, [r2, #0]
			screenState = 10;
 80020e2:	220a      	movs	r2, #10
			modeState = sel;
 80020e4:	7020      	strb	r0, [r4, #0]
			screenState = 10;
 80020e6:	701a      	strb	r2, [r3, #0]
 80020e8:	e744      	b.n	8001f74 <settingScreen+0xfc>
			key = basicMode;
 80020ea:	4a20      	ldr	r2, [pc, #128]	; (800216c <settingScreen+0x2f4>)
			firF = 0;
 80020ec:	702b      	strb	r3, [r5, #0]
			key = basicMode;
 80020ee:	7013      	strb	r3, [r2, #0]
}
 80020f0:	e755      	b.n	8001f9e <settingScreen+0x126>
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	20000f2c 	.word	0x20000f2c
 80020f8:	2000000c 	.word	0x2000000c
 80020fc:	080075d1 	.word	0x080075d1
 8002100:	080075a0 	.word	0x080075a0
 8002104:	080075a8 	.word	0x080075a8
 8002108:	080075af 	.word	0x080075af
 800210c:	20000101 	.word	0x20000101
 8002110:	200000fe 	.word	0x200000fe
 8002114:	080075b7 	.word	0x080075b7
 8002118:	080075db 	.word	0x080075db
 800211c:	080075e4 	.word	0x080075e4
 8002120:	20000103 	.word	0x20000103
 8002124:	080075c7 	.word	0x080075c7
 8002128:	080075cc 	.word	0x080075cc
 800212c:	20000f38 	.word	0x20000f38
 8002130:	20000f64 	.word	0x20000f64
 8002134:	2000000e 	.word	0x2000000e
 8002138:	20000f24 	.word	0x20000f24
 800213c:	080075ea 	.word	0x080075ea
 8002140:	080075f2 	.word	0x080075f2
 8002144:	200016e8 	.word	0x200016e8
 8002148:	080075fb 	.word	0x080075fb
 800214c:	080075ff 	.word	0x080075ff
 8002150:	20000102 	.word	0x20000102
 8002154:	08007608 	.word	0x08007608
 8002158:	2000000b 	.word	0x2000000b
 800215c:	08007610 	.word	0x08007610
 8002160:	20000104 	.word	0x20000104
 8002164:	08007616 	.word	0x08007616
 8002168:	20000f6c 	.word	0x20000f6c
 800216c:	200000f5 	.word	0x200000f5

08002170 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	cnt++;
 8002170:	4a32      	ldr	r2, [pc, #200]	; (800223c <HAL_TIM_PeriodElapsedCallback+0xcc>)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002172:	b570      	push	{r4, r5, r6, lr}
	cnt++;
 8002174:	6813      	ldr	r3, [r2, #0]
	nowSw2++;
	nowSw1c++;
	nowCap1203++;
	nowAngleC++;
 8002176:	4c32      	ldr	r4, [pc, #200]	; (8002240 <HAL_TIM_PeriodElapsedCallback+0xd0>)
	cnt++;
 8002178:	3301      	adds	r3, #1
 800217a:	6013      	str	r3, [r2, #0]
	nowSw2++;
 800217c:	4a31      	ldr	r2, [pc, #196]	; (8002244 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800217e:	6813      	ldr	r3, [r2, #0]
 8002180:	3301      	adds	r3, #1
 8002182:	6013      	str	r3, [r2, #0]
	nowSw1c++;
 8002184:	4a30      	ldr	r2, [pc, #192]	; (8002248 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002186:	6813      	ldr	r3, [r2, #0]
 8002188:	3301      	adds	r3, #1
 800218a:	6013      	str	r3, [r2, #0]
	nowCap1203++;
 800218c:	4a2f      	ldr	r2, [pc, #188]	; (800224c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800218e:	6813      	ldr	r3, [r2, #0]
 8002190:	3301      	adds	r3, #1
 8002192:	6013      	str	r3, [r2, #0]
	nowAngleC++;
 8002194:	6823      	ldr	r3, [r4, #0]
 8002196:	3301      	adds	r3, #1
 8002198:	6023      	str	r3, [r4, #0]
	if (autoBright) {
 800219a:	4b2d      	ldr	r3, [pc, #180]	; (8002250 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d019      	beq.n	80021d6 <HAL_TIM_PeriodElapsedCallback+0x66>
		temp = (float) (3000 * value / 4096) / 6.0;
 80021a2:	4b2c      	ldr	r3, [pc, #176]	; (8002254 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80021a4:	482c      	ldr	r0, [pc, #176]	; (8002258 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80021a6:	681b      	ldr	r3, [r3, #0]
		if (temp > 255)
 80021a8:	4e2c      	ldr	r6, [pc, #176]	; (800225c <HAL_TIM_PeriodElapsedCallback+0xec>)
		temp = (float) (3000 * value / 4096) / 6.0;
 80021aa:	4358      	muls	r0, r3
 80021ac:	0b00      	lsrs	r0, r0, #12
 80021ae:	f7fe fea5 	bl	8000efc <__aeabi_ui2f>
 80021b2:	492b      	ldr	r1, [pc, #172]	; (8002260 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80021b4:	f7fe faaa 	bl	800070c <__aeabi_fdiv>
 80021b8:	4d2a      	ldr	r5, [pc, #168]	; (8002264 <HAL_TIM_PeriodElapsedCallback+0xf4>)
		if (temp > 255)
 80021ba:	1c31      	adds	r1, r6, #0
		temp = (float) (3000 * value / 4096) / 6.0;
 80021bc:	6028      	str	r0, [r5, #0]
		if (temp > 255)
 80021be:	6828      	ldr	r0, [r5, #0]
 80021c0:	f7fe f964 	bl	800048c <__aeabi_fcmpgt>
 80021c4:	2800      	cmp	r0, #0
 80021c6:	d000      	beq.n	80021ca <HAL_TIM_PeriodElapsedCallback+0x5a>
			temp = 255;
 80021c8:	602e      	str	r6, [r5, #0]
		setBright(temp);
 80021ca:	6828      	ldr	r0, [r5, #0]
 80021cc:	f7fe f9ba 	bl	8000544 <__aeabi_f2uiz>
 80021d0:	b2c0      	uxtb	r0, r0
 80021d2:	f7ff f8e5 	bl	80013a0 <setBright>
	}
	if (autoRotate) {
 80021d6:	4b24      	ldr	r3, [pc, #144]	; (8002268 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d008      	beq.n	80021f0 <HAL_TIM_PeriodElapsedCallback+0x80>
		if (angle == befoAngle)
 80021de:	4b23      	ldr	r3, [pc, #140]	; (800226c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80021e0:	4923      	ldr	r1, [pc, #140]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x100>)
 80021e2:	781a      	ldrb	r2, [r3, #0]
 80021e4:	6823      	ldr	r3, [r4, #0]
 80021e6:	780c      	ldrb	r4, [r1, #0]
 80021e8:	4822      	ldr	r0, [pc, #136]	; (8002274 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80021ea:	4294      	cmp	r4, r2
 80021ec:	d110      	bne.n	8002210 <HAL_TIM_PeriodElapsedCallback+0xa0>
			befoAngleC = nowAngleC;
 80021ee:	6003      	str	r3, [r0, #0]
			firF = 0;
			nowAngle = angle;
			befoAngle = nowAngle;
		}
	}
	if (buzM) {
 80021f0:	4921      	ldr	r1, [pc, #132]	; (8002278 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80021f2:	780b      	ldrb	r3, [r1, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00a      	beq.n	800220e <HAL_TIM_PeriodElapsedCallback+0x9e>
		buzC++;
 80021f8:	4a20      	ldr	r2, [pc, #128]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80021fa:	6813      	ldr	r3, [r2, #0]
 80021fc:	3301      	adds	r3, #1
 80021fe:	6013      	str	r3, [r2, #0]
		if (buzC < 100)
 8002200:	2b63      	cmp	r3, #99	; 0x63
 8002202:	d810      	bhi.n	8002226 <HAL_TIM_PeriodElapsedCallback+0xb6>
			BUZ(1);
 8002204:	2200      	movs	r2, #0
			BUZ(0);
		else if (buzC < 250)
			BUZ(1);
		else {
			buzC = buzM = 0;
			BUZ(0);
 8002206:	2110      	movs	r1, #16
 8002208:	481d      	ldr	r0, [pc, #116]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800220a:	f001 fa07 	bl	800361c <HAL_GPIO_WritePin>
		}
	}
}
 800220e:	bd70      	pop	{r4, r5, r6, pc}
		if ((nowAngleC - befoAngleC) > 250) {
 8002210:	6800      	ldr	r0, [r0, #0]
 8002212:	1a1b      	subs	r3, r3, r0
 8002214:	2bfa      	cmp	r3, #250	; 0xfa
 8002216:	d9eb      	bls.n	80021f0 <HAL_TIM_PeriodElapsedCallback+0x80>
			firF = 0;
 8002218:	2000      	movs	r0, #0
 800221a:	4b1a      	ldr	r3, [pc, #104]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x114>)
			befoAngle = nowAngle;
 800221c:	700a      	strb	r2, [r1, #0]
			firF = 0;
 800221e:	7018      	strb	r0, [r3, #0]
			nowAngle = angle;
 8002220:	4b19      	ldr	r3, [pc, #100]	; (8002288 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002222:	701a      	strb	r2, [r3, #0]
			befoAngle = nowAngle;
 8002224:	e7e4      	b.n	80021f0 <HAL_TIM_PeriodElapsedCallback+0x80>
		else if (buzC < 150)
 8002226:	2b95      	cmp	r3, #149	; 0x95
 8002228:	d801      	bhi.n	800222e <HAL_TIM_PeriodElapsedCallback+0xbe>
			BUZ(0);
 800222a:	2201      	movs	r2, #1
 800222c:	e7eb      	b.n	8002206 <HAL_TIM_PeriodElapsedCallback+0x96>
		else if (buzC < 250)
 800222e:	2bf9      	cmp	r3, #249	; 0xf9
 8002230:	d9e8      	bls.n	8002204 <HAL_TIM_PeriodElapsedCallback+0x94>
			buzC = buzM = 0;
 8002232:	2300      	movs	r3, #0
 8002234:	700b      	strb	r3, [r1, #0]
 8002236:	6013      	str	r3, [r2, #0]
 8002238:	e7f7      	b.n	800222a <HAL_TIM_PeriodElapsedCallback+0xba>
 800223a:	46c0      	nop			; (mov r8, r8)
 800223c:	20000f20 	.word	0x20000f20
 8002240:	20001040 	.word	0x20001040
 8002244:	20001720 	.word	0x20001720
 8002248:	20001090 	.word	0x20001090
 800224c:	20000f34 	.word	0x20000f34
 8002250:	20000f6c 	.word	0x20000f6c
 8002254:	2000171c 	.word	0x2000171c
 8002258:	00000bb8 	.word	0x00000bb8
 800225c:	437f0000 	.word	0x437f0000
 8002260:	40c00000 	.word	0x40c00000
 8002264:	20000f28 	.word	0x20000f28
 8002268:	20000f24 	.word	0x20000f24
 800226c:	20000f64 	.word	0x20000f64
 8002270:	200010f4 	.word	0x200010f4
 8002274:	20000f30 	.word	0x20000f30
 8002278:	20000b90 	.word	0x20000b90
 800227c:	20000b94 	.word	0x20000b94
 8002280:	50000400 	.word	0x50000400
 8002284:	20000f2c 	.word	0x20000f2c
 8002288:	2000108c 	.word	0x2000108c

0800228c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800228c:	b510      	push	{r4, lr}
 800228e:	b09c      	sub	sp, #112	; 0x70
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002290:	2224      	movs	r2, #36	; 0x24
 8002292:	2100      	movs	r1, #0
 8002294:	a80f      	add	r0, sp, #60	; 0x3c
 8002296:	f004 f9d4 	bl	8006642 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800229a:	2214      	movs	r2, #20
 800229c:	2100      	movs	r1, #0
 800229e:	a801      	add	r0, sp, #4
 80022a0:	f004 f9cf 	bl	8006642 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022a4:	2220      	movs	r2, #32
 80022a6:	2100      	movs	r1, #0
 80022a8:	a806      	add	r0, sp, #24
 80022aa:	f004 f9ca 	bl	8006642 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022ae:	491c      	ldr	r1, [pc, #112]	; (8002320 <SystemClock_Config+0x94>)
 80022b0:	4a1c      	ldr	r2, [pc, #112]	; (8002324 <SystemClock_Config+0x98>)
 80022b2:	680b      	ldr	r3, [r1, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022b4:	2401      	movs	r4, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022b6:	401a      	ands	r2, r3
 80022b8:	2380      	movs	r3, #128	; 0x80
 80022ba:	011b      	lsls	r3, r3, #4
 80022bc:	4313      	orrs	r3, r2
 80022be:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022c0:	2302      	movs	r3, #2
 80022c2:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022c4:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022c6:	2300      	movs	r3, #0
 80022c8:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	02db      	lsls	r3, r3, #11
 80022ce:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80022d0:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022d2:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80022d4:	03db      	lsls	r3, r3, #15
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022d6:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022d8:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022da:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80022dc:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022de:	f001 fd8d 	bl	8003dfc <HAL_RCC_OscConfig>
 80022e2:	2800      	cmp	r0, #0
 80022e4:	d001      	beq.n	80022ea <SystemClock_Config+0x5e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022e6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80022e8:	e7fe      	b.n	80022e8 <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ea:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022ec:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ee:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022f0:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022f2:	3b0c      	subs	r3, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022f4:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80022f6:	0021      	movs	r1, r4
 80022f8:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022fa:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80022fc:	f002 f802 	bl	8004304 <HAL_RCC_ClockConfig>
 8002300:	2800      	cmp	r0, #0
 8002302:	d001      	beq.n	8002308 <SystemClock_Config+0x7c>
 8002304:	b672      	cpsid	i
	while (1) {
 8002306:	e7fe      	b.n	8002306 <SystemClock_Config+0x7a>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002308:	2308      	movs	r3, #8
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800230a:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800230c:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800230e:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002310:	f002 f8c6 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 8002314:	2800      	cmp	r0, #0
 8002316:	d001      	beq.n	800231c <SystemClock_Config+0x90>
 8002318:	b672      	cpsid	i
	while (1) {
 800231a:	e7fe      	b.n	800231a <SystemClock_Config+0x8e>
}
 800231c:	b01c      	add	sp, #112	; 0x70
 800231e:	bd10      	pop	{r4, pc}
 8002320:	40007000 	.word	0x40007000
 8002324:	ffffe7ff 	.word	0xffffe7ff

08002328 <main>:
{
 8002328:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800232a:	2701      	movs	r7, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800232c:	2402      	movs	r4, #2
{
 800232e:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8002330:	f000 fd4a 	bl	8002dc8 <HAL_Init>
  SystemClock_Config();
 8002334:	f7ff ffaa 	bl	800228c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002338:	2214      	movs	r2, #20
 800233a:	2100      	movs	r1, #0
 800233c:	a807      	add	r0, sp, #28
 800233e:	f004 f980 	bl	8006642 <memset>
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8002342:	20a0      	movs	r0, #160	; 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002344:	4d9f      	ldr	r5, [pc, #636]	; (80025c4 <main+0x29c>)
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8002346:	003a      	movs	r2, r7
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002348:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 800234a:	2110      	movs	r1, #16
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800234c:	433b      	orrs	r3, r7
 800234e:	62eb      	str	r3, [r5, #44]	; 0x2c
 8002350:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8002352:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002354:	403b      	ands	r3, r7
 8002356:	9303      	str	r3, [sp, #12]
 8002358:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800235a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800235c:	2610      	movs	r6, #16
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800235e:	4323      	orrs	r3, r4
 8002360:	62eb      	str	r3, [r5, #44]	; 0x2c
 8002362:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002364:	4023      	ands	r3, r4
 8002366:	9304      	str	r3, [sp, #16]
 8002368:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 800236a:	f001 f957 	bl	800361c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 800236e:	003a      	movs	r2, r7
 8002370:	2110      	movs	r1, #16
 8002372:	4895      	ldr	r0, [pc, #596]	; (80025c8 <main+0x2a0>)
 8002374:	f001 f952 	bl	800361c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002378:	20a0      	movs	r0, #160	; 0xa0
 800237a:	a907      	add	r1, sp, #28
 800237c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800237e:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002380:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002382:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002384:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002386:	f001 f88d 	bl	80034a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EN_SW_Pin;
 800238a:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(EN_SW_GPIO_Port, &GPIO_InitStruct);
 800238c:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800238e:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = EN_SW_Pin;
 8002390:	005b      	lsls	r3, r3, #1
  HAL_GPIO_Init(EN_SW_GPIO_Port, &GPIO_InitStruct);
 8002392:	a907      	add	r1, sp, #28
 8002394:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = EN_SW_Pin;
 8002396:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002398:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(EN_SW_GPIO_Port, &GPIO_InitStruct);
 800239c:	f001 f882 	bl	80034a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EN_B_Pin|EN_A_Pin;
 80023a0:	23c0      	movs	r3, #192	; 0xc0
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a6:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023a8:	2384      	movs	r3, #132	; 0x84
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023aa:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023ac:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ae:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023b0:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b2:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b4:	f001 f876 	bl	80034a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b8:	2303      	movs	r3, #3
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80023ba:	4883      	ldr	r0, [pc, #524]	; (80025c8 <main+0x2a0>)
 80023bc:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023be:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = BUZZER_Pin;
 80023c0:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023c2:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f001 f86d 	bl	80034a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW2_Pin;
 80023ca:	2320      	movs	r3, #32
  HAL_GPIO_Init(SW2_GPIO_Port, &GPIO_InitStruct);
 80023cc:	487e      	ldr	r0, [pc, #504]	; (80025c8 <main+0x2a0>)
 80023ce:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = SW2_Pin;
 80023d0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d2:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023d4:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(SW2_GPIO_Port, &GPIO_InitStruct);
 80023d6:	f001 f865 	bl	80034a4 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80023da:	0022      	movs	r2, r4
 80023dc:	0021      	movs	r1, r4
 80023de:	2007      	movs	r0, #7
 80023e0:	f000 ff40 	bl	8003264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80023e4:	2007      	movs	r0, #7
 80023e6:	f000 ff67 	bl	80032b8 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023ea:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80023ec:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023ee:	433b      	orrs	r3, r7
 80023f0:	632b      	str	r3, [r5, #48]	; 0x30
 80023f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80023f4:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023f6:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80023f8:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023fa:	9302      	str	r3, [sp, #8]
 80023fc:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80023fe:	f000 ff31 	bl	8003264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002402:	2009      	movs	r0, #9
 8002404:	f000 ff58 	bl	80032b8 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8002408:	4d70      	ldr	r5, [pc, #448]	; (80025cc <main+0x2a4>)
 800240a:	4b71      	ldr	r3, [pc, #452]	; (80025d0 <main+0x2a8>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800240c:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 800240e:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x00100413;
 8002410:	4b70      	ldr	r3, [pc, #448]	; (80025d4 <main+0x2ac>)
  hi2c1.Init.OwnAddress1 = 0;
 8002412:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x00100413;
 8002414:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002416:	60ef      	str	r7, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002418:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800241a:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800241c:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800241e:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002420:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002422:	f001 fa2d 	bl	8003880 <HAL_I2C_Init>
 8002426:	0001      	movs	r1, r0
 8002428:	42a0      	cmp	r0, r4
 800242a:	d001      	beq.n	8002430 <main+0x108>
 800242c:	b672      	cpsid	i
	while (1) {
 800242e:	e7fe      	b.n	800242e <main+0x106>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002430:	0028      	movs	r0, r5
 8002432:	f001 fc43 	bl	8003cbc <HAL_I2CEx_ConfigAnalogFilter>
 8002436:	1e01      	subs	r1, r0, #0
 8002438:	d001      	beq.n	800243e <main+0x116>
 800243a:	b672      	cpsid	i
	while (1) {
 800243c:	e7fe      	b.n	800243c <main+0x114>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800243e:	0028      	movs	r0, r5
 8002440:	f001 fc62 	bl	8003d08 <HAL_I2CEx_ConfigDigitalFilter>
 8002444:	1e04      	subs	r4, r0, #0
 8002446:	d001      	beq.n	800244c <main+0x124>
 8002448:	b672      	cpsid	i
	while (1) {
 800244a:	e7fe      	b.n	800244a <main+0x122>
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 800244c:	2080      	movs	r0, #128	; 0x80
 800244e:	0140      	lsls	r0, r0, #5
 8002450:	f001 fc7e 	bl	8003d50 <HAL_I2CEx_EnableFastModePlus>
  hspi1.Instance = SPI1;
 8002454:	4860      	ldr	r0, [pc, #384]	; (80025d8 <main+0x2b0>)
 8002456:	4b61      	ldr	r3, [pc, #388]	; (80025dc <main+0x2b4>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002458:	6084      	str	r4, [r0, #8]
  hspi1.Instance = SPI1;
 800245a:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800245c:	2382      	movs	r3, #130	; 0x82
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	6043      	str	r3, [r0, #4]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002462:	33fc      	adds	r3, #252	; 0xfc
 8002464:	6183      	str	r3, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002466:	3bf9      	subs	r3, #249	; 0xf9
 8002468:	3bff      	subs	r3, #255	; 0xff
 800246a:	61c3      	str	r3, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 800246c:	3b01      	subs	r3, #1
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800246e:	60c4      	str	r4, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002470:	6104      	str	r4, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002472:	6144      	str	r4, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002474:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002476:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002478:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800247a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800247c:	f002 f970 	bl	8004760 <HAL_SPI_Init>
 8002480:	1e06      	subs	r6, r0, #0
 8002482:	d001      	beq.n	8002488 <main+0x160>
 8002484:	b672      	cpsid	i
	while (1) {
 8002486:	e7fe      	b.n	8002486 <main+0x15e>
  ADC_ChannelConfTypeDef sConfig = {0};
 8002488:	0001      	movs	r1, r0
 800248a:	2208      	movs	r2, #8
 800248c:	a807      	add	r0, sp, #28
 800248e:	f004 f8d8 	bl	8006642 <memset>
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8002492:	2307      	movs	r3, #7
  hadc.Init.OversamplingMode = DISABLE;
 8002494:	4c52      	ldr	r4, [pc, #328]	; (80025e0 <main+0x2b8>)
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8002496:	63a3      	str	r3, [r4, #56]	; 0x38
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002498:	2380      	movs	r3, #128	; 0x80
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800249e:	2380      	movs	r3, #128	; 0x80
 80024a0:	6263      	str	r3, [r4, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 80024a2:	0023      	movs	r3, r4
 80024a4:	332c      	adds	r3, #44	; 0x2c
 80024a6:	701f      	strb	r7, [r3, #0]
  hadc.Instance = ADC1;
 80024a8:	4b4e      	ldr	r3, [pc, #312]	; (80025e4 <main+0x2bc>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80024aa:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 80024ac:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80024ae:	2380      	movs	r3, #128	; 0x80
 80024b0:	05db      	lsls	r3, r3, #23
 80024b2:	6063      	str	r3, [r4, #4]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024b4:	2304      	movs	r3, #4
  hadc.Init.ContinuousConvMode = DISABLE;
 80024b6:	8426      	strh	r6, [r4, #32]
  hadc.Init.OversamplingMode = DISABLE;
 80024b8:	63e6      	str	r6, [r4, #60]	; 0x3c
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80024ba:	6326      	str	r6, [r4, #48]	; 0x30
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80024bc:	6366      	str	r6, [r4, #52]	; 0x34
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80024be:	60a6      	str	r6, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024c0:	60e6      	str	r6, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80024c2:	6127      	str	r7, [r4, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024c4:	6163      	str	r3, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80024c6:	61a6      	str	r6, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80024c8:	61e6      	str	r6, [r4, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80024ca:	f000 fd07 	bl	8002edc <HAL_ADC_Init>
 80024ce:	2800      	cmp	r0, #0
 80024d0:	d001      	beq.n	80024d6 <main+0x1ae>
 80024d2:	b672      	cpsid	i
	while (1) {
 80024d4:	e7fe      	b.n	80024d4 <main+0x1ac>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80024d6:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80024d8:	0020      	movs	r0, r4
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80024da:	015b      	lsls	r3, r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80024dc:	a907      	add	r1, sp, #28
  sConfig.Channel = ADC_CHANNEL_0;
 80024de:	9707      	str	r7, [sp, #28]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80024e0:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80024e2:	f000 fe6b 	bl	80031bc <HAL_ADC_ConfigChannel>
 80024e6:	9001      	str	r0, [sp, #4]
 80024e8:	2800      	cmp	r0, #0
 80024ea:	d001      	beq.n	80024f0 <main+0x1c8>
 80024ec:	b672      	cpsid	i
	while (1) {
 80024ee:	e7fe      	b.n	80024ee <main+0x1c6>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024f0:	2210      	movs	r2, #16
 80024f2:	9901      	ldr	r1, [sp, #4]
 80024f4:	a807      	add	r0, sp, #28
 80024f6:	f004 f8a4 	bl	8006642 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024fa:	2208      	movs	r2, #8
 80024fc:	9901      	ldr	r1, [sp, #4]
 80024fe:	a805      	add	r0, sp, #20
 8002500:	f004 f89f 	bl	8006642 <memset>
  htim2.Instance = TIM2;
 8002504:	2380      	movs	r3, #128	; 0x80
 8002506:	4e38      	ldr	r6, [pc, #224]	; (80025e8 <main+0x2c0>)
 8002508:	05db      	lsls	r3, r3, #23
 800250a:	6033      	str	r3, [r6, #0]
  htim2.Init.Prescaler = 32-1;
 800250c:	231f      	movs	r3, #31
 800250e:	6073      	str	r3, [r6, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002510:	9b01      	ldr	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002512:	0030      	movs	r0, r6
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002514:	60b3      	str	r3, [r6, #8]
  htim2.Init.Period = 1000-1;
 8002516:	4b35      	ldr	r3, [pc, #212]	; (80025ec <main+0x2c4>)
 8002518:	60f3      	str	r3, [r6, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800251a:	9b01      	ldr	r3, [sp, #4]
 800251c:	6133      	str	r3, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800251e:	6173      	str	r3, [r6, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002520:	f002 faa4 	bl	8004a6c <HAL_TIM_Base_Init>
 8002524:	2800      	cmp	r0, #0
 8002526:	d001      	beq.n	800252c <main+0x204>
 8002528:	b672      	cpsid	i
	while (1) {
 800252a:	e7fe      	b.n	800252a <main+0x202>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800252c:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800252e:	0030      	movs	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002530:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002532:	a907      	add	r1, sp, #28
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002534:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002536:	f002 fae9 	bl	8004b0c <HAL_TIM_ConfigClockSource>
 800253a:	2800      	cmp	r0, #0
 800253c:	d001      	beq.n	8002542 <main+0x21a>
 800253e:	b672      	cpsid	i
	while (1) {
 8002540:	e7fe      	b.n	8002540 <main+0x218>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002542:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002544:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002546:	a905      	add	r1, sp, #20
 8002548:	0030      	movs	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800254a:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800254c:	f002 fc12 	bl	8004d74 <HAL_TIMEx_MasterConfigSynchronization>
 8002550:	9001      	str	r0, [sp, #4]
 8002552:	2800      	cmp	r0, #0
 8002554:	d001      	beq.n	800255a <main+0x232>
 8002556:	b672      	cpsid	i
	while (1) {
 8002558:	e7fe      	b.n	8002558 <main+0x230>
  MX_FATFS_Init();
 800255a:	f002 fc37 	bl	8004dcc <MX_FATFS_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 800255e:	0030      	movs	r0, r6
 8002560:	f002 faa8 	bl	8004ab4 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc, &value, 1);
 8002564:	003a      	movs	r2, r7
 8002566:	4922      	ldr	r1, [pc, #136]	; (80025f0 <main+0x2c8>)
 8002568:	0020      	movs	r0, r4
 800256a:	f000 fd91 	bl	8003090 <HAL_ADC_Start_DMA>
	HAL_Delay(200);
 800256e:	20c8      	movs	r0, #200	; 0xc8
 8002570:	f000 fc50 	bl	8002e14 <HAL_Delay>
	f_scanFiles();
 8002574:	f7fe ff5c 	bl	8001430 <f_scanFiles>
	SSD1306_Init();
 8002578:	f000 f9e2 	bl	8002940 <SSD1306_Init>
	SSD1306_ToggleInvert();
 800257c:	f000 f85c 	bl	8002638 <SSD1306_ToggleInvert>
	init_MPU6050();
 8002580:	f7fe fd22 	bl	8000fc8 <init_MPU6050>
	cap1203_init(SENSITIVITY_2X);
 8002584:	2006      	movs	r0, #6
 8002586:	f7fe fe27 	bl	80011d8 <cap1203_init>
	set_sensitivity(&hi2c1, &Mpu6050, 0, 0);
 800258a:	9b01      	ldr	r3, [sp, #4]
 800258c:	0028      	movs	r0, r5
 800258e:	001a      	movs	r2, r3
 8002590:	4918      	ldr	r1, [pc, #96]	; (80025f4 <main+0x2cc>)
 8002592:	f7fe fd51 	bl	8001038 <set_sensitivity>
		if (key == basicMode) {
 8002596:	4b18      	ldr	r3, [pc, #96]	; (80025f8 <main+0x2d0>)
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d102      	bne.n	80025a4 <main+0x27c>
			basicScreen();
 800259e:	f7ff f907 	bl	80017b0 <basicScreen>
 80025a2:	e7f8      	b.n	8002596 <main+0x26e>
		} else if (key == bookMode) {
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d102      	bne.n	80025ae <main+0x286>
			bookScreen();
 80025a8:	f7ff fa16 	bl	80019d8 <bookScreen>
 80025ac:	e7f3      	b.n	8002596 <main+0x26e>
		} else if (key == readMode) {
 80025ae:	2b03      	cmp	r3, #3
 80025b0:	d102      	bne.n	80025b8 <main+0x290>
			readScreen();
 80025b2:	f7ff fb83 	bl	8001cbc <readScreen>
 80025b6:	e7ee      	b.n	8002596 <main+0x26e>
		} else if (key == settingMode) {
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d1ec      	bne.n	8002596 <main+0x26e>
			settingScreen();
 80025bc:	f7ff fc5c 	bl	8001e78 <settingScreen>
 80025c0:	e7e9      	b.n	8002596 <main+0x26e>
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	40021000 	.word	0x40021000
 80025c8:	50000400 	.word	0x50000400
 80025cc:	20000b40 	.word	0x20000b40
 80025d0:	40005400 	.word	0x40005400
 80025d4:	00100413 	.word	0x00100413
 80025d8:	20000fa8 	.word	0x20000fa8
 80025dc:	40013000 	.word	0x40013000
 80025e0:	20001098 	.word	0x20001098
 80025e4:	40012400 	.word	0x40012400
 80025e8:	20001000 	.word	0x20001000
 80025ec:	000003e7 	.word	0x000003e7
 80025f0:	2000171c 	.word	0x2000171c
 80025f4:	20000f38 	.word	0x20000f38
 80025f8:	200000f5 	.word	0x200000f5

080025fc <HAL_GPIO_EXTI_Callback>:
	if (GPIO_Pin == GPIO_PIN_10) {
 80025fc:	2380      	movs	r3, #128	; 0x80
 80025fe:	2280      	movs	r2, #128	; 0x80
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	0092      	lsls	r2, r2, #2
 8002604:	4298      	cmp	r0, r3
 8002606:	d109      	bne.n	800261c <HAL_GPIO_EXTI_Callback+0x20>
		if (SW1B == 1) {
 8002608:	23a0      	movs	r3, #160	; 0xa0
 800260a:	05db      	lsls	r3, r3, #23
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	4213      	tst	r3, r2
 8002610:	d103      	bne.n	800261a <HAL_GPIO_EXTI_Callback+0x1e>
			rotarySw = 2;
 8002612:	3aff      	subs	r2, #255	; 0xff
 8002614:	4b06      	ldr	r3, [pc, #24]	; (8002630 <HAL_GPIO_EXTI_Callback+0x34>)
 8002616:	3aff      	subs	r2, #255	; 0xff
			rotarySw = 1;
 8002618:	701a      	strb	r2, [r3, #0]
}
 800261a:	4770      	bx	lr
	if (GPIO_Pin == GPIO_PIN_9) {
 800261c:	4290      	cmp	r0, r2
 800261e:	d1fc      	bne.n	800261a <HAL_GPIO_EXTI_Callback+0x1e>
		if (SW1A == 1) {
 8002620:	22a0      	movs	r2, #160	; 0xa0
 8002622:	05d2      	lsls	r2, r2, #23
 8002624:	6912      	ldr	r2, [r2, #16]
 8002626:	421a      	tst	r2, r3
 8002628:	d1f7      	bne.n	800261a <HAL_GPIO_EXTI_Callback+0x1e>
			rotarySw = 1;
 800262a:	2201      	movs	r2, #1
 800262c:	4b00      	ldr	r3, [pc, #0]	; (8002630 <HAL_GPIO_EXTI_Callback+0x34>)
 800262e:	e7f3      	b.n	8002618 <HAL_GPIO_EXTI_Callback+0x1c>
 8002630:	20000dc8 	.word	0x20000dc8

08002634 <Error_Handler>:
 8002634:	b672      	cpsid	i
	while (1) {
 8002636:	e7fe      	b.n	8002636 <Error_Handler+0x2>

08002638 <SSD1306_ToggleInvert>:

void SSD1306_ToggleInvert(void) {
	uint16_t i;

	/* Toggle invert */
	SSD1306.Inverted = !SSD1306.Inverted;
 8002638:	4a08      	ldr	r2, [pc, #32]	; (800265c <SSD1306_ToggleInvert+0x24>)
 800263a:	7913      	ldrb	r3, [r2, #4]
 800263c:	4259      	negs	r1, r3
 800263e:	414b      	adcs	r3, r1
 8002640:	7113      	strb	r3, [r2, #4]
 8002642:	2380      	movs	r3, #128	; 0x80
 8002644:	4a06      	ldr	r2, [pc, #24]	; (8002660 <SSD1306_ToggleInvert+0x28>)
 8002646:	011b      	lsls	r3, r3, #4

	/* Do memory toggle */
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
 8002648:	7811      	ldrb	r1, [r2, #0]
 800264a:	3b01      	subs	r3, #1
 800264c:	43c9      	mvns	r1, r1
 800264e:	b29b      	uxth	r3, r3
 8002650:	7011      	strb	r1, [r2, #0]
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002652:	3201      	adds	r2, #1
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1f7      	bne.n	8002648 <SSD1306_ToggleInvert+0x10>
	}
}
 8002658:	4770      	bx	lr
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	20000114 	.word	0x20000114
 8002660:	2000011a 	.word	0x2000011a

08002664 <SSD1306_Fill>:

void SSD1306_Fill(SSD1306_COLOR_t color) {
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF,
 8002664:	2100      	movs	r1, #0
void SSD1306_Fill(SSD1306_COLOR_t color) {
 8002666:	b510      	push	{r4, lr}
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF,
 8002668:	4288      	cmp	r0, r1
 800266a:	d000      	beq.n	800266e <SSD1306_Fill+0xa>
 800266c:	31ff      	adds	r1, #255	; 0xff
 800266e:	2280      	movs	r2, #128	; 0x80
 8002670:	4802      	ldr	r0, [pc, #8]	; (800267c <SSD1306_Fill+0x18>)
 8002672:	0112      	lsls	r2, r2, #4
 8002674:	f003 ffe5 	bl	8006642 <memset>
			sizeof(SSD1306_Buffer));
}
 8002678:	bd10      	pop	{r4, pc}
 800267a:	46c0      	nop			; (mov r8, r8)
 800267c:	2000011a 	.word	0x2000011a

08002680 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8002680:	b530      	push	{r4, r5, lr}
	if (x >= SSD1306_WIDTH) {
 8002682:	287f      	cmp	r0, #127	; 0x7f
 8002684:	d814      	bhi.n	80026b0 <SSD1306_DrawPixel+0x30>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8002686:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <SSD1306_DrawPixel+0x38>)
 8002688:	791b      	ldrb	r3, [r3, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d002      	beq.n	8002694 <SSD1306_DrawPixel+0x14>
		color = (SSD1306_COLOR_t) !color;
 800268e:	4253      	negs	r3, r2
 8002690:	415a      	adcs	r2, r3
 8002692:	b2d2      	uxtb	r2, r2
	}

	/* Set color */

	if (color == SSD1306_COLOR_WHITE) {
 8002694:	08cb      	lsrs	r3, r1, #3
 8002696:	01db      	lsls	r3, r3, #7
 8002698:	1818      	adds	r0, r3, r0
 800269a:	2307      	movs	r3, #7
 800269c:	400b      	ands	r3, r1
 800269e:	2101      	movs	r1, #1
 80026a0:	4099      	lsls	r1, r3
 80026a2:	4d06      	ldr	r5, [pc, #24]	; (80026bc <SSD1306_DrawPixel+0x3c>)
 80026a4:	b24b      	sxtb	r3, r1
 80026a6:	562c      	ldrsb	r4, [r5, r0]
 80026a8:	2a01      	cmp	r2, #1
 80026aa:	d102      	bne.n	80026b2 <SSD1306_DrawPixel+0x32>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80026ac:	4323      	orrs	r3, r4
 80026ae:	542b      	strb	r3, [r5, r0]
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));

	}
}
 80026b0:	bd30      	pop	{r4, r5, pc}
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80026b2:	439c      	bics	r4, r3
 80026b4:	542c      	strb	r4, [r5, r0]
 80026b6:	e7fb      	b.n	80026b0 <SSD1306_DrawPixel+0x30>
 80026b8:	20000114 	.word	0x20000114
 80026bc:	2000011a 	.word	0x2000011a

080026c0 <SSD1306_GotoXY>:
void SSD1306_GotoXY(uint16_t x, uint16_t y) {
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80026c0:	4b01      	ldr	r3, [pc, #4]	; (80026c8 <SSD1306_GotoXY+0x8>)
 80026c2:	8018      	strh	r0, [r3, #0]
	SSD1306.CurrentY = y;
 80026c4:	8059      	strh	r1, [r3, #2]
}
 80026c6:	4770      	bx	lr
 80026c8:	20000114 	.word	0x20000114

080026cc <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t *Font, SSD1306_COLOR_t color,
		uint8_t angle) {
 80026cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80026ce:	000c      	movs	r4, r1
 80026d0:	0017      	movs	r7, r2
 80026d2:	1e1d      	subs	r5, r3, #0
 80026d4:	9000      	str	r0, [sp, #0]
//		/* Error */
//		return 0;
//	}

	/* Go through font */
	if (angle == 0) {
 80026d6:	d01e      	beq.n	8002716 <SSD1306_Putc+0x4a>
		/* Increase pointer */
		if (SSD1306.CurrentY == 67)
			SSD1306.CurrentY = 57;
		else
			SSD1306.CurrentY -= Font->FontWidth;
	} else if (angle == 1) {
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d15b      	bne.n	8002794 <SSD1306_Putc+0xc8>
		for (i = 0; i < Font->FontHeight; i++) {
 80026dc:	2500      	movs	r5, #0
 80026de:	e03c      	b.n	800275a <SSD1306_Putc+0x8e>
				if ((b >> i) & 0x0400) {
 80026e0:	8818      	ldrh	r0, [r3, #0]
				b = Font->data[(ch - 32) * Font->FontHeight + j];
 80026e2:	9b00      	ldr	r3, [sp, #0]
 80026e4:	1980      	adds	r0, r0, r6
 80026e6:	3b20      	subs	r3, #32
 80026e8:	4353      	muls	r3, r2
 80026ea:	6862      	ldr	r2, [r4, #4]
 80026ec:	199b      	adds	r3, r3, r6
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	5a9b      	ldrh	r3, [r3, r2]
				if ((b >> i) & 0x0400) {
 80026f2:	2280      	movs	r2, #128	; 0x80
 80026f4:	40eb      	lsrs	r3, r5
 80026f6:	1949      	adds	r1, r1, r5
 80026f8:	00d2      	lsls	r2, r2, #3
 80026fa:	b280      	uxth	r0, r0
 80026fc:	b289      	uxth	r1, r1
 80026fe:	4213      	tst	r3, r2
 8002700:	d014      	beq.n	800272c <SSD1306_Putc+0x60>
					SSD1306_DrawPixel(SSD1306.CurrentX + j,
 8002702:	003a      	movs	r2, r7
					SSD1306_DrawPixel(SSD1306.CurrentX + j,
 8002704:	f7ff ffbc 	bl	8002680 <SSD1306_DrawPixel>
			for (j = 0; j < Font->FontHeight; j++) {
 8002708:	3601      	adds	r6, #1
 800270a:	4b51      	ldr	r3, [pc, #324]	; (8002850 <SSD1306_Putc+0x184>)
 800270c:	7862      	ldrb	r2, [r4, #1]
 800270e:	8859      	ldrh	r1, [r3, #2]
 8002710:	42b2      	cmp	r2, r6
 8002712:	d8e5      	bhi.n	80026e0 <SSD1306_Putc+0x14>
		for (i = 0; i < Font->FontWidth; i++) { //6
 8002714:	3501      	adds	r5, #1
 8002716:	7821      	ldrb	r1, [r4, #0]
 8002718:	42a9      	cmp	r1, r5
 800271a:	d80b      	bhi.n	8002734 <SSD1306_Putc+0x68>
		if (SSD1306.CurrentY == 67)
 800271c:	4a4c      	ldr	r2, [pc, #304]	; (8002850 <SSD1306_Putc+0x184>)
 800271e:	8853      	ldrh	r3, [r2, #2]
 8002720:	2b43      	cmp	r3, #67	; 0x43
 8002722:	d109      	bne.n	8002738 <SSD1306_Putc+0x6c>
			SSD1306.CurrentY = 57;
 8002724:	3b0a      	subs	r3, #10
			SSD1306.CurrentY -= Font->FontWidth;
 8002726:	8053      	strh	r3, [r2, #2]
		/* Increase pointer */
		SSD1306.CurrentX -= Font->FontWidth;
	}
	/* Return character written */
	return ch;
}
 8002728:	9800      	ldr	r0, [sp, #0]
 800272a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
					SSD1306_DrawPixel(SSD1306.CurrentX + j,
 800272c:	427a      	negs	r2, r7
 800272e:	417a      	adcs	r2, r7
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	e7e7      	b.n	8002704 <SSD1306_Putc+0x38>
			for (j = 0; j < Font->FontHeight; j++) {
 8002734:	2600      	movs	r6, #0
 8002736:	e7e8      	b.n	800270a <SSD1306_Putc+0x3e>
			SSD1306.CurrentY -= Font->FontWidth;
 8002738:	1a5b      	subs	r3, r3, r1
 800273a:	e7f4      	b.n	8002726 <SSD1306_Putc+0x5a>
			for (j = 0; j < Font->FontWidth; j++) {
 800273c:	2600      	movs	r6, #0
			b = Font->data[(ch - 32) * Font->FontHeight + i];
 800273e:	9a00      	ldr	r2, [sp, #0]
 8002740:	3a20      	subs	r2, #32
 8002742:	4353      	muls	r3, r2
 8002744:	6862      	ldr	r2, [r4, #4]
 8002746:	195b      	adds	r3, r3, r5
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	5a9b      	ldrh	r3, [r3, r2]
 800274c:	9301      	str	r3, [sp, #4]
			for (j = 0; j < Font->FontWidth; j++) {
 800274e:	4b40      	ldr	r3, [pc, #256]	; (8002850 <SSD1306_Putc+0x184>)
 8002750:	7822      	ldrb	r2, [r4, #0]
 8002752:	8818      	ldrh	r0, [r3, #0]
 8002754:	42b2      	cmp	r2, r6
 8002756:	d809      	bhi.n	800276c <SSD1306_Putc+0xa0>
		for (i = 0; i < Font->FontHeight; i++) {
 8002758:	3501      	adds	r5, #1
 800275a:	7863      	ldrb	r3, [r4, #1]
 800275c:	42ab      	cmp	r3, r5
 800275e:	d8ed      	bhi.n	800273c <SSD1306_Putc+0x70>
		SSD1306.CurrentX += Font->FontWidth;
 8002760:	4a3b      	ldr	r2, [pc, #236]	; (8002850 <SSD1306_Putc+0x184>)
 8002762:	7823      	ldrb	r3, [r4, #0]
 8002764:	8811      	ldrh	r1, [r2, #0]
 8002766:	185b      	adds	r3, r3, r1
		SSD1306.CurrentX -= Font->FontWidth;
 8002768:	8013      	strh	r3, [r2, #0]
 800276a:	e7dd      	b.n	8002728 <SSD1306_Putc+0x5c>
				if ((b << j) & 0x8000) {
 800276c:	8859      	ldrh	r1, [r3, #2]
 800276e:	9b01      	ldr	r3, [sp, #4]
 8002770:	2280      	movs	r2, #128	; 0x80
 8002772:	40b3      	lsls	r3, r6
 8002774:	1980      	adds	r0, r0, r6
 8002776:	1949      	adds	r1, r1, r5
 8002778:	0212      	lsls	r2, r2, #8
 800277a:	b280      	uxth	r0, r0
 800277c:	b289      	uxth	r1, r1
 800277e:	4213      	tst	r3, r2
 8002780:	d004      	beq.n	800278c <SSD1306_Putc+0xc0>
					SSD1306_DrawPixel(SSD1306.CurrentX + j,
 8002782:	003a      	movs	r2, r7
					SSD1306_DrawPixel(SSD1306.CurrentX + j,
 8002784:	f7ff ff7c 	bl	8002680 <SSD1306_DrawPixel>
			for (j = 0; j < Font->FontWidth; j++) {
 8002788:	3601      	adds	r6, #1
 800278a:	e7e0      	b.n	800274e <SSD1306_Putc+0x82>
					SSD1306_DrawPixel(SSD1306.CurrentX + j,
 800278c:	427a      	negs	r2, r7
 800278e:	417a      	adcs	r2, r7
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	e7f7      	b.n	8002784 <SSD1306_Putc+0xb8>
	} else if (angle == 2) {
 8002794:	2b02      	cmp	r3, #2
 8002796:	d032      	beq.n	80027fe <SSD1306_Putc+0x132>
		for (i = 0; i < Font->FontHeight; i++) {
 8002798:	2500      	movs	r5, #0
 800279a:	7863      	ldrb	r3, [r4, #1]
 800279c:	42ab      	cmp	r3, r5
 800279e:	d830      	bhi.n	8002802 <SSD1306_Putc+0x136>
		SSD1306.CurrentX -= Font->FontWidth;
 80027a0:	4a2b      	ldr	r2, [pc, #172]	; (8002850 <SSD1306_Putc+0x184>)
 80027a2:	7821      	ldrb	r1, [r4, #0]
 80027a4:	8813      	ldrh	r3, [r2, #0]
 80027a6:	1a5b      	subs	r3, r3, r1
 80027a8:	e7de      	b.n	8002768 <SSD1306_Putc+0x9c>
				if ((b >> i) & 0x0400) {
 80027aa:	8818      	ldrh	r0, [r3, #0]
				b = Font->data[(ch - 32) * Font->FontHeight + (7 - j)];
 80027ac:	9b00      	ldr	r3, [sp, #0]
 80027ae:	3107      	adds	r1, #7
 80027b0:	3b20      	subs	r3, #32
 80027b2:	4353      	muls	r3, r2
 80027b4:	3307      	adds	r3, #7
 80027b6:	6862      	ldr	r2, [r4, #4]
 80027b8:	1b9b      	subs	r3, r3, r6
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	5a9b      	ldrh	r3, [r3, r2]
				if ((b >> i) & 0x0400) {
 80027be:	2280      	movs	r2, #128	; 0x80
 80027c0:	40eb      	lsrs	r3, r5
 80027c2:	1980      	adds	r0, r0, r6
 80027c4:	1b49      	subs	r1, r1, r5
 80027c6:	00d2      	lsls	r2, r2, #3
 80027c8:	b280      	uxth	r0, r0
 80027ca:	b289      	uxth	r1, r1
 80027cc:	4213      	tst	r3, r2
 80027ce:	d010      	beq.n	80027f2 <SSD1306_Putc+0x126>
					SSD1306_DrawPixel(SSD1306.CurrentX + j,
 80027d0:	003a      	movs	r2, r7
					SSD1306_DrawPixel(SSD1306.CurrentX + j,
 80027d2:	f7ff ff55 	bl	8002680 <SSD1306_DrawPixel>
			for (j = 0; j < Font->FontHeight; j++) {
 80027d6:	3601      	adds	r6, #1
 80027d8:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <SSD1306_Putc+0x184>)
 80027da:	7862      	ldrb	r2, [r4, #1]
 80027dc:	8859      	ldrh	r1, [r3, #2]
 80027de:	42b2      	cmp	r2, r6
 80027e0:	d8e3      	bhi.n	80027aa <SSD1306_Putc+0xde>
		for (i = 0; i < Font->FontWidth; i++) {
 80027e2:	3501      	adds	r5, #1
 80027e4:	7821      	ldrb	r1, [r4, #0]
 80027e6:	42a9      	cmp	r1, r5
 80027e8:	d807      	bhi.n	80027fa <SSD1306_Putc+0x12e>
		SSD1306.CurrentY += Font->FontWidth;
 80027ea:	4a19      	ldr	r2, [pc, #100]	; (8002850 <SSD1306_Putc+0x184>)
 80027ec:	8853      	ldrh	r3, [r2, #2]
 80027ee:	185b      	adds	r3, r3, r1
 80027f0:	e799      	b.n	8002726 <SSD1306_Putc+0x5a>
					SSD1306_DrawPixel(SSD1306.CurrentX + j,
 80027f2:	427a      	negs	r2, r7
 80027f4:	417a      	adcs	r2, r7
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	e7eb      	b.n	80027d2 <SSD1306_Putc+0x106>
			for (j = 0; j < Font->FontHeight; j++) {
 80027fa:	2600      	movs	r6, #0
 80027fc:	e7ec      	b.n	80027d8 <SSD1306_Putc+0x10c>
		for (i = 0; i < Font->FontWidth; i++) {
 80027fe:	2500      	movs	r5, #0
 8002800:	e7f0      	b.n	80027e4 <SSD1306_Putc+0x118>
			for (j = 0; j < Font->FontWidth; j++) {
 8002802:	2600      	movs	r6, #0
			b = Font->data[(ch - 32) * Font->FontHeight + (7 - i)];
 8002804:	9a00      	ldr	r2, [sp, #0]
 8002806:	3a20      	subs	r2, #32
 8002808:	4353      	muls	r3, r2
 800280a:	3307      	adds	r3, #7
 800280c:	6862      	ldr	r2, [r4, #4]
 800280e:	1b5b      	subs	r3, r3, r5
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	5a9b      	ldrh	r3, [r3, r2]
 8002814:	9301      	str	r3, [sp, #4]
			for (j = 0; j < Font->FontWidth; j++) {
 8002816:	4b0e      	ldr	r3, [pc, #56]	; (8002850 <SSD1306_Putc+0x184>)
 8002818:	7822      	ldrb	r2, [r4, #0]
 800281a:	8818      	ldrh	r0, [r3, #0]
 800281c:	42b2      	cmp	r2, r6
 800281e:	d801      	bhi.n	8002824 <SSD1306_Putc+0x158>
		for (i = 0; i < Font->FontHeight; i++) {
 8002820:	3501      	adds	r5, #1
 8002822:	e7ba      	b.n	800279a <SSD1306_Putc+0xce>
				if ((b << j) & 0x8000) {
 8002824:	8859      	ldrh	r1, [r3, #2]
 8002826:	9b01      	ldr	r3, [sp, #4]
 8002828:	2280      	movs	r2, #128	; 0x80
 800282a:	40b3      	lsls	r3, r6
 800282c:	3007      	adds	r0, #7
 800282e:	1b80      	subs	r0, r0, r6
 8002830:	1949      	adds	r1, r1, r5
 8002832:	0212      	lsls	r2, r2, #8
 8002834:	b280      	uxth	r0, r0
 8002836:	b289      	uxth	r1, r1
 8002838:	4213      	tst	r3, r2
 800283a:	d004      	beq.n	8002846 <SSD1306_Putc+0x17a>
					SSD1306_DrawPixel(SSD1306.CurrentX + (7 - j),
 800283c:	003a      	movs	r2, r7
					SSD1306_DrawPixel(SSD1306.CurrentX + (7 - j),
 800283e:	f7ff ff1f 	bl	8002680 <SSD1306_DrawPixel>
			for (j = 0; j < Font->FontWidth; j++) {
 8002842:	3601      	adds	r6, #1
 8002844:	e7e7      	b.n	8002816 <SSD1306_Putc+0x14a>
					SSD1306_DrawPixel(SSD1306.CurrentX + (7 - j),
 8002846:	427a      	negs	r2, r7
 8002848:	417a      	adcs	r2, r7
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	e7f7      	b.n	800283e <SSD1306_Putc+0x172>
 800284e:	46c0      	nop			; (mov r8, r8)
 8002850:	20000114 	.word	0x20000114

08002854 <SSD1306_Puts>:

char SSD1306_Puts(char *str, FontDef_t *Font, SSD1306_COLOR_t color,
		uint8_t angle) {
 8002854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002856:	0004      	movs	r4, r0
 8002858:	000d      	movs	r5, r1
 800285a:	0016      	movs	r6, r2
 800285c:	001f      	movs	r7, r3
	/* Write characters */
	while (*str) {
 800285e:	7820      	ldrb	r0, [r4, #0]
 8002860:	2800      	cmp	r0, #0
 8002862:	d100      	bne.n	8002866 <SSD1306_Puts+0x12>
		str++;
	}

	/* Everything OK, zero should be returned */
	return *str;
}
 8002864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (SSD1306_Putc(*str, Font, color, angle) != *str) {
 8002866:	003b      	movs	r3, r7
 8002868:	0032      	movs	r2, r6
 800286a:	0029      	movs	r1, r5
 800286c:	f7ff ff2e 	bl	80026cc <SSD1306_Putc>
 8002870:	0003      	movs	r3, r0
 8002872:	7820      	ldrb	r0, [r4, #0]
 8002874:	4283      	cmp	r3, r0
 8002876:	d1f5      	bne.n	8002864 <SSD1306_Puts+0x10>
		str++;
 8002878:	3401      	adds	r4, #1
 800287a:	e7f0      	b.n	800285e <SSD1306_Puts+0xa>

0800287c <ssd1306_I2C_WriteMulti>:
	//	p--;
	//MX_I2C1_Init();
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t *data,
		uint16_t count) {
 800287c:	b570      	push	{r4, r5, r6, lr}
	uint8_t dt[256];
	dt[0] = reg;
	uint8_t i;
	for (i = 0; i < count; i++)
 800287e:	2400      	movs	r4, #0
		uint16_t count) {
 8002880:	b0c2      	sub	sp, #264	; 0x108
 8002882:	0015      	movs	r5, r2
	dt[0] = reg;
 8002884:	aa02      	add	r2, sp, #8
 8002886:	7011      	strb	r1, [r2, #0]
	for (i = 0; i < count; i++)
 8002888:	429c      	cmp	r4, r3
 800288a:	d309      	bcc.n	80028a0 <ssd1306_I2C_WriteMulti+0x24>
		dt[i + 1] = data[i];
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count + 1, 10);
 800288c:	b281      	uxth	r1, r0
 800288e:	200a      	movs	r0, #10
 8002890:	3301      	adds	r3, #1
 8002892:	9000      	str	r0, [sp, #0]
 8002894:	b29b      	uxth	r3, r3
 8002896:	4805      	ldr	r0, [pc, #20]	; (80028ac <ssd1306_I2C_WriteMulti+0x30>)
 8002898:	f001 f848 	bl	800392c <HAL_I2C_Master_Transmit>
}
 800289c:	b042      	add	sp, #264	; 0x108
 800289e:	bd70      	pop	{r4, r5, r6, pc}
		dt[i + 1] = data[i];
 80028a0:	5d2e      	ldrb	r6, [r5, r4]
 80028a2:	1911      	adds	r1, r2, r4
	for (i = 0; i < count; i++)
 80028a4:	3401      	adds	r4, #1
		dt[i + 1] = data[i];
 80028a6:	704e      	strb	r6, [r1, #1]
	for (i = 0; i < count; i++)
 80028a8:	b2e4      	uxtb	r4, r4
 80028aa:	e7ed      	b.n	8002888 <ssd1306_I2C_WriteMulti+0xc>
 80028ac:	20000b40 	.word	0x20000b40

080028b0 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80028b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t dt[2];
	dt[0] = reg;
 80028b2:	466b      	mov	r3, sp
 80028b4:	7319      	strb	r1, [r3, #12]
	dt[1] = data;
 80028b6:	735a      	strb	r2, [r3, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80028b8:	230a      	movs	r3, #10
 80028ba:	0001      	movs	r1, r0
 80028bc:	9300      	str	r3, [sp, #0]
 80028be:	aa03      	add	r2, sp, #12
 80028c0:	3b08      	subs	r3, #8
 80028c2:	4802      	ldr	r0, [pc, #8]	; (80028cc <ssd1306_I2C_Write+0x1c>)
 80028c4:	f001 f832 	bl	800392c <HAL_I2C_Master_Transmit>
}
 80028c8:	b005      	add	sp, #20
 80028ca:	bd00      	pop	{pc}
 80028cc:	20000b40 	.word	0x20000b40

080028d0 <SSD1306_UpdateScreen>:
void SSD1306_UpdateScreen(void) {
 80028d0:	b570      	push	{r4, r5, r6, lr}
 80028d2:	24b0      	movs	r4, #176	; 0xb0
		SSD1306_WRITECOMMAND(0xB0 + m, 0);
 80028d4:	2678      	movs	r6, #120	; 0x78
 80028d6:	4d19      	ldr	r5, [pc, #100]	; (800293c <SSD1306_UpdateScreen+0x6c>)
 80028d8:	0022      	movs	r2, r4
 80028da:	2100      	movs	r1, #0
 80028dc:	0030      	movs	r0, r6
 80028de:	f7ff ffe7 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00, 0);
 80028e2:	2200      	movs	r2, #0
 80028e4:	0030      	movs	r0, r6
 80028e6:	0011      	movs	r1, r2
 80028e8:	f7ff ffe2 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10, 0);
 80028ec:	2210      	movs	r2, #16
 80028ee:	2100      	movs	r1, #0
 80028f0:	0030      	movs	r0, r6
 80028f2:	f7ff ffdd 	bl	80028b0 <ssd1306_I2C_Write>
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR_0, 0x40,
 80028f6:	2380      	movs	r3, #128	; 0x80
 80028f8:	00db      	lsls	r3, r3, #3
 80028fa:	18ea      	adds	r2, r5, r3
 80028fc:	2140      	movs	r1, #64	; 0x40
 80028fe:	2380      	movs	r3, #128	; 0x80
 8002900:	0030      	movs	r0, r6
 8002902:	f7ff ffbb 	bl	800287c <ssd1306_I2C_WriteMulti>
		SSD1306_WRITECOMMAND(0xB0 + m, 1);
 8002906:	0022      	movs	r2, r4
 8002908:	2100      	movs	r1, #0
 800290a:	207a      	movs	r0, #122	; 0x7a
 800290c:	f7ff ffd0 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00, 1);
 8002910:	2200      	movs	r2, #0
 8002912:	207a      	movs	r0, #122	; 0x7a
 8002914:	0011      	movs	r1, r2
 8002916:	f7ff ffcb 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10, 1);
 800291a:	3401      	adds	r4, #1
 800291c:	2210      	movs	r2, #16
 800291e:	2100      	movs	r1, #0
 8002920:	207a      	movs	r0, #122	; 0x7a
 8002922:	f7ff ffc5 	bl	80028b0 <ssd1306_I2C_Write>
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR_1, 0x40,
 8002926:	b2e4      	uxtb	r4, r4
 8002928:	002a      	movs	r2, r5
 800292a:	2380      	movs	r3, #128	; 0x80
 800292c:	2140      	movs	r1, #64	; 0x40
 800292e:	207a      	movs	r0, #122	; 0x7a
 8002930:	f7ff ffa4 	bl	800287c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8002934:	3580      	adds	r5, #128	; 0x80
 8002936:	2cb8      	cmp	r4, #184	; 0xb8
 8002938:	d1ce      	bne.n	80028d8 <SSD1306_UpdateScreen+0x8>
}
 800293a:	bd70      	pop	{r4, r5, r6, pc}
 800293c:	2000011a 	.word	0x2000011a

08002940 <SSD1306_Init>:
uint8_t SSD1306_Init(void) {
 8002940:	b570      	push	{r4, r5, r6, lr}
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR_1, 30, 20000) != HAL_OK) {
 8002942:	221e      	movs	r2, #30
 8002944:	217a      	movs	r1, #122	; 0x7a
 8002946:	4b56      	ldr	r3, [pc, #344]	; (8002aa0 <SSD1306_Init+0x160>)
 8002948:	4856      	ldr	r0, [pc, #344]	; (8002aa4 <SSD1306_Init+0x164>)
 800294a:	f001 f913 	bl	8003b74 <HAL_I2C_IsDeviceReady>
		return 0;
 800294e:	2500      	movs	r5, #0
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR_1, 30, 20000) != HAL_OK) {
 8002950:	42a8      	cmp	r0, r5
 8002952:	d000      	beq.n	8002956 <SSD1306_Init+0x16>
 8002954:	e0a0      	b.n	8002a98 <SSD1306_Init+0x158>
		SSD1306_WRITECOMMAND(0xAE, sel); //display off
 8002956:	2478      	movs	r4, #120	; 0x78
		SSD1306_WRITECOMMAND(0x20, sel); //Set Memory Addressing Mode
 8002958:	2620      	movs	r6, #32
 800295a:	3502      	adds	r5, #2
		SSD1306_WRITECOMMAND(0xAE, sel); //display off
 800295c:	0020      	movs	r0, r4
 800295e:	22ae      	movs	r2, #174	; 0xae
 8002960:	2100      	movs	r1, #0
 8002962:	f7ff ffa5 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x20, sel); //Set Memory Addressing Mode
 8002966:	0020      	movs	r0, r4
 8002968:	0032      	movs	r2, r6
 800296a:	2100      	movs	r1, #0
 800296c:	f7ff ffa0 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10, sel); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002970:	0020      	movs	r0, r4
 8002972:	2210      	movs	r2, #16
 8002974:	2100      	movs	r1, #0
 8002976:	f7ff ff9b 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xB0, sel); //Set Page Start Address for Page Addressing Mode,0-7
 800297a:	0020      	movs	r0, r4
 800297c:	22b0      	movs	r2, #176	; 0xb0
 800297e:	2100      	movs	r1, #0
 8002980:	f7ff ff96 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xC8, sel); //Set COM Output Scan Direction
 8002984:	0020      	movs	r0, r4
 8002986:	22c8      	movs	r2, #200	; 0xc8
 8002988:	2100      	movs	r1, #0
 800298a:	f7ff ff91 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00, sel); //---set low column address
 800298e:	2200      	movs	r2, #0
 8002990:	0020      	movs	r0, r4
 8002992:	0011      	movs	r1, r2
 8002994:	f7ff ff8c 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10, sel); //---set high column address
 8002998:	0020      	movs	r0, r4
 800299a:	2210      	movs	r2, #16
 800299c:	2100      	movs	r1, #0
 800299e:	f7ff ff87 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x40, sel); //--set start line address
 80029a2:	0020      	movs	r0, r4
 80029a4:	2240      	movs	r2, #64	; 0x40
 80029a6:	2100      	movs	r1, #0
 80029a8:	f7ff ff82 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x81, sel); //--set contrast control register
 80029ac:	0020      	movs	r0, r4
 80029ae:	2281      	movs	r2, #129	; 0x81
 80029b0:	2100      	movs	r1, #0
 80029b2:	f7ff ff7d 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xFF, sel);
 80029b6:	0020      	movs	r0, r4
 80029b8:	22ff      	movs	r2, #255	; 0xff
 80029ba:	2100      	movs	r1, #0
 80029bc:	f7ff ff78 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xA1, sel); //--set segment re-map 0 to 127
 80029c0:	0020      	movs	r0, r4
 80029c2:	22a1      	movs	r2, #161	; 0xa1
 80029c4:	2100      	movs	r1, #0
 80029c6:	f7ff ff73 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xA6, sel); //--set normal display
 80029ca:	0020      	movs	r0, r4
 80029cc:	22a6      	movs	r2, #166	; 0xa6
 80029ce:	2100      	movs	r1, #0
 80029d0:	f7ff ff6e 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xA8, sel); //--set multiplex ratio(1 to 64)
 80029d4:	0020      	movs	r0, r4
 80029d6:	22a8      	movs	r2, #168	; 0xa8
 80029d8:	2100      	movs	r1, #0
 80029da:	f7ff ff69 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x3F, sel); //
 80029de:	0020      	movs	r0, r4
 80029e0:	223f      	movs	r2, #63	; 0x3f
 80029e2:	2100      	movs	r1, #0
 80029e4:	f7ff ff64 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xA4, sel); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80029e8:	0020      	movs	r0, r4
 80029ea:	22a4      	movs	r2, #164	; 0xa4
 80029ec:	2100      	movs	r1, #0
 80029ee:	f7ff ff5f 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xD3, sel); //-set display offset
 80029f2:	0020      	movs	r0, r4
 80029f4:	22d3      	movs	r2, #211	; 0xd3
 80029f6:	2100      	movs	r1, #0
 80029f8:	f7ff ff5a 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00, sel); //-not offset
 80029fc:	2200      	movs	r2, #0
 80029fe:	0020      	movs	r0, r4
 8002a00:	0011      	movs	r1, r2
 8002a02:	f7ff ff55 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xD5, sel); //--set display clock divide ratio/oscillator frequency
 8002a06:	0020      	movs	r0, r4
 8002a08:	22d5      	movs	r2, #213	; 0xd5
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	f7ff ff50 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xF0, sel); //--set divide ratio
 8002a10:	0020      	movs	r0, r4
 8002a12:	22f0      	movs	r2, #240	; 0xf0
 8002a14:	2100      	movs	r1, #0
 8002a16:	f7ff ff4b 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xD9, sel); //--set pre-charge period
 8002a1a:	0020      	movs	r0, r4
 8002a1c:	22d9      	movs	r2, #217	; 0xd9
 8002a1e:	2100      	movs	r1, #0
 8002a20:	f7ff ff46 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x22, sel); //
 8002a24:	0020      	movs	r0, r4
 8002a26:	2222      	movs	r2, #34	; 0x22
 8002a28:	2100      	movs	r1, #0
 8002a2a:	f7ff ff41 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xDA, sel); //--set com pins hardware configuration
 8002a2e:	0020      	movs	r0, r4
 8002a30:	22da      	movs	r2, #218	; 0xda
 8002a32:	2100      	movs	r1, #0
 8002a34:	f7ff ff3c 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x12, sel);
 8002a38:	0020      	movs	r0, r4
 8002a3a:	2212      	movs	r2, #18
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	f7ff ff37 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xDB, sel); //--set vcomh
 8002a42:	0020      	movs	r0, r4
 8002a44:	22db      	movs	r2, #219	; 0xdb
 8002a46:	2100      	movs	r1, #0
 8002a48:	f7ff ff32 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x20, sel); //0x20,0.77xVcc
 8002a4c:	0020      	movs	r0, r4
 8002a4e:	0032      	movs	r2, r6
 8002a50:	2100      	movs	r1, #0
 8002a52:	f7ff ff2d 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x8D, sel); //--set DC-DC enable
 8002a56:	0020      	movs	r0, r4
 8002a58:	228d      	movs	r2, #141	; 0x8d
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	f7ff ff28 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x14, sel); //
 8002a60:	0020      	movs	r0, r4
 8002a62:	2214      	movs	r2, #20
 8002a64:	2100      	movs	r1, #0
 8002a66:	f7ff ff23 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xAF, sel); //--turn on SSD1306 panel
 8002a6a:	0020      	movs	r0, r4
 8002a6c:	22af      	movs	r2, #175	; 0xaf
 8002a6e:	2100      	movs	r1, #0
 8002a70:	f7ff ff1e 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL, sel);
 8002a74:	222e      	movs	r2, #46	; 0x2e
 8002a76:	2100      	movs	r1, #0
 8002a78:	0020      	movs	r0, r4
 8002a7a:	f7ff ff19 	bl	80028b0 <ssd1306_I2C_Write>
		SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002a7e:	2000      	movs	r0, #0
 8002a80:	f7ff fdf0 	bl	8002664 <SSD1306_Fill>
		SSD1306_UpdateScreen();
 8002a84:	247a      	movs	r4, #122	; 0x7a
 8002a86:	f7ff ff23 	bl	80028d0 <SSD1306_UpdateScreen>
	for (uint8_t sel = 0; sel < 2; sel++) {
 8002a8a:	2d01      	cmp	r5, #1
 8002a8c:	d106      	bne.n	8002a9c <SSD1306_Init+0x15c>
	SSD1306.CurrentX = 0;
 8002a8e:	2200      	movs	r2, #0
 8002a90:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <SSD1306_Init+0x168>)
 8002a92:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002a94:	805a      	strh	r2, [r3, #2]
	SSD1306.Initialized = 1;
 8002a96:	715d      	strb	r5, [r3, #5]
}
 8002a98:	0028      	movs	r0, r5
 8002a9a:	bd70      	pop	{r4, r5, r6, pc}
 8002a9c:	2501      	movs	r5, #1
 8002a9e:	e75d      	b.n	800295c <SSD1306_Init+0x1c>
 8002aa0:	00004e20 	.word	0x00004e20
 8002aa4:	20000b40 	.word	0x20000b40
 8002aa8:	20000114 	.word	0x20000114

08002aac <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aac:	2201      	movs	r2, #1
 8002aae:	4b05      	ldr	r3, [pc, #20]	; (8002ac4 <HAL_MspInit+0x18>)
 8002ab0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab6:	2280      	movs	r2, #128	; 0x80
 8002ab8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002aba:	0552      	lsls	r2, r2, #21
 8002abc:	430a      	orrs	r2, r1
 8002abe:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ac0:	4770      	bx	lr
 8002ac2:	46c0      	nop			; (mov r8, r8)
 8002ac4:	40021000 	.word	0x40021000

08002ac8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ac8:	b570      	push	{r4, r5, r6, lr}
 8002aca:	0005      	movs	r5, r0
 8002acc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ace:	2214      	movs	r2, #20
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	a801      	add	r0, sp, #4
 8002ad4:	f003 fdb5 	bl	8006642 <memset>
  if(hadc->Instance==ADC1)
 8002ad8:	4b1b      	ldr	r3, [pc, #108]	; (8002b48 <HAL_ADC_MspInit+0x80>)
 8002ada:	682a      	ldr	r2, [r5, #0]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d130      	bne.n	8002b42 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ae0:	2280      	movs	r2, #128	; 0x80
 8002ae2:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <HAL_ADC_MspInit+0x84>)
 8002ae4:	0092      	lsls	r2, r2, #2
 8002ae6:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae8:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002aea:	430a      	orrs	r2, r1
 8002aec:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aee:	2201      	movs	r2, #1
 8002af0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af2:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af4:	4311      	orrs	r1, r2
 8002af6:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002afa:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002afc:	4013      	ands	r3, r2
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b02:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b04:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b06:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b08:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b0c:	f000 fcca 	bl	80034a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002b10:	4c0f      	ldr	r4, [pc, #60]	; (8002b50 <HAL_ADC_MspInit+0x88>)
 8002b12:	4b10      	ldr	r3, [pc, #64]	; (8002b54 <HAL_ADC_MspInit+0x8c>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002b14:	0020      	movs	r0, r4
    hdma_adc.Instance = DMA1_Channel1;
 8002b16:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002b18:	2380      	movs	r3, #128	; 0x80
 8002b1a:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b1c:	18db      	adds	r3, r3, r3
 8002b1e:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b20:	2380      	movs	r3, #128	; 0x80
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002b26:	2320      	movs	r3, #32
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8002b28:	6066      	str	r6, [r4, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b2a:	60a6      	str	r6, [r4, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b2c:	60e6      	str	r6, [r4, #12]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002b2e:	61e3      	str	r3, [r4, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002b30:	6226      	str	r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002b32:	f000 fbe7 	bl	8003304 <HAL_DMA_Init>
 8002b36:	42b0      	cmp	r0, r6
 8002b38:	d001      	beq.n	8002b3e <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8002b3a:	f7ff fd7b 	bl	8002634 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8002b3e:	64ec      	str	r4, [r5, #76]	; 0x4c
 8002b40:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002b42:	b006      	add	sp, #24
 8002b44:	bd70      	pop	{r4, r5, r6, pc}
 8002b46:	46c0      	nop			; (mov r8, r8)
 8002b48:	40012400 	.word	0x40012400
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	20001044 	.word	0x20001044
 8002b54:	40020008 	.word	0x40020008

08002b58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b58:	b510      	push	{r4, lr}
 8002b5a:	0004      	movs	r4, r0
 8002b5c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b5e:	2214      	movs	r2, #20
 8002b60:	2100      	movs	r1, #0
 8002b62:	a801      	add	r0, sp, #4
 8002b64:	f003 fd6d 	bl	8006642 <memset>
  if(hi2c->Instance==I2C1)
 8002b68:	4b10      	ldr	r3, [pc, #64]	; (8002bac <HAL_I2C_MspInit+0x54>)
 8002b6a:	6822      	ldr	r2, [r4, #0]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d11a      	bne.n	8002ba6 <HAL_I2C_MspInit+0x4e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b70:	2102      	movs	r1, #2
 8002b72:	4c0f      	ldr	r4, [pc, #60]	; (8002bb0 <HAL_I2C_MspInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b74:	480f      	ldr	r0, [pc, #60]	; (8002bb4 <HAL_I2C_MspInit+0x5c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b76:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	62e2      	str	r2, [r4, #44]	; 0x2c
 8002b7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b7e:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b80:	400b      	ands	r3, r1
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b86:	23c0      	movs	r3, #192	; 0xc0
 8002b88:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b8a:	3bae      	subs	r3, #174	; 0xae
 8002b8c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b90:	3b11      	subs	r3, #17
 8002b92:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b94:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002b96:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b98:	f000 fc84 	bl	80034a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b9c:	2380      	movs	r3, #128	; 0x80
 8002b9e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002ba0:	039b      	lsls	r3, r3, #14
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002ba6:	b006      	add	sp, #24
 8002ba8:	bd10      	pop	{r4, pc}
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	40005400 	.word	0x40005400
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	50000400 	.word	0x50000400

08002bb8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bba:	0004      	movs	r4, r0
 8002bbc:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bbe:	2214      	movs	r2, #20
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	a801      	add	r0, sp, #4
 8002bc4:	f003 fd3d 	bl	8006642 <memset>
  if(hspi->Instance==SPI1)
 8002bc8:	4b16      	ldr	r3, [pc, #88]	; (8002c24 <HAL_SPI_MspInit+0x6c>)
 8002bca:	6822      	ldr	r2, [r4, #0]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d126      	bne.n	8002c1e <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bd0:	2280      	movs	r2, #128	; 0x80

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd2:	2501      	movs	r5, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bd4:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <HAL_SPI_MspInit+0x70>)
 8002bd6:	0152      	lsls	r2, r2, #5
 8002bd8:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bda:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be2:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be4:	432a      	orrs	r2, r5
 8002be6:	62da      	str	r2, [r3, #44]	; 0x2c
 8002be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bea:	2702      	movs	r7, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bec:	402b      	ands	r3, r5
 8002bee:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bf0:	2603      	movs	r6, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002bf4:	2320      	movs	r3, #32
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf6:	a901      	add	r1, sp, #4
 8002bf8:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002bfa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfc:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfe:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c00:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002c02:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c04:	f000 fc4e 	bl	80034a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c08:	20a0      	movs	r0, #160	; 0xa0
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c0a:	23c0      	movs	r3, #192	; 0xc0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0c:	a901      	add	r1, sp, #4
 8002c0e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c10:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c12:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c14:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c16:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002c18:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1a:	f000 fc43 	bl	80034a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002c1e:	b007      	add	sp, #28
 8002c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c22:	46c0      	nop			; (mov r8, r8)
 8002c24:	40013000 	.word	0x40013000
 8002c28:	40021000 	.word	0x40021000

08002c2c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8002c2c:	2380      	movs	r3, #128	; 0x80
 8002c2e:	6802      	ldr	r2, [r0, #0]
{
 8002c30:	b510      	push	{r4, lr}
  if(htim_base->Instance==TIM2)
 8002c32:	05db      	lsls	r3, r3, #23
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d10c      	bne.n	8002c52 <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c38:	2301      	movs	r3, #1
 8002c3a:	4a06      	ldr	r2, [pc, #24]	; (8002c54 <HAL_TIM_Base_MspInit+0x28>)
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002c3c:	200f      	movs	r0, #15
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c3e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002c40:	430b      	orrs	r3, r1
 8002c42:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002c44:	2200      	movs	r2, #0
 8002c46:	0011      	movs	r1, r2
 8002c48:	f000 fb0c 	bl	8003264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c4c:	200f      	movs	r0, #15
 8002c4e:	f000 fb33 	bl	80032b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002c52:	bd10      	pop	{r4, pc}
 8002c54:	40021000 	.word	0x40021000

08002c58 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void) {
	if (Timer1 > 0)
 8002c58:	4a08      	ldr	r2, [pc, #32]	; (8002c7c <SDTimer_Handler+0x24>)
 8002c5a:	7813      	ldrb	r3, [r2, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d003      	beq.n	8002c68 <SDTimer_Handler+0x10>
		Timer1--;
 8002c60:	7813      	ldrb	r3, [r2, #0]
 8002c62:	3b01      	subs	r3, #1
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	7013      	strb	r3, [r2, #0]

	if (Timer2 > 0)
 8002c68:	4a05      	ldr	r2, [pc, #20]	; (8002c80 <SDTimer_Handler+0x28>)
 8002c6a:	7813      	ldrb	r3, [r2, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <SDTimer_Handler+0x20>
		Timer2--;
 8002c70:	7813      	ldrb	r3, [r2, #0]
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	7013      	strb	r3, [r2, #0]
}
 8002c78:	4770      	bx	lr
 8002c7a:	46c0      	nop			; (mov r8, r8)
 8002c7c:	20001725 	.word	0x20001725
 8002c80:	20001724 	.word	0x20001724

08002c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	FatFsCnt++;
 8002c86:	4a06      	ldr	r2, [pc, #24]	; (8002ca0 <NMI_Handler+0x1c>)
 8002c88:	7813      	ldrb	r3, [r2, #0]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	7013      	strb	r3, [r2, #0]
	if (FatFsCnt >= 10) {
 8002c90:	7813      	ldrb	r3, [r2, #0]
 8002c92:	2b09      	cmp	r3, #9
 8002c94:	d903      	bls.n	8002c9e <NMI_Handler+0x1a>
		FatFsCnt = 0;
 8002c96:	2300      	movs	r3, #0
 8002c98:	7013      	strb	r3, [r2, #0]
		SDTimer_Handler();
 8002c9a:	f7ff ffdd 	bl	8002c58 <SDTimer_Handler>
	}

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002c9e:	e7fe      	b.n	8002c9e <NMI_Handler+0x1a>
 8002ca0:	2000091a 	.word	0x2000091a

08002ca4 <HardFault_Handler>:
  */
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ca4:	e7fe      	b.n	8002ca4 <HardFault_Handler>

08002ca6 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002ca6:	4770      	bx	lr

08002ca8 <PendSV_Handler>:
 8002ca8:	4770      	bx	lr

08002caa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002caa:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cac:	f000 f8a0 	bl	8002df0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cb0:	bd10      	pop	{r4, pc}

08002cb2 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EN_B_Pin);
 8002cb2:	2080      	movs	r0, #128	; 0x80
{
 8002cb4:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(EN_B_Pin);
 8002cb6:	0080      	lsls	r0, r0, #2
 8002cb8:	f000 fcb6 	bl	8003628 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EN_A_Pin);
 8002cbc:	2080      	movs	r0, #128	; 0x80
 8002cbe:	00c0      	lsls	r0, r0, #3
 8002cc0:	f000 fcb2 	bl	8003628 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002cc4:	bd10      	pop	{r4, pc}
	...

08002cc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002cc8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002cca:	4802      	ldr	r0, [pc, #8]	; (8002cd4 <DMA1_Channel1_IRQHandler+0xc>)
 8002ccc:	f000 fb9e 	bl	800340c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002cd0:	bd10      	pop	{r4, pc}
 8002cd2:	46c0      	nop			; (mov r8, r8)
 8002cd4:	20001044 	.word	0x20001044

08002cd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002cd8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002cda:	4802      	ldr	r0, [pc, #8]	; (8002ce4 <TIM2_IRQHandler+0xc>)
 8002cdc:	f001 ffc2 	bl	8004c64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ce0:	bd10      	pop	{r4, pc}
 8002ce2:	46c0      	nop			; (mov r8, r8)
 8002ce4:	20001000 	.word	0x20001000

08002ce8 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ce8:	4a0b      	ldr	r2, [pc, #44]	; (8002d18 <_sbrk+0x30>)
 8002cea:	490c      	ldr	r1, [pc, #48]	; (8002d1c <_sbrk+0x34>)
{
 8002cec:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cee:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cf0:	4a0b      	ldr	r2, [pc, #44]	; (8002d20 <_sbrk+0x38>)
{
 8002cf2:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8002cf4:	6810      	ldr	r0, [r2, #0]
 8002cf6:	2800      	cmp	r0, #0
 8002cf8:	d101      	bne.n	8002cfe <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8002cfa:	480a      	ldr	r0, [pc, #40]	; (8002d24 <_sbrk+0x3c>)
 8002cfc:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cfe:	6810      	ldr	r0, [r2, #0]
 8002d00:	18c3      	adds	r3, r0, r3
 8002d02:	428b      	cmp	r3, r1
 8002d04:	d906      	bls.n	8002d14 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8002d06:	f003 fc69 	bl	80065dc <__errno>
 8002d0a:	230c      	movs	r3, #12
 8002d0c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002d0e:	2001      	movs	r0, #1
 8002d10:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8002d12:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8002d14:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8002d16:	e7fc      	b.n	8002d12 <_sbrk+0x2a>
 8002d18:	00000400 	.word	0x00000400
 8002d1c:	20002000 	.word	0x20002000
 8002d20:	2000091c 	.word	0x2000091c
 8002d24:	20001b9c 	.word	0x20001b9c

08002d28 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d28:	4770      	bx	lr
	...

08002d2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002d2c:	480d      	ldr	r0, [pc, #52]	; (8002d64 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002d2e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d30:	480d      	ldr	r0, [pc, #52]	; (8002d68 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d32:	490e      	ldr	r1, [pc, #56]	; (8002d6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d34:	4a0e      	ldr	r2, [pc, #56]	; (8002d70 <LoopForever+0xe>)
  movs r3, #0
 8002d36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d38:	e002      	b.n	8002d40 <LoopCopyDataInit>

08002d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d3e:	3304      	adds	r3, #4

08002d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d44:	d3f9      	bcc.n	8002d3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d46:	4a0b      	ldr	r2, [pc, #44]	; (8002d74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d48:	4c0b      	ldr	r4, [pc, #44]	; (8002d78 <LoopForever+0x16>)
  movs r3, #0
 8002d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d4c:	e001      	b.n	8002d52 <LoopFillZerobss>

08002d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d50:	3204      	adds	r2, #4

08002d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d54:	d3fb      	bcc.n	8002d4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002d56:	f7ff ffe7 	bl	8002d28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d5a:	f003 fc45 	bl	80065e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d5e:	f7ff fae3 	bl	8002328 <main>

08002d62 <LoopForever>:

LoopForever:
    b LoopForever
 8002d62:	e7fe      	b.n	8002d62 <LoopForever>
   ldr   r0, =_estack
 8002d64:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d6c:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8002d70:	08007ac0 	.word	0x08007ac0
  ldr r2, =_sbss
 8002d74:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8002d78:	20001b9c 	.word	0x20001b9c

08002d7c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d7c:	e7fe      	b.n	8002d7c <ADC1_COMP_IRQHandler>
	...

08002d80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d80:	b570      	push	{r4, r5, r6, lr}
 8002d82:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d84:	20fa      	movs	r0, #250	; 0xfa
 8002d86:	4b0d      	ldr	r3, [pc, #52]	; (8002dbc <HAL_InitTick+0x3c>)
 8002d88:	0080      	lsls	r0, r0, #2
 8002d8a:	7819      	ldrb	r1, [r3, #0]
 8002d8c:	f7fd f9e2 	bl	8000154 <__udivsi3>
 8002d90:	4b0b      	ldr	r3, [pc, #44]	; (8002dc0 <HAL_InitTick+0x40>)
 8002d92:	0001      	movs	r1, r0
 8002d94:	6818      	ldr	r0, [r3, #0]
 8002d96:	f7fd f9dd 	bl	8000154 <__udivsi3>
 8002d9a:	f000 fa99 	bl	80032d0 <HAL_SYSTICK_Config>
 8002d9e:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8002da0:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002da2:	2c00      	cmp	r4, #0
 8002da4:	d109      	bne.n	8002dba <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002da6:	2d03      	cmp	r5, #3
 8002da8:	d807      	bhi.n	8002dba <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002daa:	3802      	subs	r0, #2
 8002dac:	0022      	movs	r2, r4
 8002dae:	0029      	movs	r1, r5
 8002db0:	f000 fa58 	bl	8003264 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002db4:	0020      	movs	r0, r4
 8002db6:	4b03      	ldr	r3, [pc, #12]	; (8002dc4 <HAL_InitTick+0x44>)
 8002db8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002dba:	bd70      	pop	{r4, r5, r6, pc}
 8002dbc:	20000014 	.word	0x20000014
 8002dc0:	20000010 	.word	0x20000010
 8002dc4:	20000018 	.word	0x20000018

08002dc8 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002dc8:	2340      	movs	r3, #64	; 0x40
 8002dca:	4a08      	ldr	r2, [pc, #32]	; (8002dec <HAL_Init+0x24>)
{
 8002dcc:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002dce:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002dd0:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002dd2:	430b      	orrs	r3, r1
 8002dd4:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002dd6:	f7ff ffd3 	bl	8002d80 <HAL_InitTick>
 8002dda:	1e04      	subs	r4, r0, #0
 8002ddc:	d103      	bne.n	8002de6 <HAL_Init+0x1e>
    HAL_MspInit();
 8002dde:	f7ff fe65 	bl	8002aac <HAL_MspInit>
}
 8002de2:	0020      	movs	r0, r4
 8002de4:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8002de6:	2401      	movs	r4, #1
 8002de8:	e7fb      	b.n	8002de2 <HAL_Init+0x1a>
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	40022000 	.word	0x40022000

08002df0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002df0:	4a03      	ldr	r2, [pc, #12]	; (8002e00 <HAL_IncTick+0x10>)
 8002df2:	4b04      	ldr	r3, [pc, #16]	; (8002e04 <HAL_IncTick+0x14>)
 8002df4:	6811      	ldr	r1, [r2, #0]
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	185b      	adds	r3, r3, r1
 8002dfa:	6013      	str	r3, [r2, #0]
}
 8002dfc:	4770      	bx	lr
 8002dfe:	46c0      	nop			; (mov r8, r8)
 8002e00:	20001728 	.word	0x20001728
 8002e04:	20000014 	.word	0x20000014

08002e08 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002e08:	4b01      	ldr	r3, [pc, #4]	; (8002e10 <HAL_GetTick+0x8>)
 8002e0a:	6818      	ldr	r0, [r3, #0]
}
 8002e0c:	4770      	bx	lr
 8002e0e:	46c0      	nop			; (mov r8, r8)
 8002e10:	20001728 	.word	0x20001728

08002e14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e14:	b570      	push	{r4, r5, r6, lr}
 8002e16:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002e18:	f7ff fff6 	bl	8002e08 <HAL_GetTick>
 8002e1c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e1e:	1c63      	adds	r3, r4, #1
 8002e20:	d002      	beq.n	8002e28 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e22:	4b04      	ldr	r3, [pc, #16]	; (8002e34 <HAL_Delay+0x20>)
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e28:	f7ff ffee 	bl	8002e08 <HAL_GetTick>
 8002e2c:	1b40      	subs	r0, r0, r5
 8002e2e:	42a0      	cmp	r0, r4
 8002e30:	d3fa      	bcc.n	8002e28 <HAL_Delay+0x14>
  {
  }
}
 8002e32:	bd70      	pop	{r4, r5, r6, pc}
 8002e34:	20000014 	.word	0x20000014

08002e38 <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002e38:	4b08      	ldr	r3, [pc, #32]	; (8002e5c <ADC_DelayMicroSecond+0x24>)
{
 8002e3a:	b513      	push	{r0, r1, r4, lr}
 8002e3c:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002e3e:	4908      	ldr	r1, [pc, #32]	; (8002e60 <ADC_DelayMicroSecond+0x28>)
 8002e40:	6818      	ldr	r0, [r3, #0]
 8002e42:	f7fd f987 	bl	8000154 <__udivsi3>
 8002e46:	4344      	muls	r4, r0
 8002e48:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 8002e4a:	9b01      	ldr	r3, [sp, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d100      	bne.n	8002e52 <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  } 
}
 8002e50:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 8002e52:	9b01      	ldr	r3, [sp, #4]
 8002e54:	3b01      	subs	r3, #1
 8002e56:	9301      	str	r3, [sp, #4]
 8002e58:	e7f7      	b.n	8002e4a <ADC_DelayMicroSecond+0x12>
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	20000010 	.word	0x20000010
 8002e60:	000f4240 	.word	0x000f4240

08002e64 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e64:	2103      	movs	r1, #3
 8002e66:	6803      	ldr	r3, [r0, #0]
{
 8002e68:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e6a:	689a      	ldr	r2, [r3, #8]
{
 8002e6c:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e6e:	400a      	ands	r2, r1
 8002e70:	2a01      	cmp	r2, #1
 8002e72:	d104      	bne.n	8002e7e <ADC_Enable+0x1a>
 8002e74:	6819      	ldr	r1, [r3, #0]
 8002e76:	4211      	tst	r1, r2
 8002e78:	d001      	beq.n	8002e7e <ADC_Enable+0x1a>
  return HAL_OK;
 8002e7a:	2000      	movs	r0, #0
}
 8002e7c:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002e7e:	6899      	ldr	r1, [r3, #8]
 8002e80:	4a15      	ldr	r2, [pc, #84]	; (8002ed8 <ADC_Enable+0x74>)
 8002e82:	4211      	tst	r1, r2
 8002e84:	d008      	beq.n	8002e98 <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e86:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e88:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e8a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e92:	4303      	orrs	r3, r0
 8002e94:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8002e96:	e7f1      	b.n	8002e7c <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 8002e98:	2501      	movs	r5, #1
 8002e9a:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002e9c:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 8002e9e:	432a      	orrs	r2, r5
 8002ea0:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002ea2:	f7ff ffc9 	bl	8002e38 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 8002ea6:	f7ff ffaf 	bl	8002e08 <HAL_GetTick>
 8002eaa:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002eac:	6823      	ldr	r3, [r4, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	422b      	tst	r3, r5
 8002eb2:	d1e2      	bne.n	8002e7a <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002eb4:	f7ff ffa8 	bl	8002e08 <HAL_GetTick>
 8002eb8:	1b80      	subs	r0, r0, r6
 8002eba:	280a      	cmp	r0, #10
 8002ebc:	d9f6      	bls.n	8002eac <ADC_Enable+0x48>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002ebe:	6823      	ldr	r3, [r4, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	422b      	tst	r3, r5
 8002ec4:	d1f2      	bne.n	8002eac <ADC_Enable+0x48>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ec6:	2310      	movs	r3, #16
 8002ec8:	6d62      	ldr	r2, [r4, #84]	; 0x54
          return HAL_ERROR;
 8002eca:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002ed2:	431d      	orrs	r5, r3
 8002ed4:	65a5      	str	r5, [r4, #88]	; 0x58
          return HAL_ERROR;
 8002ed6:	e7d1      	b.n	8002e7c <ADC_Enable+0x18>
 8002ed8:	80000017 	.word	0x80000017

08002edc <HAL_ADC_Init>:
{
 8002edc:	b570      	push	{r4, r5, r6, lr}
 8002ede:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002ee0:	2001      	movs	r0, #1
  if(hadc == NULL)
 8002ee2:	2c00      	cmp	r4, #0
 8002ee4:	d01b      	beq.n	8002f1e <HAL_ADC_Init+0x42>
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ee6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d106      	bne.n	8002efa <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8002eec:	0022      	movs	r2, r4
 8002eee:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8002ef0:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 8002ef2:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8002ef4:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8002ef6:	f7ff fde7 	bl	8002ac8 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002efa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002efc:	06db      	lsls	r3, r3, #27
 8002efe:	d406      	bmi.n	8002f0e <HAL_ADC_Init+0x32>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8002f00:	6823      	ldr	r3, [r4, #0]
 8002f02:	2204      	movs	r2, #4
 8002f04:	6899      	ldr	r1, [r3, #8]
 8002f06:	0008      	movs	r0, r1
 8002f08:	4010      	ands	r0, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002f0a:	4211      	tst	r1, r2
 8002f0c:	d008      	beq.n	8002f20 <HAL_ADC_Init+0x44>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f0e:	2310      	movs	r3, #16
 8002f10:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 8002f12:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f14:	4313      	orrs	r3, r2
 8002f16:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8002f18:	2300      	movs	r3, #0
 8002f1a:	3450      	adds	r4, #80	; 0x50
 8002f1c:	7023      	strb	r3, [r4, #0]
}
 8002f1e:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 8002f20:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002f22:	4955      	ldr	r1, [pc, #340]	; (8003078 <HAL_ADC_Init+0x19c>)
 8002f24:	4011      	ands	r1, r2
 8002f26:	2202      	movs	r2, #2
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	6899      	ldr	r1, [r3, #8]
 8002f30:	4011      	ands	r1, r2
 8002f32:	4a52      	ldr	r2, [pc, #328]	; (800307c <HAL_ADC_Init+0x1a0>)
 8002f34:	2901      	cmp	r1, #1
 8002f36:	d102      	bne.n	8002f3e <HAL_ADC_Init+0x62>
 8002f38:	681d      	ldr	r5, [r3, #0]
 8002f3a:	420d      	tst	r5, r1
 8002f3c:	d119      	bne.n	8002f72 <HAL_ADC_Init+0x96>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002f3e:	2680      	movs	r6, #128	; 0x80
 8002f40:	6861      	ldr	r1, [r4, #4]
 8002f42:	05f6      	lsls	r6, r6, #23
 8002f44:	004d      	lsls	r5, r1, #1
 8002f46:	086d      	lsrs	r5, r5, #1
 8002f48:	42b5      	cmp	r5, r6
 8002f4a:	d003      	beq.n	8002f54 <HAL_ADC_Init+0x78>
 8002f4c:	2580      	movs	r5, #128	; 0x80
 8002f4e:	062d      	lsls	r5, r5, #24
 8002f50:	42a9      	cmp	r1, r5
 8002f52:	d176      	bne.n	8003042 <HAL_ADC_Init+0x166>
 8002f54:	691d      	ldr	r5, [r3, #16]
 8002f56:	00ad      	lsls	r5, r5, #2
 8002f58:	08ad      	lsrs	r5, r5, #2
 8002f5a:	611d      	str	r5, [r3, #16]
 8002f5c:	691d      	ldr	r5, [r3, #16]
 8002f5e:	4329      	orrs	r1, r5
 8002f60:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8002f62:	2518      	movs	r5, #24
 8002f64:	68d9      	ldr	r1, [r3, #12]
 8002f66:	43a9      	bics	r1, r5
 8002f68:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8002f6a:	68d9      	ldr	r1, [r3, #12]
 8002f6c:	68a5      	ldr	r5, [r4, #8]
 8002f6e:	4329      	orrs	r1, r5
 8002f70:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8002f72:	6811      	ldr	r1, [r2, #0]
 8002f74:	4d42      	ldr	r5, [pc, #264]	; (8003080 <HAL_ADC_Init+0x1a4>)
 8002f76:	4029      	ands	r1, r5
 8002f78:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8002f7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f7c:	6815      	ldr	r5, [r2, #0]
 8002f7e:	0649      	lsls	r1, r1, #25
 8002f80:	4329      	orrs	r1, r5
 8002f82:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8002f84:	2280      	movs	r2, #128	; 0x80
 8002f86:	6899      	ldr	r1, [r3, #8]
 8002f88:	0552      	lsls	r2, r2, #21
 8002f8a:	4211      	tst	r1, r2
 8002f8c:	d102      	bne.n	8002f94 <HAL_ADC_Init+0xb8>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8002f8e:	6899      	ldr	r1, [r3, #8]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	493b      	ldr	r1, [pc, #236]	; (8003084 <HAL_ADC_Init+0x1a8>)
 8002f98:	400a      	ands	r2, r1
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002f9a:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002f9c:	60da      	str	r2, [r3, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002f9e:	68dd      	ldr	r5, [r3, #12]
 8002fa0:	68e2      	ldr	r2, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002fa2:	2902      	cmp	r1, #2
 8002fa4:	d100      	bne.n	8002fa8 <HAL_ADC_Init+0xcc>
 8002fa6:	2004      	movs	r0, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002fa8:	6b26      	ldr	r6, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002faa:	1c61      	adds	r1, r4, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002fac:	4332      	orrs	r2, r6
 8002fae:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002fb0:	69a5      	ldr	r5, [r4, #24]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002fb2:	7fc9      	ldrb	r1, [r1, #31]
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002fb4:	03ad      	lsls	r5, r5, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002fb6:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002fb8:	69e5      	ldr	r5, [r4, #28]
 8002fba:	03ed      	lsls	r5, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002fbc:	432a      	orrs	r2, r5
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002fbe:	034d      	lsls	r5, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002fc0:	432a      	orrs	r2, r5
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002fc2:	0025      	movs	r5, r4
 8002fc4:	352c      	adds	r5, #44	; 0x2c
 8002fc6:	782d      	ldrb	r5, [r5, #0]
 8002fc8:	006d      	lsls	r5, r5, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002fca:	432a      	orrs	r2, r5
 8002fcc:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fce:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002fd0:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fd2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002fd4:	30ff      	adds	r0, #255	; 0xff
 8002fd6:	4282      	cmp	r2, r0
 8002fd8:	d004      	beq.n	8002fe4 <HAL_ADC_Init+0x108>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002fda:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8002fdc:	68d8      	ldr	r0, [r3, #12]
 8002fde:	432a      	orrs	r2, r5
 8002fe0:	4302      	orrs	r2, r0
 8002fe2:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002fe4:	1ca2      	adds	r2, r4, #2
 8002fe6:	7fd2      	ldrb	r2, [r2, #31]
 8002fe8:	2a01      	cmp	r2, #1
 8002fea:	d106      	bne.n	8002ffa <HAL_ADC_Init+0x11e>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002fec:	2900      	cmp	r1, #0
 8002fee:	d134      	bne.n	800305a <HAL_ADC_Init+0x17e>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002ff0:	2280      	movs	r2, #128	; 0x80
 8002ff2:	68d9      	ldr	r1, [r3, #12]
 8002ff4:	0252      	lsls	r2, r2, #9
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8002ffa:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8002ffc:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 8002ffe:	2901      	cmp	r1, #1
 8003000:	d133      	bne.n	800306a <HAL_ADC_Init+0x18e>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8003002:	4821      	ldr	r0, [pc, #132]	; (8003088 <HAL_ADC_Init+0x1ac>)
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003004:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8003006:	4002      	ands	r2, r0
 8003008:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800300a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800300c:	6918      	ldr	r0, [r3, #16]
 800300e:	432a      	orrs	r2, r5
                               hadc->Init.Oversample.RightBitShift             |
 8003010:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8003012:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003014:	4302      	orrs	r2, r0
 8003016:	611a      	str	r2, [r3, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8003018:	691a      	ldr	r2, [r3, #16]
 800301a:	4311      	orrs	r1, r2
 800301c:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 800301e:	2107      	movs	r1, #7
 8003020:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 8003022:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003024:	438a      	bics	r2, r1
 8003026:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8003028:	695a      	ldr	r2, [r3, #20]
 800302a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800302c:	430a      	orrs	r2, r1
 800302e:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 8003030:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 8003032:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8003034:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003036:	4393      	bics	r3, r2
 8003038:	001a      	movs	r2, r3
 800303a:	2301      	movs	r3, #1
 800303c:	4313      	orrs	r3, r2
 800303e:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8003040:	e76d      	b.n	8002f1e <HAL_ADC_Init+0x42>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003042:	691d      	ldr	r5, [r3, #16]
 8003044:	4e11      	ldr	r6, [pc, #68]	; (800308c <HAL_ADC_Init+0x1b0>)
 8003046:	00ad      	lsls	r5, r5, #2
 8003048:	08ad      	lsrs	r5, r5, #2
 800304a:	611d      	str	r5, [r3, #16]
 800304c:	6815      	ldr	r5, [r2, #0]
 800304e:	4035      	ands	r5, r6
 8003050:	6015      	str	r5, [r2, #0]
 8003052:	6815      	ldr	r5, [r2, #0]
 8003054:	4329      	orrs	r1, r5
 8003056:	6011      	str	r1, [r2, #0]
 8003058:	e783      	b.n	8002f62 <HAL_ADC_Init+0x86>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800305a:	2120      	movs	r1, #32
 800305c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800305e:	4301      	orrs	r1, r0
 8003060:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003062:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003064:	430a      	orrs	r2, r1
 8003066:	65a2      	str	r2, [r4, #88]	; 0x58
 8003068:	e7c7      	b.n	8002ffa <HAL_ADC_Init+0x11e>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800306a:	2101      	movs	r1, #1
 800306c:	420a      	tst	r2, r1
 800306e:	d0d6      	beq.n	800301e <HAL_ADC_Init+0x142>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003070:	691a      	ldr	r2, [r3, #16]
 8003072:	438a      	bics	r2, r1
 8003074:	611a      	str	r2, [r3, #16]
 8003076:	e7d2      	b.n	800301e <HAL_ADC_Init+0x142>
 8003078:	fffffefd 	.word	0xfffffefd
 800307c:	40012708 	.word	0x40012708
 8003080:	fdffffff 	.word	0xfdffffff
 8003084:	fffe0219 	.word	0xfffe0219
 8003088:	fffffc03 	.word	0xfffffc03
 800308c:	ffc3ffff 	.word	0xffc3ffff

08003090 <HAL_ADC_Start_DMA>:
{
 8003090:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003092:	9201      	str	r2, [sp, #4]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003094:	6802      	ldr	r2, [r0, #0]
{
 8003096:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003098:	6893      	ldr	r3, [r2, #8]
{
 800309a:	000e      	movs	r6, r1
    tmp_hal_status = HAL_BUSY;
 800309c:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800309e:	075b      	lsls	r3, r3, #29
 80030a0:	d42f      	bmi.n	8003102 <HAL_ADC_Start_DMA+0x72>
    __HAL_LOCK(hadc);
 80030a2:	0027      	movs	r7, r4
 80030a4:	3750      	adds	r7, #80	; 0x50
 80030a6:	783b      	ldrb	r3, [r7, #0]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d02a      	beq.n	8003102 <HAL_ADC_Start_DMA+0x72>
 80030ac:	2301      	movs	r3, #1
 80030ae:	703b      	strb	r3, [r7, #0]
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80030b0:	68d1      	ldr	r1, [r2, #12]
 80030b2:	430b      	orrs	r3, r1
 80030b4:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80030b6:	69e3      	ldr	r3, [r4, #28]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d123      	bne.n	8003104 <HAL_ADC_Start_DMA+0x74>
      ADC_STATE_CLR_SET(hadc->State,
 80030bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80030be:	4a14      	ldr	r2, [pc, #80]	; (8003110 <HAL_ADC_Start_DMA+0x80>)
      ADC_CLEAR_ERRORCODE(hadc);
 80030c0:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 80030c2:	401a      	ands	r2, r3
 80030c4:	2380      	movs	r3, #128	; 0x80
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	4313      	orrs	r3, r2
 80030ca:	6563      	str	r3, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 80030cc:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 80030ce:	703d      	strb	r5, [r7, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030d0:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80030d2:	4b10      	ldr	r3, [pc, #64]	; (8003114 <HAL_ADC_Start_DMA+0x84>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030d4:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030d6:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030d8:	4b0f      	ldr	r3, [pc, #60]	; (8003118 <HAL_ADC_Start_DMA+0x88>)
 80030da:	6303      	str	r3, [r0, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030dc:	4b0f      	ldr	r3, [pc, #60]	; (800311c <HAL_ADC_Start_DMA+0x8c>)
 80030de:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030e0:	231c      	movs	r3, #28
 80030e2:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80030e4:	684a      	ldr	r2, [r1, #4]
 80030e6:	3b0c      	subs	r3, #12
 80030e8:	4313      	orrs	r3, r2
 80030ea:	604b      	str	r3, [r1, #4]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030ec:	0032      	movs	r2, r6
 80030ee:	9b01      	ldr	r3, [sp, #4]
 80030f0:	3140      	adds	r1, #64	; 0x40
 80030f2:	f000 f94b 	bl	800338c <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80030f6:	2304      	movs	r3, #4
 80030f8:	0028      	movs	r0, r5
 80030fa:	6822      	ldr	r2, [r4, #0]
 80030fc:	6891      	ldr	r1, [r2, #8]
 80030fe:	430b      	orrs	r3, r1
 8003100:	6093      	str	r3, [r2, #8]
}
 8003102:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8003104:	0020      	movs	r0, r4
 8003106:	f7ff fead 	bl	8002e64 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800310a:	2800      	cmp	r0, #0
 800310c:	d0d6      	beq.n	80030bc <HAL_ADC_Start_DMA+0x2c>
 800310e:	e7f8      	b.n	8003102 <HAL_ADC_Start_DMA+0x72>
 8003110:	fffff0fe 	.word	0xfffff0fe
 8003114:	08003125 	.word	0x08003125
 8003118:	08003197 	.word	0x08003197
 800311c:	080031a3 	.word	0x080031a3

08003120 <HAL_ADC_ConvCpltCallback>:
 8003120:	4770      	bx	lr
	...

08003124 <ADC_DMAConvCplt>:
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003124:	2250      	movs	r2, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003126:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8003128:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800312a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800312c:	4211      	tst	r1, r2
 800312e:	d12b      	bne.n	8003188 <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003130:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003132:	32b1      	adds	r2, #177	; 0xb1
 8003134:	32ff      	adds	r2, #255	; 0xff
 8003136:	430a      	orrs	r2, r1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003138:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800313a:	655a      	str	r2, [r3, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	0109      	lsls	r1, r1, #4
 8003140:	68d0      	ldr	r0, [r2, #12]
 8003142:	4208      	tst	r0, r1
 8003144:	d113      	bne.n	800316e <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003146:	1c59      	adds	r1, r3, #1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003148:	7fc9      	ldrb	r1, [r1, #31]
 800314a:	2900      	cmp	r1, #0
 800314c:	d10f      	bne.n	800316e <ADC_DMAConvCplt+0x4a>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800314e:	6811      	ldr	r1, [r2, #0]
 8003150:	0709      	lsls	r1, r1, #28
 8003152:	d50c      	bpl.n	800316e <ADC_DMAConvCplt+0x4a>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003154:	6891      	ldr	r1, [r2, #8]
 8003156:	0749      	lsls	r1, r1, #29
 8003158:	d40d      	bmi.n	8003176 <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800315a:	200c      	movs	r0, #12
 800315c:	6851      	ldr	r1, [r2, #4]
 800315e:	4381      	bics	r1, r0
 8003160:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8003162:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003164:	490a      	ldr	r1, [pc, #40]	; (8003190 <ADC_DMAConvCplt+0x6c>)
 8003166:	4011      	ands	r1, r2
 8003168:	2201      	movs	r2, #1
 800316a:	430a      	orrs	r2, r1
 800316c:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800316e:	0018      	movs	r0, r3
 8003170:	f7ff ffd6 	bl	8003120 <HAL_ADC_ConvCpltCallback>
}
 8003174:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003176:	2220      	movs	r2, #32
 8003178:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800317a:	430a      	orrs	r2, r1
 800317c:	655a      	str	r2, [r3, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800317e:	2201      	movs	r2, #1
 8003180:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003182:	430a      	orrs	r2, r1
 8003184:	659a      	str	r2, [r3, #88]	; 0x58
 8003186:	e7f2      	b.n	800316e <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800318a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800318c:	4798      	blx	r3
}
 800318e:	e7f1      	b.n	8003174 <ADC_DMAConvCplt+0x50>
 8003190:	fffffefe 	.word	0xfffffefe

08003194 <HAL_ADC_ConvHalfCpltCallback>:
 8003194:	4770      	bx	lr

08003196 <ADC_DMAHalfConvCplt>:
{
 8003196:	b510      	push	{r4, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003198:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800319a:	f7ff fffb 	bl	8003194 <HAL_ADC_ConvHalfCpltCallback>
}
 800319e:	bd10      	pop	{r4, pc}

080031a0 <HAL_ADC_ErrorCallback>:
 80031a0:	4770      	bx	lr

080031a2 <ADC_DMAError>:
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80031a2:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031a4:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80031a6:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80031a8:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80031aa:	4313      	orrs	r3, r2
 80031ac:	6543      	str	r3, [r0, #84]	; 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80031ae:	2304      	movs	r3, #4
 80031b0:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80031b2:	4313      	orrs	r3, r2
 80031b4:	6583      	str	r3, [r0, #88]	; 0x58
  HAL_ADC_ErrorCallback(hadc); 
 80031b6:	f7ff fff3 	bl	80031a0 <HAL_ADC_ErrorCallback>
}
 80031ba:	bd10      	pop	{r4, pc}

080031bc <HAL_ADC_ConfigChannel>:
{
 80031bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80031be:	0004      	movs	r4, r0
 80031c0:	3450      	adds	r4, #80	; 0x50
 80031c2:	7822      	ldrb	r2, [r4, #0]
{
 80031c4:	0003      	movs	r3, r0
 80031c6:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 80031c8:	2002      	movs	r0, #2
 80031ca:	2a01      	cmp	r2, #1
 80031cc:	d00b      	beq.n	80031e6 <HAL_ADC_ConfigChannel+0x2a>
 80031ce:	3801      	subs	r0, #1
 80031d0:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	6891      	ldr	r1, [r2, #8]
 80031d6:	0749      	lsls	r1, r1, #29
 80031d8:	d506      	bpl.n	80031e8 <HAL_ADC_ConfigChannel+0x2c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031da:	2220      	movs	r2, #32
 80031dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80031de:	430a      	orrs	r2, r1
 80031e0:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80031e2:	2300      	movs	r3, #0
 80031e4:	7023      	strb	r3, [r4, #0]
}
 80031e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (sConfig->Rank != ADC_RANK_NONE)
 80031e8:	2380      	movs	r3, #128	; 0x80
 80031ea:	6828      	ldr	r0, [r5, #0]
 80031ec:	4e19      	ldr	r6, [pc, #100]	; (8003254 <HAL_ADC_ConfigChannel+0x98>)
 80031ee:	686f      	ldr	r7, [r5, #4]
 80031f0:	0341      	lsls	r1, r0, #13
 80031f2:	02db      	lsls	r3, r3, #11
 80031f4:	0b49      	lsrs	r1, r1, #13
 80031f6:	4003      	ands	r3, r0
 80031f8:	42b7      	cmp	r7, r6
 80031fa:	d019      	beq.n	8003230 <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80031fc:	6a90      	ldr	r0, [r2, #40]	; 0x28
 80031fe:	4301      	orrs	r1, r0
 8003200:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003202:	2b00      	cmp	r3, #0
 8003204:	d008      	beq.n	8003218 <HAL_ADC_ConfigChannel+0x5c>
      ADC->CCR |= ADC_CCR_TSEN;   
 8003206:	2380      	movs	r3, #128	; 0x80
 8003208:	4a13      	ldr	r2, [pc, #76]	; (8003258 <HAL_ADC_ConfigChannel+0x9c>)
 800320a:	041b      	lsls	r3, r3, #16
 800320c:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800320e:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;   
 8003210:	430b      	orrs	r3, r1
 8003212:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8003214:	f7ff fe10 	bl	8002e38 <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003218:	682b      	ldr	r3, [r5, #0]
 800321a:	039b      	lsls	r3, r3, #14
 800321c:	d505      	bpl.n	800322a <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR |= ADC_CCR_VREFEN;   
 800321e:	2380      	movs	r3, #128	; 0x80
 8003220:	4a0d      	ldr	r2, [pc, #52]	; (8003258 <HAL_ADC_ConfigChannel+0x9c>)
 8003222:	03db      	lsls	r3, r3, #15
 8003224:	6811      	ldr	r1, [r2, #0]
 8003226:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003228:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 800322a:	2000      	movs	r0, #0
 800322c:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 800322e:	e7da      	b.n	80031e6 <HAL_ADC_ConfigChannel+0x2a>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8003230:	6a95      	ldr	r5, [r2, #40]	; 0x28
 8003232:	438d      	bics	r5, r1
 8003234:	6295      	str	r5, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003236:	2b00      	cmp	r3, #0
 8003238:	d004      	beq.n	8003244 <HAL_ADC_ConfigChannel+0x88>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 800323a:	4a07      	ldr	r2, [pc, #28]	; (8003258 <HAL_ADC_ConfigChannel+0x9c>)
 800323c:	4907      	ldr	r1, [pc, #28]	; (800325c <HAL_ADC_ConfigChannel+0xa0>)
 800323e:	6813      	ldr	r3, [r2, #0]
 8003240:	400b      	ands	r3, r1
 8003242:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003244:	0383      	lsls	r3, r0, #14
 8003246:	d5f0      	bpl.n	800322a <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003248:	4a03      	ldr	r2, [pc, #12]	; (8003258 <HAL_ADC_ConfigChannel+0x9c>)
 800324a:	4905      	ldr	r1, [pc, #20]	; (8003260 <HAL_ADC_ConfigChannel+0xa4>)
 800324c:	6813      	ldr	r3, [r2, #0]
 800324e:	400b      	ands	r3, r1
 8003250:	e7ea      	b.n	8003228 <HAL_ADC_ConfigChannel+0x6c>
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	00001001 	.word	0x00001001
 8003258:	40012708 	.word	0x40012708
 800325c:	ff7fffff 	.word	0xff7fffff
 8003260:	ffbfffff 	.word	0xffbfffff

08003264 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003264:	b530      	push	{r4, r5, lr}
 8003266:	25ff      	movs	r5, #255	; 0xff
 8003268:	2403      	movs	r4, #3
 800326a:	002a      	movs	r2, r5
 800326c:	4004      	ands	r4, r0
 800326e:	00e4      	lsls	r4, r4, #3
 8003270:	40a2      	lsls	r2, r4
 8003272:	0189      	lsls	r1, r1, #6
 8003274:	4029      	ands	r1, r5
 8003276:	43d2      	mvns	r2, r2
 8003278:	40a1      	lsls	r1, r4
 800327a:	b2c3      	uxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 800327c:	2800      	cmp	r0, #0
 800327e:	db0a      	blt.n	8003296 <HAL_NVIC_SetPriority+0x32>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003280:	24c0      	movs	r4, #192	; 0xc0
 8003282:	4b0b      	ldr	r3, [pc, #44]	; (80032b0 <HAL_NVIC_SetPriority+0x4c>)
 8003284:	0880      	lsrs	r0, r0, #2
 8003286:	0080      	lsls	r0, r0, #2
 8003288:	18c0      	adds	r0, r0, r3
 800328a:	00a4      	lsls	r4, r4, #2
 800328c:	5903      	ldr	r3, [r0, r4]
 800328e:	401a      	ands	r2, r3
 8003290:	4311      	orrs	r1, r2
 8003292:	5101      	str	r1, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8003294:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003296:	200f      	movs	r0, #15
 8003298:	4003      	ands	r3, r0
 800329a:	3b08      	subs	r3, #8
 800329c:	4805      	ldr	r0, [pc, #20]	; (80032b4 <HAL_NVIC_SetPriority+0x50>)
 800329e:	089b      	lsrs	r3, r3, #2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	181b      	adds	r3, r3, r0
 80032a4:	69d8      	ldr	r0, [r3, #28]
 80032a6:	4002      	ands	r2, r0
 80032a8:	4311      	orrs	r1, r2
 80032aa:	61d9      	str	r1, [r3, #28]
 80032ac:	e7f2      	b.n	8003294 <HAL_NVIC_SetPriority+0x30>
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	e000e100 	.word	0xe000e100
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80032b8:	2800      	cmp	r0, #0
 80032ba:	db05      	blt.n	80032c8 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032bc:	231f      	movs	r3, #31
 80032be:	4018      	ands	r0, r3
 80032c0:	3b1e      	subs	r3, #30
 80032c2:	4083      	lsls	r3, r0
 80032c4:	4a01      	ldr	r2, [pc, #4]	; (80032cc <HAL_NVIC_EnableIRQ+0x14>)
 80032c6:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80032c8:	4770      	bx	lr
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	e000e100 	.word	0xe000e100

080032d0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032d0:	2280      	movs	r2, #128	; 0x80
 80032d2:	1e43      	subs	r3, r0, #1
 80032d4:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80032d6:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d20d      	bcs.n	80032f8 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032dc:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032de:	4a07      	ldr	r2, [pc, #28]	; (80032fc <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032e0:	4807      	ldr	r0, [pc, #28]	; (8003300 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032e2:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032e4:	6a03      	ldr	r3, [r0, #32]
 80032e6:	0609      	lsls	r1, r1, #24
 80032e8:	021b      	lsls	r3, r3, #8
 80032ea:	0a1b      	lsrs	r3, r3, #8
 80032ec:	430b      	orrs	r3, r1
 80032ee:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032f0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032f2:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032f4:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032f6:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80032f8:	4770      	bx	lr
 80032fa:	46c0      	nop			; (mov r8, r8)
 80032fc:	e000e010 	.word	0xe000e010
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003306:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8003308:	2001      	movs	r0, #1
  if(hdma == NULL)
 800330a:	2c00      	cmp	r4, #0
 800330c:	d035      	beq.n	800337a <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800330e:	6825      	ldr	r5, [r4, #0]
 8003310:	4b1a      	ldr	r3, [pc, #104]	; (800337c <HAL_DMA_Init+0x78>)
 8003312:	2114      	movs	r1, #20
 8003314:	18e8      	adds	r0, r5, r3
 8003316:	f7fc ff1d 	bl	8000154 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 800331a:	4b19      	ldr	r3, [pc, #100]	; (8003380 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800331c:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 800331e:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003320:	2302      	movs	r3, #2
 8003322:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003324:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8003326:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003328:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800332a:	4b16      	ldr	r3, [pc, #88]	; (8003384 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800332c:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800332e:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8003330:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003332:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8003334:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003336:	433b      	orrs	r3, r7
 8003338:	6967      	ldr	r7, [r4, #20]
 800333a:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800333c:	69a7      	ldr	r7, [r4, #24]
 800333e:	433b      	orrs	r3, r7
 8003340:	69e7      	ldr	r7, [r4, #28]
 8003342:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8003344:	6a27      	ldr	r7, [r4, #32]
 8003346:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8003348:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800334a:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800334c:	2380      	movs	r3, #128	; 0x80
 800334e:	01db      	lsls	r3, r3, #7
 8003350:	4299      	cmp	r1, r3
 8003352:	d00c      	beq.n	800336e <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003354:	251c      	movs	r5, #28
 8003356:	4028      	ands	r0, r5
 8003358:	3d0d      	subs	r5, #13
 800335a:	4085      	lsls	r5, r0
 800335c:	490a      	ldr	r1, [pc, #40]	; (8003388 <HAL_DMA_Init+0x84>)
 800335e:	680b      	ldr	r3, [r1, #0]
 8003360:	43ab      	bics	r3, r5
 8003362:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003364:	6863      	ldr	r3, [r4, #4]
 8003366:	680d      	ldr	r5, [r1, #0]
 8003368:	4083      	lsls	r3, r0
 800336a:	432b      	orrs	r3, r5
 800336c:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800336e:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003370:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003372:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003374:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8003376:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8003378:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 800337a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800337c:	bffdfff8 	.word	0xbffdfff8
 8003380:	40020000 	.word	0x40020000
 8003384:	ffff800f 	.word	0xffff800f
 8003388:	400200a8 	.word	0x400200a8

0800338c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800338c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800338e:	1d45      	adds	r5, r0, #5
{
 8003390:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8003392:	7feb      	ldrb	r3, [r5, #31]
{
 8003394:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8003396:	2002      	movs	r0, #2
 8003398:	2b01      	cmp	r3, #1
 800339a:	d029      	beq.n	80033f0 <HAL_DMA_Start_IT+0x64>
 800339c:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 800339e:	1da7      	adds	r7, r4, #6
  __HAL_LOCK(hdma);
 80033a0:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 80033a2:	7ffb      	ldrb	r3, [r7, #31]
 80033a4:	2600      	movs	r6, #0
 80033a6:	469c      	mov	ip, r3
 80033a8:	4660      	mov	r0, ip
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	2801      	cmp	r0, #1
 80033ae:	d12a      	bne.n	8003406 <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033b0:	3001      	adds	r0, #1
 80033b2:	77f8      	strb	r0, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033b4:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033b6:	63e6      	str	r6, [r4, #60]	; 0x3c
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80033b8:	6c67      	ldr	r7, [r4, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 80033ba:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80033bc:	361c      	adds	r6, #28
 80033be:	403e      	ands	r6, r7
    __HAL_DMA_DISABLE(hdma);
 80033c0:	439d      	bics	r5, r3
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80033c2:	40b3      	lsls	r3, r6
    __HAL_DMA_DISABLE(hdma);
 80033c4:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80033c6:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80033c8:	606b      	str	r3, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80033ca:	9b01      	ldr	r3, [sp, #4]
 80033cc:	6043      	str	r3, [r0, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033ce:	68a3      	ldr	r3, [r4, #8]
 80033d0:	2b10      	cmp	r3, #16
 80033d2:	d10e      	bne.n	80033f2 <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033d4:	6082      	str	r2, [r0, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033d6:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80033d8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00c      	beq.n	80033f8 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033de:	230e      	movs	r3, #14
 80033e0:	6802      	ldr	r2, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033e2:	4313      	orrs	r3, r2
 80033e4:	6003      	str	r3, [r0, #0]
    __HAL_DMA_ENABLE(hdma);
 80033e6:	2301      	movs	r3, #1
 80033e8:	6802      	ldr	r2, [r0, #0]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033ee:	2000      	movs	r0, #0
}
 80033f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80033f2:	6081      	str	r1, [r0, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80033f4:	60c2      	str	r2, [r0, #12]
 80033f6:	e7ef      	b.n	80033d8 <HAL_DMA_Start_IT+0x4c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033f8:	2204      	movs	r2, #4
 80033fa:	6803      	ldr	r3, [r0, #0]
 80033fc:	4393      	bics	r3, r2
 80033fe:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003400:	6802      	ldr	r2, [r0, #0]
 8003402:	230a      	movs	r3, #10
 8003404:	e7ed      	b.n	80033e2 <HAL_DMA_Start_IT+0x56>
    status = HAL_BUSY;
 8003406:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 8003408:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 800340a:	e7f1      	b.n	80033f0 <HAL_DMA_Start_IT+0x64>

0800340c <HAL_DMA_IRQHandler>:
{
 800340c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800340e:	221c      	movs	r2, #28
 8003410:	2704      	movs	r7, #4
 8003412:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003414:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003416:	4032      	ands	r2, r6
 8003418:	003e      	movs	r6, r7
 800341a:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800341c:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800341e:	6803      	ldr	r3, [r0, #0]
 8003420:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003422:	4235      	tst	r5, r6
 8003424:	d00d      	beq.n	8003442 <HAL_DMA_IRQHandler+0x36>
 8003426:	423c      	tst	r4, r7
 8003428:	d00b      	beq.n	8003442 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	0692      	lsls	r2, r2, #26
 800342e:	d402      	bmi.n	8003436 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	43ba      	bics	r2, r7
 8003434:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8003436:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8003438:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 800343a:	2b00      	cmp	r3, #0
 800343c:	d019      	beq.n	8003472 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 800343e:	4798      	blx	r3
  return;
 8003440:	e017      	b.n	8003472 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003442:	2702      	movs	r7, #2
 8003444:	003e      	movs	r6, r7
 8003446:	4096      	lsls	r6, r2
 8003448:	4235      	tst	r5, r6
 800344a:	d013      	beq.n	8003474 <HAL_DMA_IRQHandler+0x68>
 800344c:	423c      	tst	r4, r7
 800344e:	d011      	beq.n	8003474 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	0692      	lsls	r2, r2, #26
 8003454:	d406      	bmi.n	8003464 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003456:	240a      	movs	r4, #10
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	43a2      	bics	r2, r4
 800345c:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800345e:	2201      	movs	r2, #1
 8003460:	1d83      	adds	r3, r0, #6
 8003462:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8003464:	2200      	movs	r2, #0
 8003466:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003468:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 800346a:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 800346c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 800346e:	4293      	cmp	r3, r2
 8003470:	d1e5      	bne.n	800343e <HAL_DMA_IRQHandler+0x32>
}
 8003472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8003474:	2608      	movs	r6, #8
 8003476:	0037      	movs	r7, r6
 8003478:	4097      	lsls	r7, r2
 800347a:	423d      	tst	r5, r7
 800347c:	d0f9      	beq.n	8003472 <HAL_DMA_IRQHandler+0x66>
 800347e:	4234      	tst	r4, r6
 8003480:	d0f7      	beq.n	8003472 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003482:	250e      	movs	r5, #14
 8003484:	681c      	ldr	r4, [r3, #0]
 8003486:	43ac      	bics	r4, r5
 8003488:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800348a:	2301      	movs	r3, #1
 800348c:	001c      	movs	r4, r3
 800348e:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8003490:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003492:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003494:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003496:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8003498:	2200      	movs	r2, #0
 800349a:	1d43      	adds	r3, r0, #5
 800349c:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 800349e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80034a0:	e7e5      	b.n	800346e <HAL_DMA_IRQHandler+0x62>
	...

080034a4 <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80034a4:	4a56      	ldr	r2, [pc, #344]	; (8003600 <HAL_GPIO_Init+0x15c>)
{
 80034a6:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80034a8:	1882      	adds	r2, r0, r2
 80034aa:	1e54      	subs	r4, r2, #1
 80034ac:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 80034ae:	2300      	movs	r3, #0
{
 80034b0:	b087      	sub	sp, #28
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80034b2:	3205      	adds	r2, #5
 80034b4:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80034b6:	680a      	ldr	r2, [r1, #0]
 80034b8:	0014      	movs	r4, r2
 80034ba:	40dc      	lsrs	r4, r3
 80034bc:	d101      	bne.n	80034c2 <HAL_GPIO_Init+0x1e>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 80034be:	b007      	add	sp, #28
 80034c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80034c2:	2401      	movs	r4, #1
 80034c4:	0025      	movs	r5, r4
 80034c6:	46a4      	mov	ip, r4
 80034c8:	409d      	lsls	r5, r3
 80034ca:	0014      	movs	r4, r2
 80034cc:	402c      	ands	r4, r5
 80034ce:	9402      	str	r4, [sp, #8]
    if (iocurrent)
 80034d0:	422a      	tst	r2, r5
 80034d2:	d100      	bne.n	80034d6 <HAL_GPIO_Init+0x32>
 80034d4:	e092      	b.n	80035fc <HAL_GPIO_Init+0x158>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034d6:	2403      	movs	r4, #3
 80034d8:	684a      	ldr	r2, [r1, #4]
 80034da:	005e      	lsls	r6, r3, #1
 80034dc:	9201      	str	r2, [sp, #4]
 80034de:	4022      	ands	r2, r4
 80034e0:	40b4      	lsls	r4, r6
 80034e2:	43e4      	mvns	r4, r4
 80034e4:	9403      	str	r4, [sp, #12]
 80034e6:	1e54      	subs	r4, r2, #1
 80034e8:	4564      	cmp	r4, ip
 80034ea:	d82a      	bhi.n	8003542 <HAL_GPIO_Init+0x9e>
        temp = GPIOx->OSPEEDR;
 80034ec:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80034ee:	9c03      	ldr	r4, [sp, #12]
 80034f0:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034f2:	68cc      	ldr	r4, [r1, #12]
 80034f4:	40b4      	lsls	r4, r6
 80034f6:	433c      	orrs	r4, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034f8:	4667      	mov	r7, ip
        GPIOx->OSPEEDR = temp;
 80034fa:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80034fc:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034fe:	43ac      	bics	r4, r5
 8003500:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003502:	9c01      	ldr	r4, [sp, #4]
 8003504:	0924      	lsrs	r4, r4, #4
 8003506:	403c      	ands	r4, r7
 8003508:	409c      	lsls	r4, r3
 800350a:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800350c:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 800350e:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003510:	9c03      	ldr	r4, [sp, #12]
 8003512:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003514:	688c      	ldr	r4, [r1, #8]
 8003516:	40b4      	lsls	r4, r6
 8003518:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 800351a:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800351c:	2a02      	cmp	r2, #2
 800351e:	d112      	bne.n	8003546 <HAL_GPIO_Init+0xa2>
        temp = GPIOx->AFR[position >> 3U];
 8003520:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003522:	2507      	movs	r5, #7
 8003524:	00a4      	lsls	r4, r4, #2
 8003526:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3U];
 8003528:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800352a:	9404      	str	r4, [sp, #16]
 800352c:	240f      	movs	r4, #15
 800352e:	401d      	ands	r5, r3
 8003530:	00ad      	lsls	r5, r5, #2
 8003532:	40ac      	lsls	r4, r5
 8003534:	43a7      	bics	r7, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003536:	690c      	ldr	r4, [r1, #16]
 8003538:	40ac      	lsls	r4, r5
 800353a:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3U] = temp;
 800353c:	9c04      	ldr	r4, [sp, #16]
 800353e:	6227      	str	r7, [r4, #32]
 8003540:	e001      	b.n	8003546 <HAL_GPIO_Init+0xa2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003542:	2a03      	cmp	r2, #3
 8003544:	d1e3      	bne.n	800350e <HAL_GPIO_Init+0x6a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003546:	40b2      	lsls	r2, r6
      temp = GPIOx->MODER;
 8003548:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800354a:	9d03      	ldr	r5, [sp, #12]
 800354c:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800354e:	432a      	orrs	r2, r5
      GPIOx->MODER = temp;
 8003550:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003552:	22c0      	movs	r2, #192	; 0xc0
 8003554:	9c01      	ldr	r4, [sp, #4]
 8003556:	0292      	lsls	r2, r2, #10
 8003558:	4214      	tst	r4, r2
 800355a:	d04f      	beq.n	80035fc <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800355c:	2501      	movs	r5, #1
 800355e:	4c29      	ldr	r4, [pc, #164]	; (8003604 <HAL_GPIO_Init+0x160>)
 8003560:	46ac      	mov	ip, r5
 8003562:	6b62      	ldr	r2, [r4, #52]	; 0x34
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003564:	2703      	movs	r7, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003566:	432a      	orrs	r2, r5
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003568:	001d      	movs	r5, r3
 800356a:	260f      	movs	r6, #15
 800356c:	403d      	ands	r5, r7
 800356e:	00ad      	lsls	r5, r5, #2
 8003570:	40ae      	lsls	r6, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003572:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8003574:	4a24      	ldr	r2, [pc, #144]	; (8003608 <HAL_GPIO_Init+0x164>)
 8003576:	089c      	lsrs	r4, r3, #2
 8003578:	00a4      	lsls	r4, r4, #2
 800357a:	18a4      	adds	r4, r4, r2
 800357c:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800357e:	43b2      	bics	r2, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003580:	26a0      	movs	r6, #160	; 0xa0
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003582:	9203      	str	r2, [sp, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003584:	05f6      	lsls	r6, r6, #23
 8003586:	2200      	movs	r2, #0
 8003588:	42b0      	cmp	r0, r6
 800358a:	d00c      	beq.n	80035a6 <HAL_GPIO_Init+0x102>
 800358c:	4e1f      	ldr	r6, [pc, #124]	; (800360c <HAL_GPIO_Init+0x168>)
 800358e:	4662      	mov	r2, ip
 8003590:	42b0      	cmp	r0, r6
 8003592:	d008      	beq.n	80035a6 <HAL_GPIO_Init+0x102>
 8003594:	4e1e      	ldr	r6, [pc, #120]	; (8003610 <HAL_GPIO_Init+0x16c>)
 8003596:	1892      	adds	r2, r2, r2
 8003598:	42b0      	cmp	r0, r6
 800359a:	d004      	beq.n	80035a6 <HAL_GPIO_Init+0x102>
 800359c:	4e1d      	ldr	r6, [pc, #116]	; (8003614 <HAL_GPIO_Init+0x170>)
 800359e:	003a      	movs	r2, r7
 80035a0:	42b0      	cmp	r0, r6
 80035a2:	d000      	beq.n	80035a6 <HAL_GPIO_Init+0x102>
 80035a4:	9a05      	ldr	r2, [sp, #20]
 80035a6:	40aa      	lsls	r2, r5
 80035a8:	9d03      	ldr	r5, [sp, #12]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035aa:	9f01      	ldr	r7, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80035ac:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035ae:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 80035b0:	4a19      	ldr	r2, [pc, #100]	; (8003618 <HAL_GPIO_Init+0x174>)
        temp &= ~((uint32_t)iocurrent);
 80035b2:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 80035b4:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 80035b6:	9d02      	ldr	r5, [sp, #8]
        temp &= ~((uint32_t)iocurrent);
 80035b8:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80035ba:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035bc:	03ff      	lsls	r7, r7, #15
 80035be:	d401      	bmi.n	80035c4 <HAL_GPIO_Init+0x120>
        temp &= ~((uint32_t)iocurrent);
 80035c0:	0035      	movs	r5, r6
 80035c2:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 80035c4:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80035c6:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80035c8:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035ca:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80035cc:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035ce:	03bf      	lsls	r7, r7, #14
 80035d0:	d401      	bmi.n	80035d6 <HAL_GPIO_Init+0x132>
        temp &= ~((uint32_t)iocurrent);
 80035d2:	0035      	movs	r5, r6
 80035d4:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 80035d6:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 80035d8:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80035da:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035dc:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80035de:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035e0:	02ff      	lsls	r7, r7, #11
 80035e2:	d401      	bmi.n	80035e8 <HAL_GPIO_Init+0x144>
        temp &= ~((uint32_t)iocurrent);
 80035e4:	0035      	movs	r5, r6
 80035e6:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 80035e8:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80035ea:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 80035ec:	9e02      	ldr	r6, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035ee:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80035f0:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035f2:	02bf      	lsls	r7, r7, #10
 80035f4:	d401      	bmi.n	80035fa <HAL_GPIO_Init+0x156>
        temp &= ~((uint32_t)iocurrent);
 80035f6:	4025      	ands	r5, r4
 80035f8:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 80035fa:	60d6      	str	r6, [r2, #12]
    position++;
 80035fc:	3301      	adds	r3, #1
 80035fe:	e75a      	b.n	80034b6 <HAL_GPIO_Init+0x12>
 8003600:	afffe400 	.word	0xafffe400
 8003604:	40021000 	.word	0x40021000
 8003608:	40010000 	.word	0x40010000
 800360c:	50000400 	.word	0x50000400
 8003610:	50000800 	.word	0x50000800
 8003614:	50000c00 	.word	0x50000c00
 8003618:	40010400 	.word	0x40010400

0800361c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800361c:	2a00      	cmp	r2, #0
 800361e:	d001      	beq.n	8003624 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003620:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003622:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8003624:	6281      	str	r1, [r0, #40]	; 0x28
}
 8003626:	e7fc      	b.n	8003622 <HAL_GPIO_WritePin+0x6>

08003628 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003628:	4b04      	ldr	r3, [pc, #16]	; (800363c <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 800362a:	b510      	push	{r4, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800362c:	695a      	ldr	r2, [r3, #20]
 800362e:	4210      	tst	r0, r2
 8003630:	d002      	beq.n	8003638 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003632:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003634:	f7fe ffe2 	bl	80025fc <HAL_GPIO_EXTI_Callback>
  }
}
 8003638:	bd10      	pop	{r4, pc}
 800363a:	46c0      	nop			; (mov r8, r8)
 800363c:	40010400 	.word	0x40010400

08003640 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003640:	6803      	ldr	r3, [r0, #0]
 8003642:	699a      	ldr	r2, [r3, #24]
 8003644:	0792      	lsls	r2, r2, #30
 8003646:	d501      	bpl.n	800364c <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003648:	2200      	movs	r2, #0
 800364a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800364c:	2201      	movs	r2, #1
 800364e:	6999      	ldr	r1, [r3, #24]
 8003650:	4211      	tst	r1, r2
 8003652:	d102      	bne.n	800365a <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003654:	6999      	ldr	r1, [r3, #24]
 8003656:	430a      	orrs	r2, r1
 8003658:	619a      	str	r2, [r3, #24]
  }
}
 800365a:	4770      	bx	lr

0800365c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800365c:	b530      	push	{r4, r5, lr}
 800365e:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003660:	0412      	lsls	r2, r2, #16
 8003662:	6800      	ldr	r0, [r0, #0]
 8003664:	4322      	orrs	r2, r4
 8003666:	431a      	orrs	r2, r3
 8003668:	4b05      	ldr	r3, [pc, #20]	; (8003680 <I2C_TransferConfig+0x24>)
 800366a:	6845      	ldr	r5, [r0, #4]
 800366c:	0589      	lsls	r1, r1, #22
 800366e:	0d64      	lsrs	r4, r4, #21
 8003670:	0d89      	lsrs	r1, r1, #22
 8003672:	431c      	orrs	r4, r3
 8003674:	43a5      	bics	r5, r4
 8003676:	430a      	orrs	r2, r1
 8003678:	432a      	orrs	r2, r5
 800367a:	6042      	str	r2, [r0, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800367c:	bd30      	pop	{r4, r5, pc}
 800367e:	46c0      	nop			; (mov r8, r8)
 8003680:	03ff63ff 	.word	0x03ff63ff

08003684 <I2C_IsAcknowledgeFailed>:
{
 8003684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003686:	6803      	ldr	r3, [r0, #0]
{
 8003688:	0016      	movs	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800368a:	699a      	ldr	r2, [r3, #24]
{
 800368c:	0004      	movs	r4, r0
 800368e:	000d      	movs	r5, r1
  return HAL_OK;
 8003690:	2000      	movs	r0, #0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003692:	06d2      	lsls	r2, r2, #27
 8003694:	d536      	bpl.n	8003704 <I2C_IsAcknowledgeFailed+0x80>
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	0192      	lsls	r2, r2, #6
 800369a:	d404      	bmi.n	80036a6 <I2C_IsAcknowledgeFailed+0x22>
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800369c:	2280      	movs	r2, #128	; 0x80
 800369e:	6859      	ldr	r1, [r3, #4]
 80036a0:	01d2      	lsls	r2, r2, #7
 80036a2:	430a      	orrs	r2, r1
 80036a4:	605a      	str	r2, [r3, #4]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036a6:	2720      	movs	r7, #32
 80036a8:	6823      	ldr	r3, [r4, #0]
 80036aa:	699a      	ldr	r2, [r3, #24]
 80036ac:	423a      	tst	r2, r7
 80036ae:	d012      	beq.n	80036d6 <I2C_IsAcknowledgeFailed+0x52>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036b0:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 80036b2:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036b4:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036b6:	61df      	str	r7, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80036b8:	f7ff ffc2 	bl	8003640 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80036bc:	6822      	ldr	r2, [r4, #0]
 80036be:	4912      	ldr	r1, [pc, #72]	; (8003708 <I2C_IsAcknowledgeFailed+0x84>)
 80036c0:	6853      	ldr	r3, [r2, #4]
 80036c2:	400b      	ands	r3, r1
 80036c4:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80036c6:	2304      	movs	r3, #4
 80036c8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80036ca:	4313      	orrs	r3, r2
 80036cc:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80036ce:	0023      	movs	r3, r4
 80036d0:	3341      	adds	r3, #65	; 0x41
 80036d2:	701f      	strb	r7, [r3, #0]
 80036d4:	e00f      	b.n	80036f6 <I2C_IsAcknowledgeFailed+0x72>
      if (Timeout != HAL_MAX_DELAY)
 80036d6:	1c6a      	adds	r2, r5, #1
 80036d8:	d0e7      	beq.n	80036aa <I2C_IsAcknowledgeFailed+0x26>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036da:	f7ff fb95 	bl	8002e08 <HAL_GetTick>
 80036de:	1b80      	subs	r0, r0, r6
 80036e0:	4285      	cmp	r5, r0
 80036e2:	d301      	bcc.n	80036e8 <I2C_IsAcknowledgeFailed+0x64>
 80036e4:	2d00      	cmp	r5, #0
 80036e6:	d1df      	bne.n	80036a8 <I2C_IsAcknowledgeFailed+0x24>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036e8:	2220      	movs	r2, #32
 80036ea:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80036ec:	4313      	orrs	r3, r2
 80036ee:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80036f0:	0023      	movs	r3, r4
 80036f2:	3341      	adds	r3, #65	; 0x41
 80036f4:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f6:	0022      	movs	r2, r4
 80036f8:	2300      	movs	r3, #0
    return HAL_ERROR;
 80036fa:	2001      	movs	r0, #1
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036fc:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 80036fe:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003700:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003702:	7023      	strb	r3, [r4, #0]
}
 8003704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003706:	46c0      	nop			; (mov r8, r8)
 8003708:	fe00e800 	.word	0xfe00e800

0800370c <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 800370c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800370e:	0004      	movs	r4, r0
 8003710:	000d      	movs	r5, r1
 8003712:	0016      	movs	r6, r2
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003714:	2720      	movs	r7, #32
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003716:	2204      	movs	r2, #4
 8003718:	6823      	ldr	r3, [r4, #0]
 800371a:	699b      	ldr	r3, [r3, #24]
 800371c:	4213      	tst	r3, r2
 800371e:	d111      	bne.n	8003744 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003720:	0032      	movs	r2, r6
 8003722:	0029      	movs	r1, r5
 8003724:	0020      	movs	r0, r4
 8003726:	f7ff ffad 	bl	8003684 <I2C_IsAcknowledgeFailed>
 800372a:	2800      	cmp	r0, #0
 800372c:	d119      	bne.n	8003762 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800372e:	6823      	ldr	r3, [r4, #0]
 8003730:	699a      	ldr	r2, [r3, #24]
 8003732:	423a      	tst	r2, r7
 8003734:	d017      	beq.n	8003766 <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003736:	2104      	movs	r1, #4
 8003738:	699a      	ldr	r2, [r3, #24]
 800373a:	420a      	tst	r2, r1
 800373c:	d004      	beq.n	8003748 <I2C_WaitOnRXNEFlagUntilTimeout+0x3c>
 800373e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8003740:	2a00      	cmp	r2, #0
 8003742:	d001      	beq.n	8003748 <I2C_WaitOnRXNEFlagUntilTimeout+0x3c>
        return HAL_OK;
 8003744:	2000      	movs	r0, #0
}
 8003746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003748:	61df      	str	r7, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	490e      	ldr	r1, [pc, #56]	; (8003788 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>)
 800374e:	400a      	ands	r2, r1
 8003750:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8003752:	0022      	movs	r2, r4
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003754:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003756:	3241      	adds	r2, #65	; 0x41
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003758:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800375a:	7017      	strb	r7, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800375c:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800375e:	7053      	strb	r3, [r2, #1]
      __HAL_UNLOCK(hi2c);
 8003760:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003762:	2001      	movs	r0, #1
 8003764:	e7ef      	b.n	8003746 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003766:	f7ff fb4f 	bl	8002e08 <HAL_GetTick>
 800376a:	1b80      	subs	r0, r0, r6
 800376c:	42a8      	cmp	r0, r5
 800376e:	d801      	bhi.n	8003774 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
 8003770:	2d00      	cmp	r5, #0
 8003772:	d1d0      	bne.n	8003716 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003774:	2220      	movs	r2, #32
 8003776:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003778:	4313      	orrs	r3, r2
 800377a:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800377c:	0023      	movs	r3, r4
 800377e:	3341      	adds	r3, #65	; 0x41
 8003780:	701a      	strb	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);
 8003782:	3440      	adds	r4, #64	; 0x40
 8003784:	2300      	movs	r3, #0
 8003786:	e7eb      	b.n	8003760 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003788:	fe00e800 	.word	0xfe00e800

0800378c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800378c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800378e:	0004      	movs	r4, r0
 8003790:	000d      	movs	r5, r1
 8003792:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003794:	2702      	movs	r7, #2
 8003796:	6823      	ldr	r3, [r4, #0]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	423b      	tst	r3, r7
 800379c:	d001      	beq.n	80037a2 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 800379e:	2000      	movs	r0, #0
}
 80037a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80037a2:	0032      	movs	r2, r6
 80037a4:	0029      	movs	r1, r5
 80037a6:	0020      	movs	r0, r4
 80037a8:	f7ff ff6c 	bl	8003684 <I2C_IsAcknowledgeFailed>
 80037ac:	2800      	cmp	r0, #0
 80037ae:	d115      	bne.n	80037dc <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80037b0:	1c6b      	adds	r3, r5, #1
 80037b2:	d0f0      	beq.n	8003796 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037b4:	f7ff fb28 	bl	8002e08 <HAL_GetTick>
 80037b8:	1b80      	subs	r0, r0, r6
 80037ba:	42a8      	cmp	r0, r5
 80037bc:	d801      	bhi.n	80037c2 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 80037be:	2d00      	cmp	r5, #0
 80037c0:	d1e9      	bne.n	8003796 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037c2:	2220      	movs	r2, #32
 80037c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80037c6:	4313      	orrs	r3, r2
 80037c8:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80037ca:	0023      	movs	r3, r4
 80037cc:	3341      	adds	r3, #65	; 0x41
 80037ce:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d0:	0022      	movs	r2, r4
 80037d2:	2300      	movs	r3, #0
 80037d4:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 80037d6:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d8:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 80037da:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80037dc:	2001      	movs	r0, #1
 80037de:	e7df      	b.n	80037a0 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

080037e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80037e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037e2:	0004      	movs	r4, r0
 80037e4:	000d      	movs	r5, r1
 80037e6:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037e8:	2720      	movs	r7, #32
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	423b      	tst	r3, r7
 80037f0:	d001      	beq.n	80037f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 80037f2:	2000      	movs	r0, #0
}
 80037f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80037f6:	0032      	movs	r2, r6
 80037f8:	0029      	movs	r1, r5
 80037fa:	0020      	movs	r0, r4
 80037fc:	f7ff ff42 	bl	8003684 <I2C_IsAcknowledgeFailed>
 8003800:	2800      	cmp	r0, #0
 8003802:	d113      	bne.n	800382c <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003804:	f7ff fb00 	bl	8002e08 <HAL_GetTick>
 8003808:	1b80      	subs	r0, r0, r6
 800380a:	42a8      	cmp	r0, r5
 800380c:	d801      	bhi.n	8003812 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 800380e:	2d00      	cmp	r5, #0
 8003810:	d1eb      	bne.n	80037ea <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003812:	2220      	movs	r2, #32
 8003814:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003816:	4313      	orrs	r3, r2
 8003818:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800381a:	0023      	movs	r3, r4
 800381c:	3341      	adds	r3, #65	; 0x41
 800381e:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003820:	0022      	movs	r2, r4
 8003822:	2300      	movs	r3, #0
 8003824:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8003826:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003828:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800382a:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 800382c:	2001      	movs	r0, #1
 800382e:	e7e1      	b.n	80037f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

08003830 <I2C_WaitOnFlagUntilTimeout>:
{
 8003830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003832:	0004      	movs	r4, r0
 8003834:	000e      	movs	r6, r1
 8003836:	0017      	movs	r7, r2
 8003838:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800383a:	6822      	ldr	r2, [r4, #0]
 800383c:	6993      	ldr	r3, [r2, #24]
 800383e:	4033      	ands	r3, r6
 8003840:	1b9b      	subs	r3, r3, r6
 8003842:	4259      	negs	r1, r3
 8003844:	414b      	adcs	r3, r1
 8003846:	42bb      	cmp	r3, r7
 8003848:	d001      	beq.n	800384e <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800384a:	2000      	movs	r0, #0
 800384c:	e017      	b.n	800387e <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 800384e:	1c6b      	adds	r3, r5, #1
 8003850:	d0f4      	beq.n	800383c <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003852:	f7ff fad9 	bl	8002e08 <HAL_GetTick>
 8003856:	9b06      	ldr	r3, [sp, #24]
 8003858:	1ac0      	subs	r0, r0, r3
 800385a:	42a8      	cmp	r0, r5
 800385c:	d801      	bhi.n	8003862 <I2C_WaitOnFlagUntilTimeout+0x32>
 800385e:	2d00      	cmp	r5, #0
 8003860:	d1eb      	bne.n	800383a <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003862:	2220      	movs	r2, #32
 8003864:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003866:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003868:	4313      	orrs	r3, r2
 800386a:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800386c:	0023      	movs	r3, r4
 800386e:	3341      	adds	r3, #65	; 0x41
 8003870:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003872:	0022      	movs	r2, r4
 8003874:	2300      	movs	r3, #0
 8003876:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8003878:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800387a:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800387c:	7023      	strb	r3, [r4, #0]
}
 800387e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003880 <HAL_I2C_Init>:
{
 8003880:	b570      	push	{r4, r5, r6, lr}
 8003882:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003884:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8003886:	2c00      	cmp	r4, #0
 8003888:	d03f      	beq.n	800390a <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800388a:	0025      	movs	r5, r4
 800388c:	3541      	adds	r5, #65	; 0x41
 800388e:	782b      	ldrb	r3, [r5, #0]
 8003890:	b2da      	uxtb	r2, r3
 8003892:	2b00      	cmp	r3, #0
 8003894:	d105      	bne.n	80038a2 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8003896:	0023      	movs	r3, r4
 8003898:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 800389a:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 800389c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 800389e:	f7ff f95b 	bl	8002b58 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80038a2:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80038a4:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80038a6:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 80038a8:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038aa:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	68a6      	ldr	r6, [r4, #8]
 80038b0:	438a      	bics	r2, r1
 80038b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80038b4:	6861      	ldr	r1, [r4, #4]
 80038b6:	4a1a      	ldr	r2, [pc, #104]	; (8003920 <HAL_I2C_Init+0xa0>)
 80038b8:	400a      	ands	r2, r1
 80038ba:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80038bc:	6899      	ldr	r1, [r3, #8]
 80038be:	4a19      	ldr	r2, [pc, #100]	; (8003924 <HAL_I2C_Init+0xa4>)
 80038c0:	4011      	ands	r1, r2
 80038c2:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038c4:	2801      	cmp	r0, #1
 80038c6:	d121      	bne.n	800390c <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80038c8:	2180      	movs	r1, #128	; 0x80
 80038ca:	0209      	lsls	r1, r1, #8
 80038cc:	4331      	orrs	r1, r6
 80038ce:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80038d0:	6858      	ldr	r0, [r3, #4]
 80038d2:	4915      	ldr	r1, [pc, #84]	; (8003928 <HAL_I2C_Init+0xa8>)
 80038d4:	4301      	orrs	r1, r0
 80038d6:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80038d8:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038da:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80038dc:	400a      	ands	r2, r1
 80038de:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038e0:	6961      	ldr	r1, [r4, #20]
 80038e2:	6922      	ldr	r2, [r4, #16]
 80038e4:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80038e6:	69a1      	ldr	r1, [r4, #24]
 80038e8:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038ea:	430a      	orrs	r2, r1
 80038ec:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80038ee:	6a21      	ldr	r1, [r4, #32]
 80038f0:	69e2      	ldr	r2, [r4, #28]
 80038f2:	430a      	orrs	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80038f6:	2201      	movs	r2, #1
 80038f8:	6819      	ldr	r1, [r3, #0]
 80038fa:	430a      	orrs	r2, r1
 80038fc:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80038fe:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003900:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003902:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003904:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003906:	3442      	adds	r4, #66	; 0x42
 8003908:	7020      	strb	r0, [r4, #0]
}
 800390a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800390c:	2184      	movs	r1, #132	; 0x84
 800390e:	0209      	lsls	r1, r1, #8
 8003910:	4331      	orrs	r1, r6
 8003912:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003914:	2802      	cmp	r0, #2
 8003916:	d1db      	bne.n	80038d0 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003918:	2180      	movs	r1, #128	; 0x80
 800391a:	0109      	lsls	r1, r1, #4
 800391c:	6059      	str	r1, [r3, #4]
 800391e:	e7d7      	b.n	80038d0 <HAL_I2C_Init+0x50>
 8003920:	f0ffffff 	.word	0xf0ffffff
 8003924:	ffff7fff 	.word	0xffff7fff
 8003928:	02008000 	.word	0x02008000

0800392c <HAL_I2C_Master_Transmit>:
{
 800392c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800392e:	b087      	sub	sp, #28
 8003930:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003932:	0003      	movs	r3, r0
 8003934:	3341      	adds	r3, #65	; 0x41
{
 8003936:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003938:	9303      	str	r3, [sp, #12]
 800393a:	781b      	ldrb	r3, [r3, #0]
{
 800393c:	0004      	movs	r4, r0
 800393e:	000f      	movs	r7, r1
    return HAL_BUSY;
 8003940:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003942:	2b20      	cmp	r3, #32
 8003944:	d114      	bne.n	8003970 <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 8003946:	0023      	movs	r3, r4
 8003948:	3340      	adds	r3, #64	; 0x40
 800394a:	781a      	ldrb	r2, [r3, #0]
 800394c:	2a01      	cmp	r2, #1
 800394e:	d00f      	beq.n	8003970 <HAL_I2C_Master_Transmit+0x44>
 8003950:	2601      	movs	r6, #1
 8003952:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8003954:	f7ff fa58 	bl	8002e08 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003958:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 800395a:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800395c:	9000      	str	r0, [sp, #0]
 800395e:	2319      	movs	r3, #25
 8003960:	0032      	movs	r2, r6
 8003962:	0020      	movs	r0, r4
 8003964:	0209      	lsls	r1, r1, #8
 8003966:	f7ff ff63 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 800396a:	2800      	cmp	r0, #0
 800396c:	d002      	beq.n	8003974 <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 800396e:	2001      	movs	r0, #1
}
 8003970:	b007      	add	sp, #28
 8003972:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003974:	2321      	movs	r3, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003976:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003978:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800397a:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800397c:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800397e:	3b11      	subs	r3, #17
 8003980:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8003982:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003984:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003986:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003988:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 800398a:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 800398c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800398e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003990:	4b2d      	ldr	r3, [pc, #180]	; (8003a48 <HAL_I2C_Master_Transmit+0x11c>)
 8003992:	2aff      	cmp	r2, #255	; 0xff
 8003994:	d920      	bls.n	80039d8 <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003996:	22ff      	movs	r2, #255	; 0xff
 8003998:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	2380      	movs	r3, #128	; 0x80
 800399e:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039a0:	0039      	movs	r1, r7
 80039a2:	0020      	movs	r0, r4
 80039a4:	f7ff fe5a 	bl	800365c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80039a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039aa:	002a      	movs	r2, r5
 80039ac:	0020      	movs	r0, r4
 80039ae:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d119      	bne.n	80039e8 <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039b4:	f7ff ff14 	bl	80037e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039b8:	2800      	cmp	r0, #0
 80039ba:	d1d8      	bne.n	800396e <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039bc:	2120      	movs	r1, #32
 80039be:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80039c0:	4d22      	ldr	r5, [pc, #136]	; (8003a4c <HAL_I2C_Master_Transmit+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039c2:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	402a      	ands	r2, r5
 80039c8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80039ca:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 80039cc:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80039ce:	3341      	adds	r3, #65	; 0x41
 80039d0:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039d2:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 80039d4:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80039d6:	e7cb      	b.n	8003970 <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 80039d8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80039da:	b292      	uxth	r2, r2
 80039dc:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039de:	b2d2      	uxtb	r2, r2
 80039e0:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039e2:	2380      	movs	r3, #128	; 0x80
 80039e4:	049b      	lsls	r3, r3, #18
 80039e6:	e7db      	b.n	80039a0 <HAL_I2C_Master_Transmit+0x74>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039e8:	f7ff fed0 	bl	800378c <I2C_WaitOnTXISFlagUntilTimeout>
 80039ec:	2800      	cmp	r0, #0
 80039ee:	d1be      	bne.n	800396e <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80039f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039f2:	6822      	ldr	r2, [r4, #0]
 80039f4:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 80039f6:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80039f8:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80039fa:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80039fc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80039fe:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003a00:	3b01      	subs	r3, #1
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003a06:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a08:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003a0a:	b292      	uxth	r2, r2
 8003a0c:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0ca      	beq.n	80039a8 <HAL_I2C_Master_Transmit+0x7c>
 8003a12:	2a00      	cmp	r2, #0
 8003a14:	d1c8      	bne.n	80039a8 <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a16:	2180      	movs	r1, #128	; 0x80
 8003a18:	0020      	movs	r0, r4
 8003a1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003a1c:	9500      	str	r5, [sp, #0]
 8003a1e:	f7ff ff07 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 8003a22:	2800      	cmp	r0, #0
 8003a24:	d1a3      	bne.n	800396e <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a26:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003a28:	2bff      	cmp	r3, #255	; 0xff
 8003a2a:	d906      	bls.n	8003a3a <HAL_I2C_Master_Transmit+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a2c:	23ff      	movs	r3, #255	; 0xff
 8003a2e:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a30:	2380      	movs	r3, #128	; 0x80
 8003a32:	22ff      	movs	r2, #255	; 0xff
 8003a34:	9000      	str	r0, [sp, #0]
 8003a36:	045b      	lsls	r3, r3, #17
 8003a38:	e7b2      	b.n	80039a0 <HAL_I2C_Master_Transmit+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8003a3a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003a3c:	b292      	uxth	r2, r2
 8003a3e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a40:	b2d2      	uxtb	r2, r2
 8003a42:	9000      	str	r0, [sp, #0]
 8003a44:	e7cd      	b.n	80039e2 <HAL_I2C_Master_Transmit+0xb6>
 8003a46:	46c0      	nop			; (mov r8, r8)
 8003a48:	80002000 	.word	0x80002000
 8003a4c:	fe00e800 	.word	0xfe00e800

08003a50 <HAL_I2C_Master_Receive>:
{
 8003a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a52:	b087      	sub	sp, #28
 8003a54:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a56:	0003      	movs	r3, r0
 8003a58:	3341      	adds	r3, #65	; 0x41
{
 8003a5a:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a5c:	9303      	str	r3, [sp, #12]
 8003a5e:	781b      	ldrb	r3, [r3, #0]
{
 8003a60:	0004      	movs	r4, r0
 8003a62:	000f      	movs	r7, r1
    return HAL_BUSY;
 8003a64:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a66:	2b20      	cmp	r3, #32
 8003a68:	d114      	bne.n	8003a94 <HAL_I2C_Master_Receive+0x44>
    __HAL_LOCK(hi2c);
 8003a6a:	0023      	movs	r3, r4
 8003a6c:	3340      	adds	r3, #64	; 0x40
 8003a6e:	781a      	ldrb	r2, [r3, #0]
 8003a70:	2a01      	cmp	r2, #1
 8003a72:	d00f      	beq.n	8003a94 <HAL_I2C_Master_Receive+0x44>
 8003a74:	2601      	movs	r6, #1
 8003a76:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8003a78:	f7ff f9c6 	bl	8002e08 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a7c:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003a7e:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a80:	9000      	str	r0, [sp, #0]
 8003a82:	2319      	movs	r3, #25
 8003a84:	0032      	movs	r2, r6
 8003a86:	0020      	movs	r0, r4
 8003a88:	0209      	lsls	r1, r1, #8
 8003a8a:	f7ff fed1 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 8003a8e:	2800      	cmp	r0, #0
 8003a90:	d002      	beq.n	8003a98 <HAL_I2C_Master_Receive+0x48>
      return HAL_ERROR;
 8003a92:	2001      	movs	r0, #1
}
 8003a94:	b007      	add	sp, #28
 8003a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a98:	2322      	movs	r3, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a9a:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a9c:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a9e:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003aa0:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003aa2:	3b12      	subs	r3, #18
 8003aa4:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8003aa6:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aa8:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003aaa:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003aac:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8003aae:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8003ab0:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ab2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ab4:	4b2d      	ldr	r3, [pc, #180]	; (8003b6c <HAL_I2C_Master_Receive+0x11c>)
 8003ab6:	2aff      	cmp	r2, #255	; 0xff
 8003ab8:	d920      	bls.n	8003afc <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003aba:	22ff      	movs	r2, #255	; 0xff
 8003abc:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	2380      	movs	r3, #128	; 0x80
 8003ac2:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ac4:	0039      	movs	r1, r7
 8003ac6:	0020      	movs	r0, r4
 8003ac8:	f7ff fdc8 	bl	800365c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003acc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ace:	002a      	movs	r2, r5
 8003ad0:	0020      	movs	r0, r4
 8003ad2:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d119      	bne.n	8003b0c <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ad8:	f7ff fe82 	bl	80037e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003adc:	2800      	cmp	r0, #0
 8003ade:	d1d8      	bne.n	8003a92 <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ae0:	2120      	movs	r1, #32
 8003ae2:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003ae4:	4d22      	ldr	r5, [pc, #136]	; (8003b70 <HAL_I2C_Master_Receive+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ae6:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	402a      	ands	r2, r5
 8003aec:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003aee:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003af0:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003af2:	3341      	adds	r3, #65	; 0x41
 8003af4:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003af6:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003af8:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003afa:	e7cb      	b.n	8003a94 <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8003afc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003afe:	b292      	uxth	r2, r2
 8003b00:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b06:	2380      	movs	r3, #128	; 0x80
 8003b08:	049b      	lsls	r3, r3, #18
 8003b0a:	e7db      	b.n	8003ac4 <HAL_I2C_Master_Receive+0x74>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b0c:	f7ff fdfe 	bl	800370c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b10:	2800      	cmp	r0, #0
 8003b12:	d1be      	bne.n	8003a92 <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b14:	6823      	ldr	r3, [r4, #0]
 8003b16:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1a:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003b1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003b1e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003b20:	3301      	adds	r3, #1
 8003b22:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003b24:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003b26:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b2e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003b30:	b292      	uxth	r2, r2
 8003b32:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d0c9      	beq.n	8003acc <HAL_I2C_Master_Receive+0x7c>
 8003b38:	2a00      	cmp	r2, #0
 8003b3a:	d1c7      	bne.n	8003acc <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b3c:	2180      	movs	r1, #128	; 0x80
 8003b3e:	0020      	movs	r0, r4
 8003b40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003b42:	9500      	str	r5, [sp, #0]
 8003b44:	f7ff fe74 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 8003b48:	2800      	cmp	r0, #0
 8003b4a:	d1a2      	bne.n	8003a92 <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b4c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003b4e:	2bff      	cmp	r3, #255	; 0xff
 8003b50:	d906      	bls.n	8003b60 <HAL_I2C_Master_Receive+0x110>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b52:	23ff      	movs	r3, #255	; 0xff
 8003b54:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b56:	2380      	movs	r3, #128	; 0x80
 8003b58:	22ff      	movs	r2, #255	; 0xff
 8003b5a:	9000      	str	r0, [sp, #0]
 8003b5c:	045b      	lsls	r3, r3, #17
 8003b5e:	e7b1      	b.n	8003ac4 <HAL_I2C_Master_Receive+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8003b60:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003b62:	b292      	uxth	r2, r2
 8003b64:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b66:	b2d2      	uxtb	r2, r2
 8003b68:	9000      	str	r0, [sp, #0]
 8003b6a:	e7cc      	b.n	8003b06 <HAL_I2C_Master_Receive+0xb6>
 8003b6c:	80002400 	.word	0x80002400
 8003b70:	fe00e800 	.word	0xfe00e800

08003b74 <HAL_I2C_IsDeviceReady>:
{
 8003b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b76:	b089      	sub	sp, #36	; 0x24
 8003b78:	9205      	str	r2, [sp, #20]
 8003b7a:	001e      	movs	r6, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b7c:	0002      	movs	r2, r0
  __IO uint32_t I2C_Trials = 0UL;
 8003b7e:	2300      	movs	r3, #0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b80:	3241      	adds	r2, #65	; 0x41
  __IO uint32_t I2C_Trials = 0UL;
 8003b82:	9307      	str	r3, [sp, #28]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b84:	7813      	ldrb	r3, [r2, #0]
{
 8003b86:	0004      	movs	r4, r0
    return HAL_BUSY;
 8003b88:	2502      	movs	r5, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b8a:	2b20      	cmp	r3, #32
 8003b8c:	d15c      	bne.n	8003c48 <HAL_I2C_IsDeviceReady+0xd4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003b8e:	6803      	ldr	r3, [r0, #0]
 8003b90:	6998      	ldr	r0, [r3, #24]
 8003b92:	2380      	movs	r3, #128	; 0x80
 8003b94:	0007      	movs	r7, r0
 8003b96:	021b      	lsls	r3, r3, #8
 8003b98:	401f      	ands	r7, r3
 8003b9a:	4218      	tst	r0, r3
 8003b9c:	d154      	bne.n	8003c48 <HAL_I2C_IsDeviceReady+0xd4>
    __HAL_LOCK(hi2c);
 8003b9e:	0020      	movs	r0, r4
 8003ba0:	3040      	adds	r0, #64	; 0x40
 8003ba2:	7803      	ldrb	r3, [r0, #0]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d04f      	beq.n	8003c48 <HAL_I2C_IsDeviceReady+0xd4>
 8003ba8:	2301      	movs	r3, #1
 8003baa:	7003      	strb	r3, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bac:	2024      	movs	r0, #36	; 0x24
 8003bae:	0589      	lsls	r1, r1, #22
 8003bb0:	7010      	strb	r0, [r2, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bb2:	0d8a      	lsrs	r2, r1, #22
 8003bb4:	6467      	str	r7, [r4, #68]	; 0x44
 8003bb6:	9204      	str	r2, [sp, #16]
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bb8:	9303      	str	r3, [sp, #12]
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003bba:	68e3      	ldr	r3, [r4, #12]
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d12b      	bne.n	8003c18 <HAL_I2C_IsDeviceReady+0xa4>
 8003bc0:	4b3d      	ldr	r3, [pc, #244]	; (8003cb8 <HAL_I2C_IsDeviceReady+0x144>)
 8003bc2:	9a04      	ldr	r2, [sp, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	6822      	ldr	r2, [r4, #0]
 8003bc8:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 8003bca:	f7ff f91d 	bl	8002e08 <HAL_GetTick>
 8003bce:	9002      	str	r0, [sp, #8]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bd0:	6823      	ldr	r3, [r4, #0]
 8003bd2:	9a03      	ldr	r2, [sp, #12]
 8003bd4:	699d      	ldr	r5, [r3, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003bd6:	699b      	ldr	r3, [r3, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bd8:	096d      	lsrs	r5, r5, #5
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003bda:	091b      	lsrs	r3, r3, #4
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bdc:	4015      	ands	r5, r2
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003bde:	4013      	ands	r3, r2
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003be0:	431d      	orrs	r5, r3
 8003be2:	d01c      	beq.n	8003c1e <HAL_I2C_IsDeviceReady+0xaa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003be4:	6823      	ldr	r3, [r4, #0]
 8003be6:	2710      	movs	r7, #16
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	001a      	movs	r2, r3
 8003bec:	403a      	ands	r2, r7
 8003bee:	423b      	tst	r3, r7
 8003bf0:	d12d      	bne.n	8003c4e <HAL_I2C_IsDeviceReady+0xda>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003bf2:	9b02      	ldr	r3, [sp, #8]
 8003bf4:	2120      	movs	r1, #32
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	0020      	movs	r0, r4
 8003bfa:	0033      	movs	r3, r6
 8003bfc:	f7ff fe18 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 8003c00:	2800      	cmp	r0, #0
 8003c02:	d121      	bne.n	8003c48 <HAL_I2C_IsDeviceReady+0xd4>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c04:	2320      	movs	r3, #32
 8003c06:	6822      	ldr	r2, [r4, #0]
        return HAL_OK;
 8003c08:	0005      	movs	r5, r0
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c0a:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 8003c0c:	0022      	movs	r2, r4
        __HAL_UNLOCK(hi2c);
 8003c0e:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003c10:	3241      	adds	r2, #65	; 0x41
 8003c12:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8003c14:	7020      	strb	r0, [r4, #0]
        return HAL_OK;
 8003c16:	e017      	b.n	8003c48 <HAL_I2C_IsDeviceReady+0xd4>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003c18:	23a0      	movs	r3, #160	; 0xa0
 8003c1a:	019b      	lsls	r3, r3, #6
 8003c1c:	e7d1      	b.n	8003bc2 <HAL_I2C_IsDeviceReady+0x4e>
        if (Timeout != HAL_MAX_DELAY)
 8003c1e:	1c73      	adds	r3, r6, #1
 8003c20:	d0d6      	beq.n	8003bd0 <HAL_I2C_IsDeviceReady+0x5c>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003c22:	f7ff f8f1 	bl	8002e08 <HAL_GetTick>
 8003c26:	9b02      	ldr	r3, [sp, #8]
 8003c28:	1ac0      	subs	r0, r0, r3
 8003c2a:	42b0      	cmp	r0, r6
 8003c2c:	d801      	bhi.n	8003c32 <HAL_I2C_IsDeviceReady+0xbe>
 8003c2e:	2e00      	cmp	r6, #0
 8003c30:	d1ce      	bne.n	8003bd0 <HAL_I2C_IsDeviceReady+0x5c>
            hi2c->State = HAL_I2C_STATE_READY;
 8003c32:	0022      	movs	r2, r4
 8003c34:	2320      	movs	r3, #32
 8003c36:	3241      	adds	r2, #65	; 0x41
 8003c38:	7013      	strb	r3, [r2, #0]
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c3a:	6c62      	ldr	r2, [r4, #68]	; 0x44
            return HAL_ERROR;
 8003c3c:	2501      	movs	r5, #1
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	6463      	str	r3, [r4, #68]	; 0x44
            __HAL_UNLOCK(hi2c);
 8003c42:	2300      	movs	r3, #0
 8003c44:	3440      	adds	r4, #64	; 0x40
 8003c46:	7023      	strb	r3, [r4, #0]
}
 8003c48:	0028      	movs	r0, r5
 8003c4a:	b009      	add	sp, #36	; 0x24
 8003c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003c4e:	9b02      	ldr	r3, [sp, #8]
 8003c50:	2200      	movs	r2, #0
 8003c52:	9300      	str	r3, [sp, #0]
 8003c54:	2120      	movs	r1, #32
 8003c56:	0033      	movs	r3, r6
 8003c58:	0020      	movs	r0, r4
 8003c5a:	f7ff fde9 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 8003c5e:	1e02      	subs	r2, r0, #0
 8003c60:	d1f2      	bne.n	8003c48 <HAL_I2C_IsDeviceReady+0xd4>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c62:	6823      	ldr	r3, [r4, #0]
      if (I2C_Trials == Trials)
 8003c64:	9805      	ldr	r0, [sp, #20]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c66:	61df      	str	r7, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c68:	2720      	movs	r7, #32
 8003c6a:	61df      	str	r7, [r3, #28]
      if (I2C_Trials == Trials)
 8003c6c:	9907      	ldr	r1, [sp, #28]
 8003c6e:	4281      	cmp	r1, r0
 8003c70:	d10f      	bne.n	8003c92 <HAL_I2C_IsDeviceReady+0x11e>
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003c72:	2180      	movs	r1, #128	; 0x80
 8003c74:	6858      	ldr	r0, [r3, #4]
 8003c76:	01c9      	lsls	r1, r1, #7
 8003c78:	4301      	orrs	r1, r0
 8003c7a:	6059      	str	r1, [r3, #4]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003c7c:	9b02      	ldr	r3, [sp, #8]
 8003c7e:	0039      	movs	r1, r7
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	0020      	movs	r0, r4
 8003c84:	0033      	movs	r3, r6
 8003c86:	f7ff fdd3 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d1dc      	bne.n	8003c48 <HAL_I2C_IsDeviceReady+0xd4>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c8e:	6823      	ldr	r3, [r4, #0]
 8003c90:	61df      	str	r7, [r3, #28]
      I2C_Trials++;
 8003c92:	9b07      	ldr	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 8003c94:	9a05      	ldr	r2, [sp, #20]
      I2C_Trials++;
 8003c96:	3301      	adds	r3, #1
 8003c98:	9307      	str	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 8003c9a:	9b07      	ldr	r3, [sp, #28]
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d200      	bcs.n	8003ca2 <HAL_I2C_IsDeviceReady+0x12e>
 8003ca0:	e78b      	b.n	8003bba <HAL_I2C_IsDeviceReady+0x46>
    hi2c->State = HAL_I2C_STATE_READY;
 8003ca2:	0022      	movs	r2, r4
 8003ca4:	2320      	movs	r3, #32
 8003ca6:	3241      	adds	r2, #65	; 0x41
 8003ca8:	7013      	strb	r3, [r2, #0]
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003caa:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8003cac:	3440      	adds	r4, #64	; 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hi2c);
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	7023      	strb	r3, [r4, #0]
    return HAL_ERROR;
 8003cb6:	e7c7      	b.n	8003c48 <HAL_I2C_IsDeviceReady+0xd4>
 8003cb8:	02002000 	.word	0x02002000

08003cbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cbe:	0004      	movs	r4, r0
 8003cc0:	3441      	adds	r4, #65	; 0x41
 8003cc2:	7822      	ldrb	r2, [r4, #0]
{
 8003cc4:	0003      	movs	r3, r0
 8003cc6:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003cc8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cca:	b2d6      	uxtb	r6, r2
 8003ccc:	2a20      	cmp	r2, #32
 8003cce:	d118      	bne.n	8003d02 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8003cd0:	001d      	movs	r5, r3
 8003cd2:	3540      	adds	r5, #64	; 0x40
 8003cd4:	782a      	ldrb	r2, [r5, #0]
 8003cd6:	2a01      	cmp	r2, #1
 8003cd8:	d013      	beq.n	8003d02 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cda:	2224      	movs	r2, #36	; 0x24
 8003cdc:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	3a23      	subs	r2, #35	; 0x23
 8003ce2:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ce4:	4807      	ldr	r0, [pc, #28]	; (8003d04 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8003ce6:	4391      	bics	r1, r2
 8003ce8:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003cea:	6819      	ldr	r1, [r3, #0]
 8003cec:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 8003cee:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003cf0:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003cf2:	6819      	ldr	r1, [r3, #0]
 8003cf4:	4339      	orrs	r1, r7
 8003cf6:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003cf8:	6819      	ldr	r1, [r3, #0]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003cfe:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003d00:	7028      	strb	r0, [r5, #0]
  }
}
 8003d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d04:	ffffefff 	.word	0xffffefff

08003d08 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d08:	0002      	movs	r2, r0
{
 8003d0a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d0c:	3241      	adds	r2, #65	; 0x41
 8003d0e:	7814      	ldrb	r4, [r2, #0]
{
 8003d10:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d12:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003d14:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d16:	2c20      	cmp	r4, #32
 8003d18:	d117      	bne.n	8003d4a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8003d1a:	001c      	movs	r4, r3
 8003d1c:	3440      	adds	r4, #64	; 0x40
 8003d1e:	7826      	ldrb	r6, [r4, #0]
 8003d20:	2e01      	cmp	r6, #1
 8003d22:	d012      	beq.n	8003d4a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d24:	3022      	adds	r0, #34	; 0x22
 8003d26:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	3823      	subs	r0, #35	; 0x23
 8003d2c:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8003d2e:	4f07      	ldr	r7, [pc, #28]	; (8003d4c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8003d30:	4386      	bics	r6, r0
 8003d32:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8003d34:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 8003d36:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8003d38:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8003d3a:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8003d3c:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003d3e:	6819      	ldr	r1, [r3, #0]
 8003d40:	4308      	orrs	r0, r1
 8003d42:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8003d44:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003d46:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003d48:	7020      	strb	r0, [r4, #0]
  }
}
 8003d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d4c:	fffff0ff 	.word	0xfffff0ff

08003d50 <HAL_I2CEx_EnableFastModePlus>:
{
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d50:	2201      	movs	r2, #1
 8003d52:	4904      	ldr	r1, [pc, #16]	; (8003d64 <HAL_I2CEx_EnableFastModePlus+0x14>)
 8003d54:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8003d56:	431a      	orrs	r2, r3
 8003d58:	634a      	str	r2, [r1, #52]	; 0x34

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR2, (uint32_t)ConfigFastModePlus);
 8003d5a:	4a03      	ldr	r2, [pc, #12]	; (8003d68 <HAL_I2CEx_EnableFastModePlus+0x18>)
 8003d5c:	6853      	ldr	r3, [r2, #4]
 8003d5e:	4303      	orrs	r3, r0
 8003d60:	6053      	str	r3, [r2, #4]
}
 8003d62:	4770      	bx	lr
 8003d64:	40021000 	.word	0x40021000
 8003d68:	40010000 	.word	0x40010000

08003d6c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d6c:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8003d6e:	4b1d      	ldr	r3, [pc, #116]	; (8003de4 <HAL_RCC_GetSysClockFreq+0x78>)
{
 8003d70:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8003d72:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8003d74:	4022      	ands	r2, r4
 8003d76:	2a08      	cmp	r2, #8
 8003d78:	d031      	beq.n	8003dde <HAL_RCC_GetSysClockFreq+0x72>
 8003d7a:	2a0c      	cmp	r2, #12
 8003d7c:	d009      	beq.n	8003d92 <HAL_RCC_GetSysClockFreq+0x26>
 8003d7e:	2a04      	cmp	r2, #4
 8003d80:	d125      	bne.n	8003dce <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003d82:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8003d84:	4b18      	ldr	r3, [pc, #96]	; (8003de8 <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003d86:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8003d88:	17c0      	asrs	r0, r0, #31
 8003d8a:	4018      	ands	r0, r3
 8003d8c:	4b17      	ldr	r3, [pc, #92]	; (8003dec <HAL_RCC_GetSysClockFreq+0x80>)
 8003d8e:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8003d90:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003d92:	02a2      	lsls	r2, r4, #10
 8003d94:	4816      	ldr	r0, [pc, #88]	; (8003df0 <HAL_RCC_GetSysClockFreq+0x84>)
 8003d96:	0f12      	lsrs	r2, r2, #28
 8003d98:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d9a:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003d9c:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d9e:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003da0:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003da2:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003da4:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003da6:	4211      	tst	r1, r2
 8003da8:	d009      	beq.n	8003dbe <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003daa:	4a12      	ldr	r2, [pc, #72]	; (8003df4 <HAL_RCC_GetSysClockFreq+0x88>)
 8003dac:	2300      	movs	r3, #0
 8003dae:	2100      	movs	r1, #0
 8003db0:	f7fc fba0 	bl	80004f4 <__aeabi_lmul>
 8003db4:	0022      	movs	r2, r4
 8003db6:	2300      	movs	r3, #0
 8003db8:	f7fc fb7c 	bl	80004b4 <__aeabi_uldivmod>
 8003dbc:	e7e8      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	2310      	movs	r3, #16
 8003dc2:	421a      	tst	r2, r3
 8003dc4:	d001      	beq.n	8003dca <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003dc6:	4a0c      	ldr	r2, [pc, #48]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x8c>)
 8003dc8:	e7f0      	b.n	8003dac <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003dca:	4a08      	ldr	r2, [pc, #32]	; (8003dec <HAL_RCC_GetSysClockFreq+0x80>)
 8003dcc:	e7ee      	b.n	8003dac <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003dce:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003dd0:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003dd2:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003dd4:	041b      	lsls	r3, r3, #16
 8003dd6:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003dd8:	3301      	adds	r3, #1
 8003dda:	4098      	lsls	r0, r3
  return sysclockfreq;
 8003ddc:	e7d8      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 8003dde:	4805      	ldr	r0, [pc, #20]	; (8003df4 <HAL_RCC_GetSysClockFreq+0x88>)
 8003de0:	e7d6      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x24>
 8003de2:	46c0      	nop			; (mov r8, r8)
 8003de4:	40021000 	.word	0x40021000
 8003de8:	ff48e500 	.word	0xff48e500
 8003dec:	00f42400 	.word	0x00f42400
 8003df0:	08007627 	.word	0x08007627
 8003df4:	007a1200 	.word	0x007a1200
 8003df8:	003d0900 	.word	0x003d0900

08003dfc <HAL_RCC_OscConfig>:
{
 8003dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dfe:	0005      	movs	r5, r0
 8003e00:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8003e02:	2800      	cmp	r0, #0
 8003e04:	d059      	beq.n	8003eba <HAL_RCC_OscConfig+0xbe>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e06:	230c      	movs	r3, #12
 8003e08:	4cbf      	ldr	r4, [pc, #764]	; (8004108 <HAL_RCC_OscConfig+0x30c>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e0a:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e0c:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e0e:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e10:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e12:	2380      	movs	r3, #128	; 0x80
 8003e14:	025b      	lsls	r3, r3, #9
 8003e16:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e18:	07d2      	lsls	r2, r2, #31
 8003e1a:	d442      	bmi.n	8003ea2 <HAL_RCC_OscConfig+0xa6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e1c:	682b      	ldr	r3, [r5, #0]
 8003e1e:	079b      	lsls	r3, r3, #30
 8003e20:	d500      	bpl.n	8003e24 <HAL_RCC_OscConfig+0x28>
 8003e22:	e08b      	b.n	8003f3c <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e24:	682b      	ldr	r3, [r5, #0]
 8003e26:	06db      	lsls	r3, r3, #27
 8003e28:	d529      	bpl.n	8003e7e <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e2a:	2e00      	cmp	r6, #0
 8003e2c:	d000      	beq.n	8003e30 <HAL_RCC_OscConfig+0x34>
 8003e2e:	e0dc      	b.n	8003fea <HAL_RCC_OscConfig+0x1ee>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e30:	6823      	ldr	r3, [r4, #0]
 8003e32:	059b      	lsls	r3, r3, #22
 8003e34:	d502      	bpl.n	8003e3c <HAL_RCC_OscConfig+0x40>
 8003e36:	69eb      	ldr	r3, [r5, #28]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d03e      	beq.n	8003eba <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e3c:	6862      	ldr	r2, [r4, #4]
 8003e3e:	49b3      	ldr	r1, [pc, #716]	; (800410c <HAL_RCC_OscConfig+0x310>)
 8003e40:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003e42:	400a      	ands	r2, r1
 8003e44:	431a      	orrs	r2, r3
 8003e46:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e48:	6861      	ldr	r1, [r4, #4]
 8003e4a:	6a2a      	ldr	r2, [r5, #32]
 8003e4c:	0209      	lsls	r1, r1, #8
 8003e4e:	0a09      	lsrs	r1, r1, #8
 8003e50:	0612      	lsls	r2, r2, #24
 8003e52:	430a      	orrs	r2, r1
 8003e54:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003e56:	2280      	movs	r2, #128	; 0x80
 8003e58:	0b5b      	lsrs	r3, r3, #13
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	0212      	lsls	r2, r2, #8
 8003e5e:	409a      	lsls	r2, r3
 8003e60:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003e62:	68e1      	ldr	r1, [r4, #12]
 8003e64:	060a      	lsls	r2, r1, #24
 8003e66:	49aa      	ldr	r1, [pc, #680]	; (8004110 <HAL_RCC_OscConfig+0x314>)
 8003e68:	0f12      	lsrs	r2, r2, #28
 8003e6a:	5c8a      	ldrb	r2, [r1, r2]
 8003e6c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003e6e:	4aa9      	ldr	r2, [pc, #676]	; (8004114 <HAL_RCC_OscConfig+0x318>)
 8003e70:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8003e72:	4ba9      	ldr	r3, [pc, #676]	; (8004118 <HAL_RCC_OscConfig+0x31c>)
 8003e74:	6818      	ldr	r0, [r3, #0]
 8003e76:	f7fe ff83 	bl	8002d80 <HAL_InitTick>
        if(status != HAL_OK)
 8003e7a:	2800      	cmp	r0, #0
 8003e7c:	d134      	bne.n	8003ee8 <HAL_RCC_OscConfig+0xec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e7e:	682b      	ldr	r3, [r5, #0]
 8003e80:	071b      	lsls	r3, r3, #28
 8003e82:	d500      	bpl.n	8003e86 <HAL_RCC_OscConfig+0x8a>
 8003e84:	e0e8      	b.n	8004058 <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e86:	682b      	ldr	r3, [r5, #0]
 8003e88:	075b      	lsls	r3, r3, #29
 8003e8a:	d500      	bpl.n	8003e8e <HAL_RCC_OscConfig+0x92>
 8003e8c:	e10a      	b.n	80040a4 <HAL_RCC_OscConfig+0x2a8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e8e:	682b      	ldr	r3, [r5, #0]
 8003e90:	069b      	lsls	r3, r3, #26
 8003e92:	d500      	bpl.n	8003e96 <HAL_RCC_OscConfig+0x9a>
 8003e94:	e191      	b.n	80041ba <HAL_RCC_OscConfig+0x3be>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e96:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d000      	beq.n	8003e9e <HAL_RCC_OscConfig+0xa2>
 8003e9c:	e1c0      	b.n	8004220 <HAL_RCC_OscConfig+0x424>
  return HAL_OK;
 8003e9e:	2000      	movs	r0, #0
 8003ea0:	e022      	b.n	8003ee8 <HAL_RCC_OscConfig+0xec>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ea2:	2e08      	cmp	r6, #8
 8003ea4:	d003      	beq.n	8003eae <HAL_RCC_OscConfig+0xb2>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ea6:	2e0c      	cmp	r6, #12
 8003ea8:	d109      	bne.n	8003ebe <HAL_RCC_OscConfig+0xc2>
 8003eaa:	2f00      	cmp	r7, #0
 8003eac:	d007      	beq.n	8003ebe <HAL_RCC_OscConfig+0xc2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	039b      	lsls	r3, r3, #14
 8003eb2:	d5b3      	bpl.n	8003e1c <HAL_RCC_OscConfig+0x20>
 8003eb4:	686b      	ldr	r3, [r5, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1b0      	bne.n	8003e1c <HAL_RCC_OscConfig+0x20>
          return HAL_ERROR;
 8003eba:	2001      	movs	r0, #1
 8003ebc:	e014      	b.n	8003ee8 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ebe:	686a      	ldr	r2, [r5, #4]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d113      	bne.n	8003eec <HAL_RCC_OscConfig+0xf0>
 8003ec4:	6822      	ldr	r2, [r4, #0]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003eca:	f7fe ff9d 	bl	8002e08 <HAL_GetTick>
 8003ece:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ed0:	2280      	movs	r2, #128	; 0x80
 8003ed2:	6823      	ldr	r3, [r4, #0]
 8003ed4:	0292      	lsls	r2, r2, #10
 8003ed6:	4213      	tst	r3, r2
 8003ed8:	d1a0      	bne.n	8003e1c <HAL_RCC_OscConfig+0x20>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003eda:	f7fe ff95 	bl	8002e08 <HAL_GetTick>
 8003ede:	9b01      	ldr	r3, [sp, #4]
 8003ee0:	1ac0      	subs	r0, r0, r3
 8003ee2:	2864      	cmp	r0, #100	; 0x64
 8003ee4:	d9f4      	bls.n	8003ed0 <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
 8003ee6:	2003      	movs	r0, #3
}
 8003ee8:	b007      	add	sp, #28
 8003eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eec:	21a0      	movs	r1, #160	; 0xa0
 8003eee:	02c9      	lsls	r1, r1, #11
 8003ef0:	428a      	cmp	r2, r1
 8003ef2:	d105      	bne.n	8003f00 <HAL_RCC_OscConfig+0x104>
 8003ef4:	2280      	movs	r2, #128	; 0x80
 8003ef6:	6821      	ldr	r1, [r4, #0]
 8003ef8:	02d2      	lsls	r2, r2, #11
 8003efa:	430a      	orrs	r2, r1
 8003efc:	6022      	str	r2, [r4, #0]
 8003efe:	e7e1      	b.n	8003ec4 <HAL_RCC_OscConfig+0xc8>
 8003f00:	6821      	ldr	r1, [r4, #0]
 8003f02:	4886      	ldr	r0, [pc, #536]	; (800411c <HAL_RCC_OscConfig+0x320>)
 8003f04:	4001      	ands	r1, r0
 8003f06:	6021      	str	r1, [r4, #0]
 8003f08:	6821      	ldr	r1, [r4, #0]
 8003f0a:	400b      	ands	r3, r1
 8003f0c:	9305      	str	r3, [sp, #20]
 8003f0e:	9b05      	ldr	r3, [sp, #20]
 8003f10:	4983      	ldr	r1, [pc, #524]	; (8004120 <HAL_RCC_OscConfig+0x324>)
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	400b      	ands	r3, r1
 8003f16:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f18:	2a00      	cmp	r2, #0
 8003f1a:	d1d6      	bne.n	8003eca <HAL_RCC_OscConfig+0xce>
        tickstart = HAL_GetTick();
 8003f1c:	f7fe ff74 	bl	8002e08 <HAL_GetTick>
 8003f20:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f22:	2280      	movs	r2, #128	; 0x80
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	0292      	lsls	r2, r2, #10
 8003f28:	4213      	tst	r3, r2
 8003f2a:	d100      	bne.n	8003f2e <HAL_RCC_OscConfig+0x132>
 8003f2c:	e776      	b.n	8003e1c <HAL_RCC_OscConfig+0x20>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f2e:	f7fe ff6b 	bl	8002e08 <HAL_GetTick>
 8003f32:	9b01      	ldr	r3, [sp, #4]
 8003f34:	1ac0      	subs	r0, r0, r3
 8003f36:	2864      	cmp	r0, #100	; 0x64
 8003f38:	d9f3      	bls.n	8003f22 <HAL_RCC_OscConfig+0x126>
 8003f3a:	e7d4      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
    hsi_state = RCC_OscInitStruct->HSIState;
 8003f3c:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f3e:	2e04      	cmp	r6, #4
 8003f40:	d003      	beq.n	8003f4a <HAL_RCC_OscConfig+0x14e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f42:	2e0c      	cmp	r6, #12
 8003f44:	d124      	bne.n	8003f90 <HAL_RCC_OscConfig+0x194>
 8003f46:	2f00      	cmp	r7, #0
 8003f48:	d122      	bne.n	8003f90 <HAL_RCC_OscConfig+0x194>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	075b      	lsls	r3, r3, #29
 8003f4e:	d501      	bpl.n	8003f54 <HAL_RCC_OscConfig+0x158>
 8003f50:	2a00      	cmp	r2, #0
 8003f52:	d0b2      	beq.n	8003eba <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f54:	6861      	ldr	r1, [r4, #4]
 8003f56:	692b      	ldr	r3, [r5, #16]
 8003f58:	4872      	ldr	r0, [pc, #456]	; (8004124 <HAL_RCC_OscConfig+0x328>)
 8003f5a:	021b      	lsls	r3, r3, #8
 8003f5c:	4001      	ands	r1, r0
 8003f5e:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003f60:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f62:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003f64:	6823      	ldr	r3, [r4, #0]
 8003f66:	438b      	bics	r3, r1
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f6c:	f7ff fefe 	bl	8003d6c <HAL_RCC_GetSysClockFreq>
 8003f70:	68e3      	ldr	r3, [r4, #12]
 8003f72:	4a67      	ldr	r2, [pc, #412]	; (8004110 <HAL_RCC_OscConfig+0x314>)
 8003f74:	061b      	lsls	r3, r3, #24
 8003f76:	0f1b      	lsrs	r3, r3, #28
 8003f78:	5cd3      	ldrb	r3, [r2, r3]
 8003f7a:	40d8      	lsrs	r0, r3
 8003f7c:	4b65      	ldr	r3, [pc, #404]	; (8004114 <HAL_RCC_OscConfig+0x318>)
 8003f7e:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 8003f80:	4b65      	ldr	r3, [pc, #404]	; (8004118 <HAL_RCC_OscConfig+0x31c>)
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	f7fe fefc 	bl	8002d80 <HAL_InitTick>
      if(status != HAL_OK)
 8003f88:	2800      	cmp	r0, #0
 8003f8a:	d100      	bne.n	8003f8e <HAL_RCC_OscConfig+0x192>
 8003f8c:	e74a      	b.n	8003e24 <HAL_RCC_OscConfig+0x28>
 8003f8e:	e7ab      	b.n	8003ee8 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003f90:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 8003f92:	2a00      	cmp	r2, #0
 8003f94:	d018      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003f96:	2109      	movs	r1, #9
 8003f98:	438b      	bics	r3, r1
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003f9e:	f7fe ff33 	bl	8002e08 <HAL_GetTick>
 8003fa2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fa4:	2204      	movs	r2, #4
 8003fa6:	6823      	ldr	r3, [r4, #0]
 8003fa8:	4213      	tst	r3, r2
 8003faa:	d007      	beq.n	8003fbc <HAL_RCC_OscConfig+0x1c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fac:	6862      	ldr	r2, [r4, #4]
 8003fae:	692b      	ldr	r3, [r5, #16]
 8003fb0:	495c      	ldr	r1, [pc, #368]	; (8004124 <HAL_RCC_OscConfig+0x328>)
 8003fb2:	021b      	lsls	r3, r3, #8
 8003fb4:	400a      	ands	r2, r1
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	6063      	str	r3, [r4, #4]
 8003fba:	e733      	b.n	8003e24 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fbc:	f7fe ff24 	bl	8002e08 <HAL_GetTick>
 8003fc0:	1bc0      	subs	r0, r0, r7
 8003fc2:	2802      	cmp	r0, #2
 8003fc4:	d9ee      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x1a8>
 8003fc6:	e78e      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI_DISABLE();
 8003fc8:	2201      	movs	r2, #1
 8003fca:	4393      	bics	r3, r2
 8003fcc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003fce:	f7fe ff1b 	bl	8002e08 <HAL_GetTick>
 8003fd2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003fd4:	2204      	movs	r2, #4
 8003fd6:	6823      	ldr	r3, [r4, #0]
 8003fd8:	4213      	tst	r3, r2
 8003fda:	d100      	bne.n	8003fde <HAL_RCC_OscConfig+0x1e2>
 8003fdc:	e722      	b.n	8003e24 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fde:	f7fe ff13 	bl	8002e08 <HAL_GetTick>
 8003fe2:	1bc0      	subs	r0, r0, r7
 8003fe4:	2802      	cmp	r0, #2
 8003fe6:	d9f5      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x1d8>
 8003fe8:	e77d      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003fea:	69eb      	ldr	r3, [r5, #28]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d020      	beq.n	8004032 <HAL_RCC_OscConfig+0x236>
        __HAL_RCC_MSI_ENABLE();
 8003ff0:	2380      	movs	r3, #128	; 0x80
 8003ff2:	6822      	ldr	r2, [r4, #0]
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003ffa:	f7fe ff05 	bl	8002e08 <HAL_GetTick>
 8003ffe:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004000:	2280      	movs	r2, #128	; 0x80
 8004002:	6823      	ldr	r3, [r4, #0]
 8004004:	0092      	lsls	r2, r2, #2
 8004006:	4213      	tst	r3, r2
 8004008:	d00d      	beq.n	8004026 <HAL_RCC_OscConfig+0x22a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800400a:	6863      	ldr	r3, [r4, #4]
 800400c:	4a3f      	ldr	r2, [pc, #252]	; (800410c <HAL_RCC_OscConfig+0x310>)
 800400e:	4013      	ands	r3, r2
 8004010:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004012:	4313      	orrs	r3, r2
 8004014:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004016:	6862      	ldr	r2, [r4, #4]
 8004018:	6a2b      	ldr	r3, [r5, #32]
 800401a:	0212      	lsls	r2, r2, #8
 800401c:	061b      	lsls	r3, r3, #24
 800401e:	0a12      	lsrs	r2, r2, #8
 8004020:	4313      	orrs	r3, r2
 8004022:	6063      	str	r3, [r4, #4]
 8004024:	e72b      	b.n	8003e7e <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004026:	f7fe feef 	bl	8002e08 <HAL_GetTick>
 800402a:	1bc0      	subs	r0, r0, r7
 800402c:	2802      	cmp	r0, #2
 800402e:	d9e7      	bls.n	8004000 <HAL_RCC_OscConfig+0x204>
 8004030:	e759      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_MSI_DISABLE();
 8004032:	6823      	ldr	r3, [r4, #0]
 8004034:	4a3c      	ldr	r2, [pc, #240]	; (8004128 <HAL_RCC_OscConfig+0x32c>)
 8004036:	4013      	ands	r3, r2
 8004038:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800403a:	f7fe fee5 	bl	8002e08 <HAL_GetTick>
 800403e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004040:	2280      	movs	r2, #128	; 0x80
 8004042:	6823      	ldr	r3, [r4, #0]
 8004044:	0092      	lsls	r2, r2, #2
 8004046:	4213      	tst	r3, r2
 8004048:	d100      	bne.n	800404c <HAL_RCC_OscConfig+0x250>
 800404a:	e718      	b.n	8003e7e <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800404c:	f7fe fedc 	bl	8002e08 <HAL_GetTick>
 8004050:	1bc0      	subs	r0, r0, r7
 8004052:	2802      	cmp	r0, #2
 8004054:	d9f4      	bls.n	8004040 <HAL_RCC_OscConfig+0x244>
 8004056:	e746      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004058:	696a      	ldr	r2, [r5, #20]
 800405a:	2301      	movs	r3, #1
 800405c:	2a00      	cmp	r2, #0
 800405e:	d010      	beq.n	8004082 <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSI_ENABLE();
 8004060:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004062:	4313      	orrs	r3, r2
 8004064:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8004066:	f7fe fecf 	bl	8002e08 <HAL_GetTick>
 800406a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800406c:	2202      	movs	r2, #2
 800406e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004070:	4213      	tst	r3, r2
 8004072:	d000      	beq.n	8004076 <HAL_RCC_OscConfig+0x27a>
 8004074:	e707      	b.n	8003e86 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004076:	f7fe fec7 	bl	8002e08 <HAL_GetTick>
 800407a:	1bc0      	subs	r0, r0, r7
 800407c:	2802      	cmp	r0, #2
 800407e:	d9f5      	bls.n	800406c <HAL_RCC_OscConfig+0x270>
 8004080:	e731      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
      __HAL_RCC_LSI_DISABLE();
 8004082:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004084:	439a      	bics	r2, r3
 8004086:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8004088:	f7fe febe 	bl	8002e08 <HAL_GetTick>
 800408c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800408e:	2202      	movs	r2, #2
 8004090:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004092:	4213      	tst	r3, r2
 8004094:	d100      	bne.n	8004098 <HAL_RCC_OscConfig+0x29c>
 8004096:	e6f6      	b.n	8003e86 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004098:	f7fe feb6 	bl	8002e08 <HAL_GetTick>
 800409c:	1bc0      	subs	r0, r0, r7
 800409e:	2802      	cmp	r0, #2
 80040a0:	d9f5      	bls.n	800408e <HAL_RCC_OscConfig+0x292>
 80040a2:	e720      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040a4:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80040a6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040a8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80040aa:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80040ac:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ae:	421a      	tst	r2, r3
 80040b0:	d104      	bne.n	80040bc <HAL_RCC_OscConfig+0x2c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 80040b2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80040b4:	4313      	orrs	r3, r2
 80040b6:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80040b8:	2301      	movs	r3, #1
 80040ba:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040bc:	2280      	movs	r2, #128	; 0x80
 80040be:	4f1b      	ldr	r7, [pc, #108]	; (800412c <HAL_RCC_OscConfig+0x330>)
 80040c0:	0052      	lsls	r2, r2, #1
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	4213      	tst	r3, r2
 80040c6:	d008      	beq.n	80040da <HAL_RCC_OscConfig+0x2de>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c8:	2280      	movs	r2, #128	; 0x80
 80040ca:	68ab      	ldr	r3, [r5, #8]
 80040cc:	0052      	lsls	r2, r2, #1
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d12e      	bne.n	8004130 <HAL_RCC_OscConfig+0x334>
 80040d2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80040d4:	4313      	orrs	r3, r2
 80040d6:	6523      	str	r3, [r4, #80]	; 0x50
 80040d8:	e04f      	b.n	800417a <HAL_RCC_OscConfig+0x37e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040da:	2280      	movs	r2, #128	; 0x80
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	0052      	lsls	r2, r2, #1
 80040e0:	4313      	orrs	r3, r2
 80040e2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80040e4:	f7fe fe90 	bl	8002e08 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e8:	2380      	movs	r3, #128	; 0x80
 80040ea:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 80040ec:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ee:	9303      	str	r3, [sp, #12]
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	9a03      	ldr	r2, [sp, #12]
 80040f4:	4213      	tst	r3, r2
 80040f6:	d1e7      	bne.n	80040c8 <HAL_RCC_OscConfig+0x2cc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040f8:	f7fe fe86 	bl	8002e08 <HAL_GetTick>
 80040fc:	9b02      	ldr	r3, [sp, #8]
 80040fe:	1ac0      	subs	r0, r0, r3
 8004100:	2864      	cmp	r0, #100	; 0x64
 8004102:	d9f5      	bls.n	80040f0 <HAL_RCC_OscConfig+0x2f4>
 8004104:	e6ef      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	40021000 	.word	0x40021000
 800410c:	ffff1fff 	.word	0xffff1fff
 8004110:	08007617 	.word	0x08007617
 8004114:	20000010 	.word	0x20000010
 8004118:	20000018 	.word	0x20000018
 800411c:	fffeffff 	.word	0xfffeffff
 8004120:	fffbffff 	.word	0xfffbffff
 8004124:	ffffe0ff 	.word	0xffffe0ff
 8004128:	fffffeff 	.word	0xfffffeff
 800412c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004130:	2b00      	cmp	r3, #0
 8004132:	d116      	bne.n	8004162 <HAL_RCC_OscConfig+0x366>
 8004134:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004136:	4a6b      	ldr	r2, [pc, #428]	; (80042e4 <HAL_RCC_OscConfig+0x4e8>)
 8004138:	4013      	ands	r3, r2
 800413a:	6523      	str	r3, [r4, #80]	; 0x50
 800413c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800413e:	4a6a      	ldr	r2, [pc, #424]	; (80042e8 <HAL_RCC_OscConfig+0x4ec>)
 8004140:	4013      	ands	r3, r2
 8004142:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8004144:	f7fe fe60 	bl	8002e08 <HAL_GetTick>
 8004148:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800414a:	2280      	movs	r2, #128	; 0x80
 800414c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800414e:	0092      	lsls	r2, r2, #2
 8004150:	4213      	tst	r3, r2
 8004152:	d01a      	beq.n	800418a <HAL_RCC_OscConfig+0x38e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004154:	f7fe fe58 	bl	8002e08 <HAL_GetTick>
 8004158:	4b64      	ldr	r3, [pc, #400]	; (80042ec <HAL_RCC_OscConfig+0x4f0>)
 800415a:	1bc0      	subs	r0, r0, r7
 800415c:	4298      	cmp	r0, r3
 800415e:	d9f4      	bls.n	800414a <HAL_RCC_OscConfig+0x34e>
 8004160:	e6c1      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004162:	21a0      	movs	r1, #160	; 0xa0
 8004164:	00c9      	lsls	r1, r1, #3
 8004166:	428b      	cmp	r3, r1
 8004168:	d118      	bne.n	800419c <HAL_RCC_OscConfig+0x3a0>
 800416a:	2380      	movs	r3, #128	; 0x80
 800416c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	430b      	orrs	r3, r1
 8004172:	6523      	str	r3, [r4, #80]	; 0x50
 8004174:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004176:	431a      	orrs	r2, r3
 8004178:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800417a:	f7fe fe45 	bl	8002e08 <HAL_GetTick>
 800417e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004180:	2280      	movs	r2, #128	; 0x80
 8004182:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004184:	0092      	lsls	r2, r2, #2
 8004186:	4213      	tst	r3, r2
 8004188:	d010      	beq.n	80041ac <HAL_RCC_OscConfig+0x3b0>
    if(pwrclkchanged == SET)
 800418a:	9b01      	ldr	r3, [sp, #4]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d000      	beq.n	8004192 <HAL_RCC_OscConfig+0x396>
 8004190:	e67d      	b.n	8003e8e <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004192:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004194:	4a56      	ldr	r2, [pc, #344]	; (80042f0 <HAL_RCC_OscConfig+0x4f4>)
 8004196:	4013      	ands	r3, r2
 8004198:	63a3      	str	r3, [r4, #56]	; 0x38
 800419a:	e678      	b.n	8003e8e <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800419c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800419e:	4a51      	ldr	r2, [pc, #324]	; (80042e4 <HAL_RCC_OscConfig+0x4e8>)
 80041a0:	4013      	ands	r3, r2
 80041a2:	6523      	str	r3, [r4, #80]	; 0x50
 80041a4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80041a6:	4a50      	ldr	r2, [pc, #320]	; (80042e8 <HAL_RCC_OscConfig+0x4ec>)
 80041a8:	4013      	ands	r3, r2
 80041aa:	e794      	b.n	80040d6 <HAL_RCC_OscConfig+0x2da>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041ac:	f7fe fe2c 	bl	8002e08 <HAL_GetTick>
 80041b0:	4b4e      	ldr	r3, [pc, #312]	; (80042ec <HAL_RCC_OscConfig+0x4f0>)
 80041b2:	1bc0      	subs	r0, r0, r7
 80041b4:	4298      	cmp	r0, r3
 80041b6:	d9e3      	bls.n	8004180 <HAL_RCC_OscConfig+0x384>
 80041b8:	e695      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041ba:	69a9      	ldr	r1, [r5, #24]
 80041bc:	2301      	movs	r3, #1
 80041be:	4a4d      	ldr	r2, [pc, #308]	; (80042f4 <HAL_RCC_OscConfig+0x4f8>)
 80041c0:	2900      	cmp	r1, #0
 80041c2:	d018      	beq.n	80041f6 <HAL_RCC_OscConfig+0x3fa>
        __HAL_RCC_HSI48_ENABLE();
 80041c4:	68a1      	ldr	r1, [r4, #8]
 80041c6:	4319      	orrs	r1, r3
 80041c8:	60a1      	str	r1, [r4, #8]
 80041ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80041cc:	430b      	orrs	r3, r1
 80041ce:	6363      	str	r3, [r4, #52]	; 0x34
 80041d0:	2380      	movs	r3, #128	; 0x80
 80041d2:	6a11      	ldr	r1, [r2, #32]
 80041d4:	019b      	lsls	r3, r3, #6
 80041d6:	430b      	orrs	r3, r1
 80041d8:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80041da:	f7fe fe15 	bl	8002e08 <HAL_GetTick>
 80041de:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80041e0:	2202      	movs	r2, #2
 80041e2:	68a3      	ldr	r3, [r4, #8]
 80041e4:	4213      	tst	r3, r2
 80041e6:	d000      	beq.n	80041ea <HAL_RCC_OscConfig+0x3ee>
 80041e8:	e655      	b.n	8003e96 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041ea:	f7fe fe0d 	bl	8002e08 <HAL_GetTick>
 80041ee:	1bc0      	subs	r0, r0, r7
 80041f0:	2802      	cmp	r0, #2
 80041f2:	d9f5      	bls.n	80041e0 <HAL_RCC_OscConfig+0x3e4>
 80041f4:	e677      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI48_DISABLE();
 80041f6:	68a1      	ldr	r1, [r4, #8]
 80041f8:	4399      	bics	r1, r3
 80041fa:	60a1      	str	r1, [r4, #8]
 80041fc:	6a13      	ldr	r3, [r2, #32]
 80041fe:	493e      	ldr	r1, [pc, #248]	; (80042f8 <HAL_RCC_OscConfig+0x4fc>)
 8004200:	400b      	ands	r3, r1
 8004202:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8004204:	f7fe fe00 	bl	8002e08 <HAL_GetTick>
 8004208:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800420a:	2202      	movs	r2, #2
 800420c:	68a3      	ldr	r3, [r4, #8]
 800420e:	4213      	tst	r3, r2
 8004210:	d100      	bne.n	8004214 <HAL_RCC_OscConfig+0x418>
 8004212:	e640      	b.n	8003e96 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004214:	f7fe fdf8 	bl	8002e08 <HAL_GetTick>
 8004218:	1bc0      	subs	r0, r0, r7
 800421a:	2802      	cmp	r0, #2
 800421c:	d9f5      	bls.n	800420a <HAL_RCC_OscConfig+0x40e>
 800421e:	e662      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004220:	2e0c      	cmp	r6, #12
 8004222:	d043      	beq.n	80042ac <HAL_RCC_OscConfig+0x4b0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004224:	4a35      	ldr	r2, [pc, #212]	; (80042fc <HAL_RCC_OscConfig+0x500>)
 8004226:	2b02      	cmp	r3, #2
 8004228:	d12e      	bne.n	8004288 <HAL_RCC_OscConfig+0x48c>
        __HAL_RCC_PLL_DISABLE();
 800422a:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800422c:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800422e:	4013      	ands	r3, r2
 8004230:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004232:	f7fe fde9 	bl	8002e08 <HAL_GetTick>
 8004236:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004238:	04bf      	lsls	r7, r7, #18
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	423b      	tst	r3, r7
 800423e:	d11d      	bne.n	800427c <HAL_RCC_OscConfig+0x480>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004240:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8004242:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004244:	68e2      	ldr	r2, [r4, #12]
 8004246:	430b      	orrs	r3, r1
 8004248:	492d      	ldr	r1, [pc, #180]	; (8004300 <HAL_RCC_OscConfig+0x504>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800424a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800424c:	400a      	ands	r2, r1
 800424e:	4313      	orrs	r3, r2
 8004250:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004252:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004254:	4313      	orrs	r3, r2
 8004256:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8004258:	2380      	movs	r3, #128	; 0x80
 800425a:	6822      	ldr	r2, [r4, #0]
 800425c:	045b      	lsls	r3, r3, #17
 800425e:	4313      	orrs	r3, r2
 8004260:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004262:	f7fe fdd1 	bl	8002e08 <HAL_GetTick>
 8004266:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	4233      	tst	r3, r6
 800426c:	d000      	beq.n	8004270 <HAL_RCC_OscConfig+0x474>
 800426e:	e616      	b.n	8003e9e <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004270:	f7fe fdca 	bl	8002e08 <HAL_GetTick>
 8004274:	1b40      	subs	r0, r0, r5
 8004276:	2802      	cmp	r0, #2
 8004278:	d9f6      	bls.n	8004268 <HAL_RCC_OscConfig+0x46c>
 800427a:	e634      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800427c:	f7fe fdc4 	bl	8002e08 <HAL_GetTick>
 8004280:	1b80      	subs	r0, r0, r6
 8004282:	2802      	cmp	r0, #2
 8004284:	d9d9      	bls.n	800423a <HAL_RCC_OscConfig+0x43e>
 8004286:	e62e      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_PLL_DISABLE();
 8004288:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800428a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800428c:	4013      	ands	r3, r2
 800428e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004290:	f7fe fdba 	bl	8002e08 <HAL_GetTick>
 8004294:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004296:	04b6      	lsls	r6, r6, #18
 8004298:	6823      	ldr	r3, [r4, #0]
 800429a:	4233      	tst	r3, r6
 800429c:	d100      	bne.n	80042a0 <HAL_RCC_OscConfig+0x4a4>
 800429e:	e5fe      	b.n	8003e9e <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042a0:	f7fe fdb2 	bl	8002e08 <HAL_GetTick>
 80042a4:	1b40      	subs	r0, r0, r5
 80042a6:	2802      	cmp	r0, #2
 80042a8:	d9f6      	bls.n	8004298 <HAL_RCC_OscConfig+0x49c>
 80042aa:	e61c      	b.n	8003ee6 <HAL_RCC_OscConfig+0xea>
        return HAL_ERROR;
 80042ac:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d100      	bne.n	80042b4 <HAL_RCC_OscConfig+0x4b8>
 80042b2:	e619      	b.n	8003ee8 <HAL_RCC_OscConfig+0xec>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b4:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80042b6:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b8:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80042ba:	0252      	lsls	r2, r2, #9
 80042bc:	401a      	ands	r2, r3
 80042be:	428a      	cmp	r2, r1
 80042c0:	d000      	beq.n	80042c4 <HAL_RCC_OscConfig+0x4c8>
 80042c2:	e5fa      	b.n	8003eba <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80042c4:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c6:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80042c8:	0392      	lsls	r2, r2, #14
 80042ca:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042cc:	428a      	cmp	r2, r1
 80042ce:	d000      	beq.n	80042d2 <HAL_RCC_OscConfig+0x4d6>
 80042d0:	e5f3      	b.n	8003eba <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80042d2:	22c0      	movs	r2, #192	; 0xc0
 80042d4:	0412      	lsls	r2, r2, #16
 80042d6:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80042d8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80042da:	4293      	cmp	r3, r2
 80042dc:	d100      	bne.n	80042e0 <HAL_RCC_OscConfig+0x4e4>
 80042de:	e5de      	b.n	8003e9e <HAL_RCC_OscConfig+0xa2>
 80042e0:	e5eb      	b.n	8003eba <HAL_RCC_OscConfig+0xbe>
 80042e2:	46c0      	nop			; (mov r8, r8)
 80042e4:	fffffeff 	.word	0xfffffeff
 80042e8:	fffffbff 	.word	0xfffffbff
 80042ec:	00001388 	.word	0x00001388
 80042f0:	efffffff 	.word	0xefffffff
 80042f4:	40010000 	.word	0x40010000
 80042f8:	ffffdfff 	.word	0xffffdfff
 80042fc:	feffffff 	.word	0xfeffffff
 8004300:	ff02ffff 	.word	0xff02ffff

08004304 <HAL_RCC_ClockConfig>:
{
 8004304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004306:	1e04      	subs	r4, r0, #0
 8004308:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 800430a:	d101      	bne.n	8004310 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 800430c:	2001      	movs	r0, #1
}
 800430e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004310:	2601      	movs	r6, #1
 8004312:	4d5b      	ldr	r5, [pc, #364]	; (8004480 <HAL_RCC_ClockConfig+0x17c>)
 8004314:	9a01      	ldr	r2, [sp, #4]
 8004316:	682b      	ldr	r3, [r5, #0]
 8004318:	4033      	ands	r3, r6
 800431a:	4293      	cmp	r3, r2
 800431c:	d331      	bcc.n	8004382 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800431e:	6822      	ldr	r2, [r4, #0]
 8004320:	0793      	lsls	r3, r2, #30
 8004322:	d443      	bmi.n	80043ac <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004324:	07d3      	lsls	r3, r2, #31
 8004326:	d449      	bmi.n	80043bc <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004328:	2601      	movs	r6, #1
 800432a:	682b      	ldr	r3, [r5, #0]
 800432c:	9a01      	ldr	r2, [sp, #4]
 800432e:	4033      	ands	r3, r6
 8004330:	4293      	cmp	r3, r2
 8004332:	d909      	bls.n	8004348 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004334:	682b      	ldr	r3, [r5, #0]
 8004336:	43b3      	bics	r3, r6
 8004338:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800433a:	f7fe fd65 	bl	8002e08 <HAL_GetTick>
 800433e:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004340:	682b      	ldr	r3, [r5, #0]
 8004342:	4233      	tst	r3, r6
 8004344:	d000      	beq.n	8004348 <HAL_RCC_ClockConfig+0x44>
 8004346:	e08c      	b.n	8004462 <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004348:	6822      	ldr	r2, [r4, #0]
 800434a:	4d4e      	ldr	r5, [pc, #312]	; (8004484 <HAL_RCC_ClockConfig+0x180>)
 800434c:	0753      	lsls	r3, r2, #29
 800434e:	d500      	bpl.n	8004352 <HAL_RCC_ClockConfig+0x4e>
 8004350:	e08f      	b.n	8004472 <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004352:	0713      	lsls	r3, r2, #28
 8004354:	d506      	bpl.n	8004364 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004356:	68ea      	ldr	r2, [r5, #12]
 8004358:	6923      	ldr	r3, [r4, #16]
 800435a:	494b      	ldr	r1, [pc, #300]	; (8004488 <HAL_RCC_ClockConfig+0x184>)
 800435c:	00db      	lsls	r3, r3, #3
 800435e:	400a      	ands	r2, r1
 8004360:	4313      	orrs	r3, r2
 8004362:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004364:	f7ff fd02 	bl	8003d6c <HAL_RCC_GetSysClockFreq>
 8004368:	68eb      	ldr	r3, [r5, #12]
 800436a:	4a48      	ldr	r2, [pc, #288]	; (800448c <HAL_RCC_ClockConfig+0x188>)
 800436c:	061b      	lsls	r3, r3, #24
 800436e:	0f1b      	lsrs	r3, r3, #28
 8004370:	5cd3      	ldrb	r3, [r2, r3]
 8004372:	40d8      	lsrs	r0, r3
 8004374:	4b46      	ldr	r3, [pc, #280]	; (8004490 <HAL_RCC_ClockConfig+0x18c>)
 8004376:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8004378:	4b46      	ldr	r3, [pc, #280]	; (8004494 <HAL_RCC_ClockConfig+0x190>)
 800437a:	6818      	ldr	r0, [r3, #0]
 800437c:	f7fe fd00 	bl	8002d80 <HAL_InitTick>
  if(status != HAL_OK)
 8004380:	e7c5      	b.n	800430e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004382:	682b      	ldr	r3, [r5, #0]
 8004384:	9a01      	ldr	r2, [sp, #4]
 8004386:	43b3      	bics	r3, r6
 8004388:	4313      	orrs	r3, r2
 800438a:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800438c:	f7fe fd3c 	bl	8002e08 <HAL_GetTick>
 8004390:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004392:	682b      	ldr	r3, [r5, #0]
 8004394:	9a01      	ldr	r2, [sp, #4]
 8004396:	4033      	ands	r3, r6
 8004398:	4293      	cmp	r3, r2
 800439a:	d0c0      	beq.n	800431e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800439c:	f7fe fd34 	bl	8002e08 <HAL_GetTick>
 80043a0:	4b3d      	ldr	r3, [pc, #244]	; (8004498 <HAL_RCC_ClockConfig+0x194>)
 80043a2:	1bc0      	subs	r0, r0, r7
 80043a4:	4298      	cmp	r0, r3
 80043a6:	d9f4      	bls.n	8004392 <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 80043a8:	2003      	movs	r0, #3
 80043aa:	e7b0      	b.n	800430e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043ac:	20f0      	movs	r0, #240	; 0xf0
 80043ae:	4935      	ldr	r1, [pc, #212]	; (8004484 <HAL_RCC_ClockConfig+0x180>)
 80043b0:	68cb      	ldr	r3, [r1, #12]
 80043b2:	4383      	bics	r3, r0
 80043b4:	68a0      	ldr	r0, [r4, #8]
 80043b6:	4303      	orrs	r3, r0
 80043b8:	60cb      	str	r3, [r1, #12]
 80043ba:	e7b3      	b.n	8004324 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043bc:	4e31      	ldr	r6, [pc, #196]	; (8004484 <HAL_RCC_ClockConfig+0x180>)
 80043be:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043c0:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043c2:	2a02      	cmp	r2, #2
 80043c4:	d118      	bne.n	80043f8 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043c6:	039b      	lsls	r3, r3, #14
 80043c8:	d5a0      	bpl.n	800430c <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043ca:	2103      	movs	r1, #3
 80043cc:	68f3      	ldr	r3, [r6, #12]
 80043ce:	438b      	bics	r3, r1
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 80043d4:	f7fe fd18 	bl	8002e08 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043d8:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80043da:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d118      	bne.n	8004412 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80043e0:	220c      	movs	r2, #12
 80043e2:	68f3      	ldr	r3, [r6, #12]
 80043e4:	4013      	ands	r3, r2
 80043e6:	2b08      	cmp	r3, #8
 80043e8:	d09e      	beq.n	8004328 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ea:	f7fe fd0d 	bl	8002e08 <HAL_GetTick>
 80043ee:	4b2a      	ldr	r3, [pc, #168]	; (8004498 <HAL_RCC_ClockConfig+0x194>)
 80043f0:	1bc0      	subs	r0, r0, r7
 80043f2:	4298      	cmp	r0, r3
 80043f4:	d9f4      	bls.n	80043e0 <HAL_RCC_ClockConfig+0xdc>
 80043f6:	e7d7      	b.n	80043a8 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043f8:	2a03      	cmp	r2, #3
 80043fa:	d102      	bne.n	8004402 <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80043fc:	019b      	lsls	r3, r3, #6
 80043fe:	d4e4      	bmi.n	80043ca <HAL_RCC_ClockConfig+0xc6>
 8004400:	e784      	b.n	800430c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004402:	2a01      	cmp	r2, #1
 8004404:	d102      	bne.n	800440c <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004406:	075b      	lsls	r3, r3, #29
 8004408:	d4df      	bmi.n	80043ca <HAL_RCC_ClockConfig+0xc6>
 800440a:	e77f      	b.n	800430c <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800440c:	059b      	lsls	r3, r3, #22
 800440e:	d4dc      	bmi.n	80043ca <HAL_RCC_ClockConfig+0xc6>
 8004410:	e77c      	b.n	800430c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004412:	2b03      	cmp	r3, #3
 8004414:	d10b      	bne.n	800442e <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004416:	220c      	movs	r2, #12
 8004418:	68f3      	ldr	r3, [r6, #12]
 800441a:	4013      	ands	r3, r2
 800441c:	4293      	cmp	r3, r2
 800441e:	d083      	beq.n	8004328 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004420:	f7fe fcf2 	bl	8002e08 <HAL_GetTick>
 8004424:	4b1c      	ldr	r3, [pc, #112]	; (8004498 <HAL_RCC_ClockConfig+0x194>)
 8004426:	1bc0      	subs	r0, r0, r7
 8004428:	4298      	cmp	r0, r3
 800442a:	d9f4      	bls.n	8004416 <HAL_RCC_ClockConfig+0x112>
 800442c:	e7bc      	b.n	80043a8 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800442e:	2b01      	cmp	r3, #1
 8004430:	d011      	beq.n	8004456 <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004432:	220c      	movs	r2, #12
 8004434:	68f3      	ldr	r3, [r6, #12]
 8004436:	4213      	tst	r3, r2
 8004438:	d100      	bne.n	800443c <HAL_RCC_ClockConfig+0x138>
 800443a:	e775      	b.n	8004328 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800443c:	f7fe fce4 	bl	8002e08 <HAL_GetTick>
 8004440:	4b15      	ldr	r3, [pc, #84]	; (8004498 <HAL_RCC_ClockConfig+0x194>)
 8004442:	1bc0      	subs	r0, r0, r7
 8004444:	4298      	cmp	r0, r3
 8004446:	d9f4      	bls.n	8004432 <HAL_RCC_ClockConfig+0x12e>
 8004448:	e7ae      	b.n	80043a8 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800444a:	f7fe fcdd 	bl	8002e08 <HAL_GetTick>
 800444e:	4b12      	ldr	r3, [pc, #72]	; (8004498 <HAL_RCC_ClockConfig+0x194>)
 8004450:	1bc0      	subs	r0, r0, r7
 8004452:	4298      	cmp	r0, r3
 8004454:	d8a8      	bhi.n	80043a8 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004456:	220c      	movs	r2, #12
 8004458:	68f3      	ldr	r3, [r6, #12]
 800445a:	4013      	ands	r3, r2
 800445c:	2b04      	cmp	r3, #4
 800445e:	d1f4      	bne.n	800444a <HAL_RCC_ClockConfig+0x146>
 8004460:	e762      	b.n	8004328 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004462:	f7fe fcd1 	bl	8002e08 <HAL_GetTick>
 8004466:	4b0c      	ldr	r3, [pc, #48]	; (8004498 <HAL_RCC_ClockConfig+0x194>)
 8004468:	1bc0      	subs	r0, r0, r7
 800446a:	4298      	cmp	r0, r3
 800446c:	d800      	bhi.n	8004470 <HAL_RCC_ClockConfig+0x16c>
 800446e:	e767      	b.n	8004340 <HAL_RCC_ClockConfig+0x3c>
 8004470:	e79a      	b.n	80043a8 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004472:	68eb      	ldr	r3, [r5, #12]
 8004474:	4909      	ldr	r1, [pc, #36]	; (800449c <HAL_RCC_ClockConfig+0x198>)
 8004476:	400b      	ands	r3, r1
 8004478:	68e1      	ldr	r1, [r4, #12]
 800447a:	430b      	orrs	r3, r1
 800447c:	60eb      	str	r3, [r5, #12]
 800447e:	e768      	b.n	8004352 <HAL_RCC_ClockConfig+0x4e>
 8004480:	40022000 	.word	0x40022000
 8004484:	40021000 	.word	0x40021000
 8004488:	ffffc7ff 	.word	0xffffc7ff
 800448c:	08007617 	.word	0x08007617
 8004490:	20000010 	.word	0x20000010
 8004494:	20000018 	.word	0x20000018
 8004498:	00001388 	.word	0x00001388
 800449c:	fffff8ff 	.word	0xfffff8ff

080044a0 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044a0:	6803      	ldr	r3, [r0, #0]
{
 80044a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044a4:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044a6:	069b      	lsls	r3, r3, #26
 80044a8:	d53d      	bpl.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x86>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044aa:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 80044ac:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ae:	4c5a      	ldr	r4, [pc, #360]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80044b0:	055b      	lsls	r3, r3, #21
 80044b2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 80044b4:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044b6:	421a      	tst	r2, r3
 80044b8:	d104      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80044bc:	4313      	orrs	r3, r2
 80044be:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80044c0:	2301      	movs	r3, #1
 80044c2:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044c4:	2780      	movs	r7, #128	; 0x80
 80044c6:	4e55      	ldr	r6, [pc, #340]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 80044c8:	007f      	lsls	r7, r7, #1
 80044ca:	6833      	ldr	r3, [r6, #0]
 80044cc:	423b      	tst	r3, r7
 80044ce:	d063      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80044d0:	686b      	ldr	r3, [r5, #4]
 80044d2:	22c0      	movs	r2, #192	; 0xc0
 80044d4:	20c0      	movs	r0, #192	; 0xc0
 80044d6:	001e      	movs	r6, r3
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80044d8:	6821      	ldr	r1, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80044da:	0292      	lsls	r2, r2, #10
 80044dc:	0380      	lsls	r0, r0, #14
 80044de:	0017      	movs	r7, r2
 80044e0:	4016      	ands	r6, r2
 80044e2:	4003      	ands	r3, r0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80044e4:	4001      	ands	r1, r0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80044e6:	428b      	cmp	r3, r1
 80044e8:	d167      	bne.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x11a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80044ea:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80044ec:	001a      	movs	r2, r3
 80044ee:	403a      	ands	r2, r7

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80044f0:	423b      	tst	r3, r7
 80044f2:	d16a      	bne.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x12a>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044f4:	6869      	ldr	r1, [r5, #4]
 80044f6:	23c0      	movs	r3, #192	; 0xc0
 80044f8:	000a      	movs	r2, r1
 80044fa:	029b      	lsls	r3, r3, #10
 80044fc:	401a      	ands	r2, r3
 80044fe:	429a      	cmp	r2, r3
 8004500:	d107      	bne.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004502:	6823      	ldr	r3, [r4, #0]
 8004504:	4846      	ldr	r0, [pc, #280]	; (8004620 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004506:	4003      	ands	r3, r0
 8004508:	20c0      	movs	r0, #192	; 0xc0
 800450a:	0380      	lsls	r0, r0, #14
 800450c:	4001      	ands	r1, r0
 800450e:	430b      	orrs	r3, r1
 8004510:	6023      	str	r3, [r4, #0]
 8004512:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004514:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004516:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004518:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 800451a:	2b01      	cmp	r3, #1
 800451c:	d103      	bne.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800451e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004520:	4a40      	ldr	r2, [pc, #256]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004522:	4013      	ands	r3, r2
 8004524:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004526:	682b      	ldr	r3, [r5, #0]
 8004528:	07da      	lsls	r2, r3, #31
 800452a:	d506      	bpl.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800452c:	2003      	movs	r0, #3
 800452e:	493a      	ldr	r1, [pc, #232]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004530:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004532:	4382      	bics	r2, r0
 8004534:	68a8      	ldr	r0, [r5, #8]
 8004536:	4302      	orrs	r2, r0
 8004538:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800453a:	079a      	lsls	r2, r3, #30
 800453c:	d506      	bpl.n	800454c <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800453e:	200c      	movs	r0, #12
 8004540:	4935      	ldr	r1, [pc, #212]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004542:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004544:	4382      	bics	r2, r0
 8004546:	68e8      	ldr	r0, [r5, #12]
 8004548:	4302      	orrs	r2, r0
 800454a:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800454c:	075a      	lsls	r2, r3, #29
 800454e:	d506      	bpl.n	800455e <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004550:	4931      	ldr	r1, [pc, #196]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004552:	4835      	ldr	r0, [pc, #212]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004554:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004556:	4002      	ands	r2, r0
 8004558:	6928      	ldr	r0, [r5, #16]
 800455a:	4302      	orrs	r2, r0
 800455c:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800455e:	071a      	lsls	r2, r3, #28
 8004560:	d506      	bpl.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004562:	492d      	ldr	r1, [pc, #180]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004564:	4831      	ldr	r0, [pc, #196]	; (800462c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004566:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004568:	4002      	ands	r2, r0
 800456a:	6968      	ldr	r0, [r5, #20]
 800456c:	4302      	orrs	r2, r0
 800456e:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004570:	065a      	lsls	r2, r3, #25
 8004572:	d506      	bpl.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004574:	4928      	ldr	r1, [pc, #160]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004576:	482e      	ldr	r0, [pc, #184]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004578:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800457a:	4002      	ands	r2, r0
 800457c:	69e8      	ldr	r0, [r5, #28]
 800457e:	4302      	orrs	r2, r0
 8004580:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8004582:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004584:	061b      	lsls	r3, r3, #24
 8004586:	d517      	bpl.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004588:	4a23      	ldr	r2, [pc, #140]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800458a:	492a      	ldr	r1, [pc, #168]	; (8004634 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800458c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800458e:	400b      	ands	r3, r1
 8004590:	69a9      	ldr	r1, [r5, #24]
 8004592:	430b      	orrs	r3, r1
 8004594:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004596:	e00f      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004598:	6833      	ldr	r3, [r6, #0]
 800459a:	433b      	orrs	r3, r7
 800459c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800459e:	f7fe fc33 	bl	8002e08 <HAL_GetTick>
 80045a2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a4:	6833      	ldr	r3, [r6, #0]
 80045a6:	423b      	tst	r3, r7
 80045a8:	d192      	bne.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045aa:	f7fe fc2d 	bl	8002e08 <HAL_GetTick>
 80045ae:	9b01      	ldr	r3, [sp, #4]
 80045b0:	1ac0      	subs	r0, r0, r3
 80045b2:	2864      	cmp	r0, #100	; 0x64
 80045b4:	d9f6      	bls.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x104>
          return HAL_TIMEOUT;
 80045b6:	2003      	movs	r0, #3
}
 80045b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80045ba:	4296      	cmp	r6, r2
 80045bc:	d195      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80045be:	6823      	ldr	r3, [r4, #0]
          return HAL_ERROR;
 80045c0:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80045c2:	039b      	lsls	r3, r3, #14
 80045c4:	d400      	bmi.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x128>
 80045c6:	e790      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80045c8:	e7f6      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80045ca:	42b2      	cmp	r2, r6
 80045cc:	d100      	bne.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80045ce:	e791      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80045d0:	682b      	ldr	r3, [r5, #0]
 80045d2:	069b      	lsls	r3, r3, #26
 80045d4:	d400      	bmi.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
 80045d6:	e78d      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_BACKUPRESET_FORCE();
 80045d8:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80045da:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 80045dc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80045de:	0312      	lsls	r2, r2, #12
 80045e0:	4302      	orrs	r2, r0
 80045e2:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045e4:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80045e6:	4b14      	ldr	r3, [pc, #80]	; (8004638 <HAL_RCCEx_PeriphCLKConfig+0x198>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045e8:	4814      	ldr	r0, [pc, #80]	; (800463c <HAL_RCCEx_PeriphCLKConfig+0x19c>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80045ea:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045ec:	4002      	ands	r2, r0
 80045ee:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 80045f0:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80045f2:	05cb      	lsls	r3, r1, #23
 80045f4:	d400      	bmi.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 80045f6:	e77d      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
        tickstart = HAL_GetTick();
 80045f8:	f7fe fc06 	bl	8002e08 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80045fc:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80045fe:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004600:	00bf      	lsls	r7, r7, #2
 8004602:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004604:	423b      	tst	r3, r7
 8004606:	d000      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8004608:	e774      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800460a:	f7fe fbfd 	bl	8002e08 <HAL_GetTick>
 800460e:	4b0c      	ldr	r3, [pc, #48]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8004610:	1b80      	subs	r0, r0, r6
 8004612:	4298      	cmp	r0, r3
 8004614:	d9f5      	bls.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8004616:	e7ce      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004618:	40021000 	.word	0x40021000
 800461c:	40007000 	.word	0x40007000
 8004620:	ffcfffff 	.word	0xffcfffff
 8004624:	efffffff 	.word	0xefffffff
 8004628:	fffff3ff 	.word	0xfffff3ff
 800462c:	ffffcfff 	.word	0xffffcfff
 8004630:	fbffffff 	.word	0xfbffffff
 8004634:	fff3ffff 	.word	0xfff3ffff
 8004638:	fffcffff 	.word	0xfffcffff
 800463c:	fff7ffff 	.word	0xfff7ffff
 8004640:	00001388 	.word	0x00001388

08004644 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8004644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004646:	001d      	movs	r5, r3
 8004648:	0017      	movs	r7, r2
 800464a:	b085      	sub	sp, #20
 800464c:	000e      	movs	r6, r1
 800464e:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004650:	f7fe fbda 	bl	8002e08 <HAL_GetTick>
 8004654:	19ed      	adds	r5, r5, r7
 8004656:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8004658:	f7fe fbd6 	bl	8002e08 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800465c:	4b25      	ldr	r3, [pc, #148]	; (80046f4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 800465e:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	015b      	lsls	r3, r3, #5
 8004664:	0d1b      	lsrs	r3, r3, #20
 8004666:	436b      	muls	r3, r5

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004668:	6822      	ldr	r2, [r4, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 800466a:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800466c:	6893      	ldr	r3, [r2, #8]
 800466e:	4033      	ands	r3, r6
 8004670:	429e      	cmp	r6, r3
 8004672:	d001      	beq.n	8004678 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 8004674:	2000      	movs	r0, #0
 8004676:	e032      	b.n	80046de <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9a>
    if (Timeout != HAL_MAX_DELAY)
 8004678:	1c7b      	adds	r3, r7, #1
 800467a:	d0f7      	beq.n	800466c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800467c:	f7fe fbc4 	bl	8002e08 <HAL_GetTick>
 8004680:	9b01      	ldr	r3, [sp, #4]
 8004682:	1ac0      	subs	r0, r0, r3
 8004684:	42a8      	cmp	r0, r5
 8004686:	d32c      	bcc.n	80046e2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004688:	21e0      	movs	r1, #224	; 0xe0
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	438a      	bics	r2, r1
 8004690:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004692:	2282      	movs	r2, #130	; 0x82
 8004694:	6861      	ldr	r1, [r4, #4]
 8004696:	0052      	lsls	r2, r2, #1
 8004698:	4291      	cmp	r1, r2
 800469a:	d10c      	bne.n	80046b6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
 800469c:	2180      	movs	r1, #128	; 0x80
 800469e:	68a2      	ldr	r2, [r4, #8]
 80046a0:	0209      	lsls	r1, r1, #8
 80046a2:	428a      	cmp	r2, r1
 80046a4:	d003      	beq.n	80046ae <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046a6:	2180      	movs	r1, #128	; 0x80
 80046a8:	00c9      	lsls	r1, r1, #3
 80046aa:	428a      	cmp	r2, r1
 80046ac:	d103      	bne.n	80046b6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
          __HAL_SPI_DISABLE(hspi);
 80046ae:	2140      	movs	r1, #64	; 0x40
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	438a      	bics	r2, r1
 80046b4:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046b6:	2180      	movs	r1, #128	; 0x80
 80046b8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80046ba:	0189      	lsls	r1, r1, #6
 80046bc:	428a      	cmp	r2, r1
 80046be:	d106      	bne.n	80046ce <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8a>
          SPI_RESET_CRC(hspi);
 80046c0:	6819      	ldr	r1, [r3, #0]
 80046c2:	480d      	ldr	r0, [pc, #52]	; (80046f8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 80046c4:	4001      	ands	r1, r0
 80046c6:	6019      	str	r1, [r3, #0]
 80046c8:	6819      	ldr	r1, [r3, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80046ce:	0023      	movs	r3, r4
 80046d0:	2201      	movs	r2, #1
 80046d2:	3351      	adds	r3, #81	; 0x51
 80046d4:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 80046d6:	2300      	movs	r3, #0
 80046d8:	2003      	movs	r0, #3
 80046da:	3450      	adds	r4, #80	; 0x50
 80046dc:	7023      	strb	r3, [r4, #0]
}
 80046de:	b005      	add	sp, #20
 80046e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if(count == 0U)
 80046e2:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 80046e4:	1e5a      	subs	r2, r3, #1
 80046e6:	4193      	sbcs	r3, r2
 80046e8:	425b      	negs	r3, r3
 80046ea:	401d      	ands	r5, r3
      count--;
 80046ec:	9b03      	ldr	r3, [sp, #12]
 80046ee:	3b01      	subs	r3, #1
 80046f0:	e7ba      	b.n	8004668 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 80046f2:	46c0      	nop			; (mov r8, r8)
 80046f4:	20000010 	.word	0x20000010
 80046f8:	ffffdfff 	.word	0xffffdfff

080046fc <SPI_EndRxTxTransaction>:
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80046fc:	4b16      	ldr	r3, [pc, #88]	; (8004758 <SPI_EndRxTxTransaction+0x5c>)
{
 80046fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004700:	0004      	movs	r4, r0
 8004702:	000d      	movs	r5, r1
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004704:	6818      	ldr	r0, [r3, #0]
 8004706:	4915      	ldr	r1, [pc, #84]	; (800475c <SPI_EndRxTxTransaction+0x60>)
{
 8004708:	0016      	movs	r6, r2
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800470a:	f7fb fd23 	bl	8000154 <__udivsi3>
 800470e:	23fa      	movs	r3, #250	; 0xfa
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	4343      	muls	r3, r0
 8004714:	9301      	str	r3, [sp, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004716:	2382      	movs	r3, #130	; 0x82
 8004718:	6861      	ldr	r1, [r4, #4]
      if (count == 0U)
      {
        break;
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800471a:	2280      	movs	r2, #128	; 0x80
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	4299      	cmp	r1, r3
 8004720:	d10d      	bne.n	800473e <SPI_EndRxTxTransaction+0x42>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004722:	0033      	movs	r3, r6
 8004724:	002a      	movs	r2, r5
 8004726:	2180      	movs	r1, #128	; 0x80
 8004728:	0020      	movs	r0, r4
 800472a:	f7ff ff8b 	bl	8004644 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800472e:	2800      	cmp	r0, #0
 8004730:	d00f      	beq.n	8004752 <SPI_EndRxTxTransaction+0x56>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004732:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8004734:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004736:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004738:	4313      	orrs	r3, r2
 800473a:	6563      	str	r3, [r4, #84]	; 0x54
  }

  return HAL_OK;
}
 800473c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      if (count == 0U)
 800473e:	9b01      	ldr	r3, [sp, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d006      	beq.n	8004752 <SPI_EndRxTxTransaction+0x56>
      count--;
 8004744:	9b01      	ldr	r3, [sp, #4]
 8004746:	3b01      	subs	r3, #1
 8004748:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	4213      	tst	r3, r2
 8004750:	d1f5      	bne.n	800473e <SPI_EndRxTxTransaction+0x42>
  return HAL_OK;
 8004752:	2000      	movs	r0, #0
 8004754:	e7f2      	b.n	800473c <SPI_EndRxTxTransaction+0x40>
 8004756:	46c0      	nop			; (mov r8, r8)
 8004758:	20000010 	.word	0x20000010
 800475c:	016e3600 	.word	0x016e3600

08004760 <HAL_SPI_Init>:
{
 8004760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004762:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004764:	2001      	movs	r0, #1
  if (hspi == NULL)
 8004766:	2c00      	cmp	r4, #0
 8004768:	d054      	beq.n	8004814 <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800476a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800476c:	2b00      	cmp	r3, #0
 800476e:	d152      	bne.n	8004816 <HAL_SPI_Init+0xb6>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004770:	2282      	movs	r2, #130	; 0x82
 8004772:	6861      	ldr	r1, [r4, #4]
 8004774:	0052      	lsls	r2, r2, #1
 8004776:	4291      	cmp	r1, r2
 8004778:	d000      	beq.n	800477c <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800477a:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800477c:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800477e:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004780:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004782:	3551      	adds	r5, #81	; 0x51
 8004784:	782b      	ldrb	r3, [r5, #0]
 8004786:	b2da      	uxtb	r2, r3
 8004788:	2b00      	cmp	r3, #0
 800478a:	d105      	bne.n	8004798 <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 800478c:	0023      	movs	r3, r4
 800478e:	3350      	adds	r3, #80	; 0x50
    HAL_SPI_MspInit(hspi);
 8004790:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8004792:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 8004794:	f7fe fa10 	bl	8002bb8 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8004798:	2002      	movs	r0, #2
  __HAL_SPI_DISABLE(hspi);
 800479a:	2240      	movs	r2, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 800479c:	7028      	strb	r0, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 800479e:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047a0:	6866      	ldr	r6, [r4, #4]
  __HAL_SPI_DISABLE(hspi);
 80047a2:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047a4:	68a7      	ldr	r7, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80047a6:	4393      	bics	r3, r2
 80047a8:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047aa:	2382      	movs	r3, #130	; 0x82
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	4033      	ands	r3, r6
 80047b0:	2684      	movs	r6, #132	; 0x84
 80047b2:	0236      	lsls	r6, r6, #8
 80047b4:	403e      	ands	r6, r7
 80047b6:	4333      	orrs	r3, r6
 80047b8:	2680      	movs	r6, #128	; 0x80
 80047ba:	68e7      	ldr	r7, [r4, #12]
 80047bc:	0136      	lsls	r6, r6, #4
 80047be:	403e      	ands	r6, r7
 80047c0:	4333      	orrs	r3, r6
 80047c2:	6926      	ldr	r6, [r4, #16]
 80047c4:	69a2      	ldr	r2, [r4, #24]
 80047c6:	4030      	ands	r0, r6
 80047c8:	2601      	movs	r6, #1
 80047ca:	4303      	orrs	r3, r0
 80047cc:	6960      	ldr	r0, [r4, #20]
 80047ce:	69e7      	ldr	r7, [r4, #28]
 80047d0:	4030      	ands	r0, r6
 80047d2:	4303      	orrs	r3, r0
 80047d4:	2080      	movs	r0, #128	; 0x80
 80047d6:	0080      	lsls	r0, r0, #2
 80047d8:	4010      	ands	r0, r2
 80047da:	4303      	orrs	r3, r0
 80047dc:	2038      	movs	r0, #56	; 0x38
 80047de:	4038      	ands	r0, r7
 80047e0:	4303      	orrs	r3, r0
 80047e2:	2080      	movs	r0, #128	; 0x80
 80047e4:	6a27      	ldr	r7, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80047e6:	0c12      	lsrs	r2, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047e8:	4038      	ands	r0, r7
 80047ea:	4303      	orrs	r3, r0
 80047ec:	2080      	movs	r0, #128	; 0x80
 80047ee:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 80047f0:	0180      	lsls	r0, r0, #6
 80047f2:	4038      	ands	r0, r7
 80047f4:	4303      	orrs	r3, r0
 80047f6:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80047f8:	2304      	movs	r3, #4
 80047fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80047fc:	401a      	ands	r2, r3
 80047fe:	330c      	adds	r3, #12
 8004800:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004802:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004804:	431a      	orrs	r2, r3
 8004806:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004808:	69cb      	ldr	r3, [r1, #28]
 800480a:	4a05      	ldr	r2, [pc, #20]	; (8004820 <HAL_SPI_Init+0xc0>)
 800480c:	4013      	ands	r3, r2
 800480e:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004810:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004812:	702e      	strb	r6, [r5, #0]
}
 8004814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004816:	2300      	movs	r3, #0
 8004818:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800481a:	6163      	str	r3, [r4, #20]
 800481c:	e7ae      	b.n	800477c <HAL_SPI_Init+0x1c>
 800481e:	46c0      	nop			; (mov r8, r8)
 8004820:	fffff7ff 	.word	0xfffff7ff

08004824 <HAL_SPI_TransmitReceive>:
{
 8004824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004826:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8004828:	0003      	movs	r3, r0
 800482a:	3350      	adds	r3, #80	; 0x50
{
 800482c:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 800482e:	781a      	ldrb	r2, [r3, #0]
{
 8004830:	0004      	movs	r4, r0
 8004832:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8004834:	2002      	movs	r0, #2
{
 8004836:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8004838:	2a01      	cmp	r2, #1
 800483a:	d100      	bne.n	800483e <HAL_SPI_TransmitReceive+0x1a>
 800483c:	e092      	b.n	8004964 <HAL_SPI_TransmitReceive+0x140>
 800483e:	2201      	movs	r2, #1
 8004840:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8004842:	f7fe fae1 	bl	8002e08 <HAL_GetTick>
  tmp_state           = hspi->State;
 8004846:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8004848:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 800484a:	3351      	adds	r3, #81	; 0x51
 800484c:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800484e:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8004850:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004852:	2b01      	cmp	r3, #1
 8004854:	d00a      	beq.n	800486c <HAL_SPI_TransmitReceive+0x48>
 8004856:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 8004858:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800485a:	005b      	lsls	r3, r3, #1
 800485c:	4299      	cmp	r1, r3
 800485e:	d000      	beq.n	8004862 <HAL_SPI_TransmitReceive+0x3e>
 8004860:	e079      	b.n	8004956 <HAL_SPI_TransmitReceive+0x132>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004862:	68a3      	ldr	r3, [r4, #8]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d176      	bne.n	8004956 <HAL_SPI_TransmitReceive+0x132>
 8004868:	2a04      	cmp	r2, #4
 800486a:	d174      	bne.n	8004956 <HAL_SPI_TransmitReceive+0x132>
    errorcode = HAL_ERROR;
 800486c:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800486e:	2d00      	cmp	r5, #0
 8004870:	d071      	beq.n	8004956 <HAL_SPI_TransmitReceive+0x132>
 8004872:	2f00      	cmp	r7, #0
 8004874:	d06f      	beq.n	8004956 <HAL_SPI_TransmitReceive+0x132>
 8004876:	2e00      	cmp	r6, #0
 8004878:	d06d      	beq.n	8004956 <HAL_SPI_TransmitReceive+0x132>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800487a:	0023      	movs	r3, r4
 800487c:	3351      	adds	r3, #81	; 0x51
 800487e:	781a      	ldrb	r2, [r3, #0]
 8004880:	2a04      	cmp	r2, #4
 8004882:	d001      	beq.n	8004888 <HAL_SPI_TransmitReceive+0x64>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004884:	2205      	movs	r2, #5
 8004886:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004888:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800488a:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800488c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800488e:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004890:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004892:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8004894:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8004896:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004898:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800489a:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800489c:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800489e:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80048a0:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048a2:	4210      	tst	r0, r2
 80048a4:	d102      	bne.n	80048ac <HAL_SPI_TransmitReceive+0x88>
    __HAL_SPI_ENABLE(hspi);
 80048a6:	6818      	ldr	r0, [r3, #0]
 80048a8:	4302      	orrs	r2, r0
 80048aa:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048ac:	2280      	movs	r2, #128	; 0x80
 80048ae:	68e0      	ldr	r0, [r4, #12]
 80048b0:	0112      	lsls	r2, r2, #4
 80048b2:	4290      	cmp	r0, r2
 80048b4:	d158      	bne.n	8004968 <HAL_SPI_TransmitReceive+0x144>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048b6:	2900      	cmp	r1, #0
 80048b8:	d001      	beq.n	80048be <HAL_SPI_TransmitReceive+0x9a>
 80048ba:	2e01      	cmp	r6, #1
 80048bc:	d107      	bne.n	80048ce <HAL_SPI_TransmitReceive+0xaa>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048be:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c0:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048c2:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80048c4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c6:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80048ce:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048d0:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048d2:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048d4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10e      	bne.n	80048f8 <HAL_SPI_TransmitReceive+0xd4>
 80048da:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10b      	bne.n	80048f8 <HAL_SPI_TransmitReceive+0xd4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048e0:	0020      	movs	r0, r4
 80048e2:	9a01      	ldr	r2, [sp, #4]
 80048e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80048e6:	f7ff ff09 	bl	80046fc <SPI_EndRxTxTransaction>
 80048ea:	2800      	cmp	r0, #0
 80048ec:	d100      	bne.n	80048f0 <HAL_SPI_TransmitReceive+0xcc>
 80048ee:	e083      	b.n	80049f8 <HAL_SPI_TransmitReceive+0x1d4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048f0:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 80048f2:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048f4:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 80048f6:	e02e      	b.n	8004956 <HAL_SPI_TransmitReceive+0x132>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048f8:	6821      	ldr	r1, [r4, #0]
 80048fa:	688b      	ldr	r3, [r1, #8]
 80048fc:	423b      	tst	r3, r7
 80048fe:	d00e      	beq.n	800491e <HAL_SPI_TransmitReceive+0xfa>
 8004900:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00b      	beq.n	800491e <HAL_SPI_TransmitReceive+0xfa>
 8004906:	2d01      	cmp	r5, #1
 8004908:	d109      	bne.n	800491e <HAL_SPI_TransmitReceive+0xfa>
        txallowed = 0U;
 800490a:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800490c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800490e:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004910:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004912:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004914:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004916:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004918:	3b01      	subs	r3, #1
 800491a:	b29b      	uxth	r3, r3
 800491c:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800491e:	688b      	ldr	r3, [r1, #8]
 8004920:	001a      	movs	r2, r3
 8004922:	4032      	ands	r2, r6
 8004924:	4233      	tst	r3, r6
 8004926:	d00c      	beq.n	8004942 <HAL_SPI_TransmitReceive+0x11e>
 8004928:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800492a:	2b00      	cmp	r3, #0
 800492c:	d009      	beq.n	8004942 <HAL_SPI_TransmitReceive+0x11e>
        txallowed = 1U;
 800492e:	0015      	movs	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004930:	68c9      	ldr	r1, [r1, #12]
 8004932:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004934:	8019      	strh	r1, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004936:	3302      	adds	r3, #2
 8004938:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800493a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800493c:	3b01      	subs	r3, #1
 800493e:	b29b      	uxth	r3, r3
 8004940:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004942:	f7fe fa61 	bl	8002e08 <HAL_GetTick>
 8004946:	9b01      	ldr	r3, [sp, #4]
 8004948:	1ac0      	subs	r0, r0, r3
 800494a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800494c:	4298      	cmp	r0, r3
 800494e:	d3c1      	bcc.n	80048d4 <HAL_SPI_TransmitReceive+0xb0>
 8004950:	3301      	adds	r3, #1
 8004952:	d0bf      	beq.n	80048d4 <HAL_SPI_TransmitReceive+0xb0>
        errorcode = HAL_TIMEOUT;
 8004954:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8004956:	0023      	movs	r3, r4
 8004958:	2201      	movs	r2, #1
 800495a:	3351      	adds	r3, #81	; 0x51
 800495c:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800495e:	2300      	movs	r3, #0
 8004960:	3450      	adds	r4, #80	; 0x50
 8004962:	7023      	strb	r3, [r4, #0]
}
 8004964:	b005      	add	sp, #20
 8004966:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004968:	2900      	cmp	r1, #0
 800496a:	d001      	beq.n	8004970 <HAL_SPI_TransmitReceive+0x14c>
 800496c:	2e01      	cmp	r6, #1
 800496e:	d108      	bne.n	8004982 <HAL_SPI_TransmitReceive+0x15e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004970:	782a      	ldrb	r2, [r5, #0]
 8004972:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004974:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004976:	3301      	adds	r3, #1
 8004978:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800497a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800497c:	3b01      	subs	r3, #1
 800497e:	b29b      	uxth	r3, r3
 8004980:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8004982:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004984:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004986:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004988:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800498a:	2b00      	cmp	r3, #0
 800498c:	d102      	bne.n	8004994 <HAL_SPI_TransmitReceive+0x170>
 800498e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004990:	2b00      	cmp	r3, #0
 8004992:	d0a5      	beq.n	80048e0 <HAL_SPI_TransmitReceive+0xbc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	423a      	tst	r2, r7
 800499a:	d00f      	beq.n	80049bc <HAL_SPI_TransmitReceive+0x198>
 800499c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800499e:	2a00      	cmp	r2, #0
 80049a0:	d00c      	beq.n	80049bc <HAL_SPI_TransmitReceive+0x198>
 80049a2:	2d01      	cmp	r5, #1
 80049a4:	d10a      	bne.n	80049bc <HAL_SPI_TransmitReceive+0x198>
        txallowed = 0U;
 80049a6:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049a8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80049aa:	7812      	ldrb	r2, [r2, #0]
 80049ac:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80049ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80049b0:	3301      	adds	r3, #1
 80049b2:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80049b4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	6899      	ldr	r1, [r3, #8]
 80049c0:	000a      	movs	r2, r1
 80049c2:	4032      	ands	r2, r6
 80049c4:	4231      	tst	r1, r6
 80049c6:	d00d      	beq.n	80049e4 <HAL_SPI_TransmitReceive+0x1c0>
 80049c8:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 80049ca:	2900      	cmp	r1, #0
 80049cc:	d00a      	beq.n	80049e4 <HAL_SPI_TransmitReceive+0x1c0>
        txallowed = 1U;
 80049ce:	0015      	movs	r5, r2
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80049d4:	700b      	strb	r3, [r1, #0]
        hspi->pRxBuffPtr++;
 80049d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80049d8:	3301      	adds	r3, #1
 80049da:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80049dc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80049de:	3b01      	subs	r3, #1
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80049e4:	f7fe fa10 	bl	8002e08 <HAL_GetTick>
 80049e8:	9b01      	ldr	r3, [sp, #4]
 80049ea:	1ac0      	subs	r0, r0, r3
 80049ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049ee:	4298      	cmp	r0, r3
 80049f0:	d3ca      	bcc.n	8004988 <HAL_SPI_TransmitReceive+0x164>
 80049f2:	3301      	adds	r3, #1
 80049f4:	d0c8      	beq.n	8004988 <HAL_SPI_TransmitReceive+0x164>
 80049f6:	e7ad      	b.n	8004954 <HAL_SPI_TransmitReceive+0x130>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049f8:	68a3      	ldr	r3, [r4, #8]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1ab      	bne.n	8004956 <HAL_SPI_TransmitReceive+0x132>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049fe:	6823      	ldr	r3, [r4, #0]
 8004a00:	9003      	str	r0, [sp, #12]
 8004a02:	68da      	ldr	r2, [r3, #12]
 8004a04:	9203      	str	r2, [sp, #12]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	9303      	str	r3, [sp, #12]
 8004a0a:	9b03      	ldr	r3, [sp, #12]
 8004a0c:	e7a3      	b.n	8004956 <HAL_SPI_TransmitReceive+0x132>
	...

08004a10 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a10:	2280      	movs	r2, #128	; 0x80
{
 8004a12:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8004a14:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a16:	05d2      	lsls	r2, r2, #23
 8004a18:	4290      	cmp	r0, r2
 8004a1a:	d005      	beq.n	8004a28 <TIM_Base_SetConfig+0x18>
 8004a1c:	4c10      	ldr	r4, [pc, #64]	; (8004a60 <TIM_Base_SetConfig+0x50>)
 8004a1e:	42a0      	cmp	r0, r4
 8004a20:	d002      	beq.n	8004a28 <TIM_Base_SetConfig+0x18>
 8004a22:	4c10      	ldr	r4, [pc, #64]	; (8004a64 <TIM_Base_SetConfig+0x54>)
 8004a24:	42a0      	cmp	r0, r4
 8004a26:	d10f      	bne.n	8004a48 <TIM_Base_SetConfig+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a28:	2470      	movs	r4, #112	; 0x70
 8004a2a:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8004a2c:	684c      	ldr	r4, [r1, #4]
 8004a2e:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a30:	4290      	cmp	r0, r2
 8004a32:	d005      	beq.n	8004a40 <TIM_Base_SetConfig+0x30>
 8004a34:	4a0a      	ldr	r2, [pc, #40]	; (8004a60 <TIM_Base_SetConfig+0x50>)
 8004a36:	4290      	cmp	r0, r2
 8004a38:	d002      	beq.n	8004a40 <TIM_Base_SetConfig+0x30>
 8004a3a:	4a0a      	ldr	r2, [pc, #40]	; (8004a64 <TIM_Base_SetConfig+0x54>)
 8004a3c:	4290      	cmp	r0, r2
 8004a3e:	d103      	bne.n	8004a48 <TIM_Base_SetConfig+0x38>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a40:	4a09      	ldr	r2, [pc, #36]	; (8004a68 <TIM_Base_SetConfig+0x58>)
 8004a42:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a44:	68ca      	ldr	r2, [r1, #12]
 8004a46:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a48:	2280      	movs	r2, #128	; 0x80
 8004a4a:	4393      	bics	r3, r2
 8004a4c:	690a      	ldr	r2, [r1, #16]
 8004a4e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8004a50:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a52:	688b      	ldr	r3, [r1, #8]
 8004a54:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a56:	680b      	ldr	r3, [r1, #0]
 8004a58:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	6143      	str	r3, [r0, #20]
}
 8004a5e:	bd10      	pop	{r4, pc}
 8004a60:	40010800 	.word	0x40010800
 8004a64:	40011400 	.word	0x40011400
 8004a68:	fffffcff 	.word	0xfffffcff

08004a6c <HAL_TIM_Base_Init>:
{
 8004a6c:	b570      	push	{r4, r5, r6, lr}
 8004a6e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004a70:	2001      	movs	r0, #1
  if (htim == NULL)
 8004a72:	2c00      	cmp	r4, #0
 8004a74:	d01d      	beq.n	8004ab2 <HAL_TIM_Base_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004a76:	0025      	movs	r5, r4
 8004a78:	3539      	adds	r5, #57	; 0x39
 8004a7a:	782b      	ldrb	r3, [r5, #0]
 8004a7c:	b2da      	uxtb	r2, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d105      	bne.n	8004a8e <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8004a82:	0023      	movs	r3, r4
 8004a84:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8004a86:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004a88:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8004a8a:	f7fe f8cf 	bl	8002c2c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004a8e:	2302      	movs	r3, #2
 8004a90:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a92:	6820      	ldr	r0, [r4, #0]
 8004a94:	1d21      	adds	r1, r4, #4
 8004a96:	f7ff ffbb 	bl	8004a10 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a9a:	0022      	movs	r2, r4
 8004a9c:	2301      	movs	r3, #1
  return HAL_OK;
 8004a9e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aa0:	323e      	adds	r2, #62	; 0x3e
 8004aa2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aa4:	343d      	adds	r4, #61	; 0x3d
 8004aa6:	3a04      	subs	r2, #4
 8004aa8:	7013      	strb	r3, [r2, #0]
 8004aaa:	7053      	strb	r3, [r2, #1]
 8004aac:	7093      	strb	r3, [r2, #2]
 8004aae:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004ab0:	702b      	strb	r3, [r5, #0]
}
 8004ab2:	bd70      	pop	{r4, r5, r6, pc}

08004ab4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004ab4:	0002      	movs	r2, r0
{
 8004ab6:	0003      	movs	r3, r0
    return HAL_ERROR;
 8004ab8:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8004aba:	3239      	adds	r2, #57	; 0x39
 8004abc:	7811      	ldrb	r1, [r2, #0]
 8004abe:	4281      	cmp	r1, r0
 8004ac0:	d119      	bne.n	8004af6 <HAL_TIM_Base_Start_IT+0x42>
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac2:	2102      	movs	r1, #2
 8004ac4:	7011      	strb	r1, [r2, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68da      	ldr	r2, [r3, #12]
 8004aca:	4302      	orrs	r2, r0
 8004acc:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ace:	2280      	movs	r2, #128	; 0x80
 8004ad0:	05d2      	lsls	r2, r2, #23
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d005      	beq.n	8004ae2 <HAL_TIM_Base_Start_IT+0x2e>
 8004ad6:	4a0b      	ldr	r2, [pc, #44]	; (8004b04 <HAL_TIM_Base_Start_IT+0x50>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d002      	beq.n	8004ae2 <HAL_TIM_Base_Start_IT+0x2e>
 8004adc:	4a0a      	ldr	r2, [pc, #40]	; (8004b08 <HAL_TIM_Base_Start_IT+0x54>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d10a      	bne.n	8004af8 <HAL_TIM_Base_Start_IT+0x44>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ae2:	2107      	movs	r1, #7
 8004ae4:	689a      	ldr	r2, [r3, #8]
  return HAL_OK;
 8004ae6:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ae8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aea:	2a06      	cmp	r2, #6
 8004aec:	d003      	beq.n	8004af6 <HAL_TIM_Base_Start_IT+0x42>
      __HAL_TIM_ENABLE(htim);
 8004aee:	2201      	movs	r2, #1
 8004af0:	6819      	ldr	r1, [r3, #0]
 8004af2:	430a      	orrs	r2, r1
 8004af4:	601a      	str	r2, [r3, #0]
}
 8004af6:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	4310      	orrs	r0, r2
 8004afc:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8004afe:	2000      	movs	r0, #0
 8004b00:	e7f9      	b.n	8004af6 <HAL_TIM_Base_Start_IT+0x42>
 8004b02:	46c0      	nop			; (mov r8, r8)
 8004b04:	40010800 	.word	0x40010800
 8004b08:	40011400 	.word	0x40011400

08004b0c <HAL_TIM_ConfigClockSource>:
{
 8004b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004b0e:	0005      	movs	r5, r0
 8004b10:	2202      	movs	r2, #2
 8004b12:	3538      	adds	r5, #56	; 0x38
 8004b14:	782c      	ldrb	r4, [r5, #0]
{
 8004b16:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004b18:	0010      	movs	r0, r2
 8004b1a:	2c01      	cmp	r4, #1
 8004b1c:	d01d      	beq.n	8004b5a <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8004b1e:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8004b20:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8004b22:	3639      	adds	r6, #57	; 0x39
  __HAL_LOCK(htim);
 8004b24:	702c      	strb	r4, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004b26:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8004b28:	681b      	ldr	r3, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b2a:	4849      	ldr	r0, [pc, #292]	; (8004c50 <HAL_TIM_ConfigClockSource+0x144>)
  tmpsmcr = htim->Instance->SMCR;
 8004b2c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b2e:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 8004b30:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004b32:	680a      	ldr	r2, [r1, #0]
 8004b34:	2a60      	cmp	r2, #96	; 0x60
 8004b36:	d05d      	beq.n	8004bf4 <HAL_TIM_ConfigClockSource+0xe8>
 8004b38:	d830      	bhi.n	8004b9c <HAL_TIM_ConfigClockSource+0x90>
 8004b3a:	2a40      	cmp	r2, #64	; 0x40
 8004b3c:	d100      	bne.n	8004b40 <HAL_TIM_ConfigClockSource+0x34>
 8004b3e:	e071      	b.n	8004c24 <HAL_TIM_ConfigClockSource+0x118>
 8004b40:	d814      	bhi.n	8004b6c <HAL_TIM_ConfigClockSource+0x60>
 8004b42:	2a20      	cmp	r2, #32
 8004b44:	d00c      	beq.n	8004b60 <HAL_TIM_ConfigClockSource+0x54>
 8004b46:	d809      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x50>
 8004b48:	2110      	movs	r1, #16
 8004b4a:	0010      	movs	r0, r2
 8004b4c:	4388      	bics	r0, r1
 8004b4e:	d007      	beq.n	8004b60 <HAL_TIM_ConfigClockSource+0x54>
 8004b50:	0020      	movs	r0, r4
  htim->State = HAL_TIM_STATE_READY;
 8004b52:	2301      	movs	r3, #1
 8004b54:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8004b56:	2300      	movs	r3, #0
 8004b58:	702b      	strb	r3, [r5, #0]
}
 8004b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8004b5c:	2a30      	cmp	r2, #48	; 0x30
 8004b5e:	d1f7      	bne.n	8004b50 <HAL_TIM_ConfigClockSource+0x44>
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b60:	2070      	movs	r0, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8004b62:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b64:	4381      	bics	r1, r0
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b66:	430a      	orrs	r2, r1
 8004b68:	2107      	movs	r1, #7
 8004b6a:	e030      	b.n	8004bce <HAL_TIM_ConfigClockSource+0xc2>
  switch (sClockSourceConfig->ClockSource)
 8004b6c:	2a50      	cmp	r2, #80	; 0x50
 8004b6e:	d1ef      	bne.n	8004b50 <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b70:	6848      	ldr	r0, [r1, #4]
 8004b72:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8004b74:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b76:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b78:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b7a:	43a7      	bics	r7, r4
 8004b7c:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b7e:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8004b80:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b82:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b84:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b86:	240a      	movs	r4, #10
 8004b88:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8004b8a:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8004b8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b8e:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b90:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8004b92:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b94:	438a      	bics	r2, r1
 8004b96:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b98:	2257      	movs	r2, #87	; 0x57
 8004b9a:	e018      	b.n	8004bce <HAL_TIM_ConfigClockSource+0xc2>
  switch (sClockSourceConfig->ClockSource)
 8004b9c:	2780      	movs	r7, #128	; 0x80
  HAL_StatusTypeDef status = HAL_OK;
 8004b9e:	2000      	movs	r0, #0
  switch (sClockSourceConfig->ClockSource)
 8004ba0:	017f      	lsls	r7, r7, #5
 8004ba2:	42ba      	cmp	r2, r7
 8004ba4:	d0d5      	beq.n	8004b52 <HAL_TIM_ConfigClockSource+0x46>
 8004ba6:	2080      	movs	r0, #128	; 0x80
 8004ba8:	0180      	lsls	r0, r0, #6
 8004baa:	4282      	cmp	r2, r0
 8004bac:	d013      	beq.n	8004bd6 <HAL_TIM_ConfigClockSource+0xca>
 8004bae:	0020      	movs	r0, r4
 8004bb0:	2a70      	cmp	r2, #112	; 0x70
 8004bb2:	d1ce      	bne.n	8004b52 <HAL_TIM_ConfigClockSource+0x46>
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bb4:	689a      	ldr	r2, [r3, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bb6:	4827      	ldr	r0, [pc, #156]	; (8004c54 <HAL_TIM_ConfigClockSource+0x148>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bb8:	684c      	ldr	r4, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bba:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bbc:	688a      	ldr	r2, [r1, #8]
 8004bbe:	68c9      	ldr	r1, [r1, #12]
 8004bc0:	4322      	orrs	r2, r4
 8004bc2:	0209      	lsls	r1, r1, #8
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	4302      	orrs	r2, r0

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bc8:	609a      	str	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bca:	2277      	movs	r2, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8004bcc:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004bce:	430a      	orrs	r2, r1
  HAL_StatusTypeDef status = HAL_OK;
 8004bd0:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8004bd2:	609a      	str	r2, [r3, #8]
}
 8004bd4:	e7bd      	b.n	8004b52 <HAL_TIM_ConfigClockSource+0x46>
  tmpsmcr = TIMx->SMCR;
 8004bd6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bd8:	481e      	ldr	r0, [pc, #120]	; (8004c54 <HAL_TIM_ConfigClockSource+0x148>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bda:	684c      	ldr	r4, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bdc:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bde:	688a      	ldr	r2, [r1, #8]
 8004be0:	68c9      	ldr	r1, [r1, #12]
 8004be2:	4322      	orrs	r2, r4
 8004be4:	0209      	lsls	r1, r1, #8
 8004be6:	430a      	orrs	r2, r1
 8004be8:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8004bea:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bec:	2280      	movs	r2, #128	; 0x80
 8004bee:	6899      	ldr	r1, [r3, #8]
 8004bf0:	01d2      	lsls	r2, r2, #7
 8004bf2:	e7ec      	b.n	8004bce <HAL_TIM_ConfigClockSource+0xc2>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bf4:	2410      	movs	r4, #16
 8004bf6:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bf8:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bfa:	43a0      	bics	r0, r4
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bfc:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bfe:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c00:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c02:	4f15      	ldr	r7, [pc, #84]	; (8004c58 <HAL_TIM_ConfigClockSource+0x14c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c04:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c06:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c08:	4321      	orrs	r1, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c0a:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8004c0c:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8004c0e:	6199      	str	r1, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c10:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c12:	43a0      	bics	r0, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c14:	0112      	lsls	r2, r2, #4
 8004c16:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 8004c18:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004c1a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c1c:	438a      	bics	r2, r1
 8004c1e:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c20:	2267      	movs	r2, #103	; 0x67
 8004c22:	e7d4      	b.n	8004bce <HAL_TIM_ConfigClockSource+0xc2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c24:	6848      	ldr	r0, [r1, #4]
 8004c26:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8004c28:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c2a:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c2c:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c2e:	43a7      	bics	r7, r4
 8004c30:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c32:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8004c34:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c36:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c38:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c3a:	240a      	movs	r4, #10
 8004c3c:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8004c3e:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8004c40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c42:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c44:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8004c46:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c48:	438a      	bics	r2, r1
 8004c4a:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c4c:	2247      	movs	r2, #71	; 0x47
 8004c4e:	e7be      	b.n	8004bce <HAL_TIM_ConfigClockSource+0xc2>
 8004c50:	ffff0088 	.word	0xffff0088
 8004c54:	ffff00ff 	.word	0xffff00ff
 8004c58:	ffff0fff 	.word	0xffff0fff

08004c5c <HAL_TIM_OC_DelayElapsedCallback>:
 8004c5c:	4770      	bx	lr

08004c5e <HAL_TIM_IC_CaptureCallback>:
 8004c5e:	4770      	bx	lr

08004c60 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004c60:	4770      	bx	lr

08004c62 <HAL_TIM_TriggerCallback>:
 8004c62:	4770      	bx	lr

08004c64 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c64:	2202      	movs	r2, #2
 8004c66:	6803      	ldr	r3, [r0, #0]
{
 8004c68:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c6a:	6919      	ldr	r1, [r3, #16]
{
 8004c6c:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c6e:	4211      	tst	r1, r2
 8004c70:	d00d      	beq.n	8004c8e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c72:	68d9      	ldr	r1, [r3, #12]
 8004c74:	4211      	tst	r1, r2
 8004c76:	d00a      	beq.n	8004c8e <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c78:	3a05      	subs	r2, #5
 8004c7a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c7c:	3204      	adds	r2, #4
 8004c7e:	7602      	strb	r2, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	079b      	lsls	r3, r3, #30
 8004c84:	d05e      	beq.n	8004d44 <HAL_TIM_IRQHandler+0xe0>
          HAL_TIM_IC_CaptureCallback(htim);
 8004c86:	f7ff ffea 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c8e:	2204      	movs	r2, #4
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	6919      	ldr	r1, [r3, #16]
 8004c94:	4211      	tst	r1, r2
 8004c96:	d010      	beq.n	8004cba <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c98:	68d9      	ldr	r1, [r3, #12]
 8004c9a:	4211      	tst	r1, r2
 8004c9c:	d00d      	beq.n	8004cba <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c9e:	3a09      	subs	r2, #9
 8004ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ca2:	3207      	adds	r2, #7
 8004ca4:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ca6:	699a      	ldr	r2, [r3, #24]
 8004ca8:	23c0      	movs	r3, #192	; 0xc0
 8004caa:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004cac:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cae:	421a      	tst	r2, r3
 8004cb0:	d04e      	beq.n	8004d50 <HAL_TIM_IRQHandler+0xec>
        HAL_TIM_IC_CaptureCallback(htim);
 8004cb2:	f7ff ffd4 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cba:	2208      	movs	r2, #8
 8004cbc:	6823      	ldr	r3, [r4, #0]
 8004cbe:	6919      	ldr	r1, [r3, #16]
 8004cc0:	4211      	tst	r1, r2
 8004cc2:	d00e      	beq.n	8004ce2 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cc4:	68d9      	ldr	r1, [r3, #12]
 8004cc6:	4211      	tst	r1, r2
 8004cc8:	d00b      	beq.n	8004ce2 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cca:	3a11      	subs	r2, #17
 8004ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cce:	320d      	adds	r2, #13
 8004cd0:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cd2:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd4:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cd6:	079b      	lsls	r3, r3, #30
 8004cd8:	d040      	beq.n	8004d5c <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 8004cda:	f7ff ffc0 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ce2:	2210      	movs	r2, #16
 8004ce4:	6823      	ldr	r3, [r4, #0]
 8004ce6:	6919      	ldr	r1, [r3, #16]
 8004ce8:	4211      	tst	r1, r2
 8004cea:	d010      	beq.n	8004d0e <HAL_TIM_IRQHandler+0xaa>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004cec:	68d9      	ldr	r1, [r3, #12]
 8004cee:	4211      	tst	r1, r2
 8004cf0:	d00d      	beq.n	8004d0e <HAL_TIM_IRQHandler+0xaa>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004cf2:	3a21      	subs	r2, #33	; 0x21
 8004cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cf6:	3219      	adds	r2, #25
 8004cf8:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cfa:	69da      	ldr	r2, [r3, #28]
 8004cfc:	23c0      	movs	r3, #192	; 0xc0
 8004cfe:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004d00:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d02:	421a      	tst	r2, r3
 8004d04:	d030      	beq.n	8004d68 <HAL_TIM_IRQHandler+0x104>
        HAL_TIM_IC_CaptureCallback(htim);
 8004d06:	f7ff ffaa 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d0e:	2201      	movs	r2, #1
 8004d10:	6823      	ldr	r3, [r4, #0]
 8004d12:	6919      	ldr	r1, [r3, #16]
 8004d14:	4211      	tst	r1, r2
 8004d16:	d007      	beq.n	8004d28 <HAL_TIM_IRQHandler+0xc4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d18:	68d9      	ldr	r1, [r3, #12]
 8004d1a:	4211      	tst	r1, r2
 8004d1c:	d004      	beq.n	8004d28 <HAL_TIM_IRQHandler+0xc4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d1e:	3a03      	subs	r2, #3
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d20:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d22:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d24:	f7fd fa24 	bl	8002170 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d28:	2240      	movs	r2, #64	; 0x40
 8004d2a:	6823      	ldr	r3, [r4, #0]
 8004d2c:	6919      	ldr	r1, [r3, #16]
 8004d2e:	4211      	tst	r1, r2
 8004d30:	d007      	beq.n	8004d42 <HAL_TIM_IRQHandler+0xde>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d32:	68d9      	ldr	r1, [r3, #12]
 8004d34:	4211      	tst	r1, r2
 8004d36:	d004      	beq.n	8004d42 <HAL_TIM_IRQHandler+0xde>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d38:	3a81      	subs	r2, #129	; 0x81
      HAL_TIM_TriggerCallback(htim);
 8004d3a:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d3c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004d3e:	f7ff ff90 	bl	8004c62 <HAL_TIM_TriggerCallback>
}
 8004d42:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d44:	f7ff ff8a 	bl	8004c5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d48:	0020      	movs	r0, r4
 8004d4a:	f7ff ff89 	bl	8004c60 <HAL_TIM_PWM_PulseFinishedCallback>
 8004d4e:	e79c      	b.n	8004c8a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d50:	f7ff ff84 	bl	8004c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d54:	0020      	movs	r0, r4
 8004d56:	f7ff ff83 	bl	8004c60 <HAL_TIM_PWM_PulseFinishedCallback>
 8004d5a:	e7ac      	b.n	8004cb6 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d5c:	f7ff ff7e 	bl	8004c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d60:	0020      	movs	r0, r4
 8004d62:	f7ff ff7d 	bl	8004c60 <HAL_TIM_PWM_PulseFinishedCallback>
 8004d66:	e7ba      	b.n	8004cde <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d68:	f7ff ff78 	bl	8004c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d6c:	0020      	movs	r0, r4
 8004d6e:	f7ff ff77 	bl	8004c60 <HAL_TIM_PWM_PulseFinishedCallback>
 8004d72:	e7ca      	b.n	8004d0a <HAL_TIM_IRQHandler+0xa6>

08004d74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d74:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d76:	0004      	movs	r4, r0
 8004d78:	2202      	movs	r2, #2
 8004d7a:	3438      	adds	r4, #56	; 0x38
 8004d7c:	7825      	ldrb	r5, [r4, #0]
{
 8004d7e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004d80:	0010      	movs	r0, r2
 8004d82:	2d01      	cmp	r5, #1
 8004d84:	d01d      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d86:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d88:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8004d8a:	3539      	adds	r5, #57	; 0x39
 8004d8c:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004d92:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d94:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d96:	680e      	ldr	r6, [r1, #0]
 8004d98:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d9a:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d9c:	2080      	movs	r0, #128	; 0x80
 8004d9e:	05c0      	lsls	r0, r0, #23
 8004da0:	4283      	cmp	r3, r0
 8004da2:	d005      	beq.n	8004db0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8004da4:	4807      	ldr	r0, [pc, #28]	; (8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 8004da6:	4283      	cmp	r3, r0
 8004da8:	d002      	beq.n	8004db0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8004daa:	4807      	ldr	r0, [pc, #28]	; (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8004dac:	4283      	cmp	r3, r0
 8004dae:	d104      	bne.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004db0:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004db2:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004db4:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004db6:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004db8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dba:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8004dbc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004dbe:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8004dc0:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004dc2:	bd70      	pop	{r4, r5, r6, pc}
 8004dc4:	40010800 	.word	0x40010800
 8004dc8:	40011400 	.word	0x40011400

08004dcc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004dcc:	b510      	push	{r4, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004dce:	4903      	ldr	r1, [pc, #12]	; (8004ddc <MX_FATFS_Init+0x10>)
 8004dd0:	4803      	ldr	r0, [pc, #12]	; (8004de0 <MX_FATFS_Init+0x14>)
 8004dd2:	f001 fb9d 	bl	8006510 <FATFS_LinkDriver>
 8004dd6:	4b03      	ldr	r3, [pc, #12]	; (8004de4 <MX_FATFS_Init+0x18>)
 8004dd8:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004dda:	bd10      	pop	{r4, pc}
 8004ddc:	2000172c 	.word	0x2000172c
 8004de0:	2000001c 	.word	0x2000001c
 8004de4:	20001730 	.word	0x20001730

08004de8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004de8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8004dea:	f000 f8fb 	bl	8004fe4 <USER_SPI_initialize>
  /* USER CODE END INIT */
}
 8004dee:	bd10      	pop	{r4, pc}

08004df0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004df0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8004df2:	f000 f991 	bl	8005118 <USER_SPI_status>
  /* USER CODE END STATUS */
}
 8004df6:	bd10      	pop	{r4, pc}

08004df8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004df8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8004dfa:	f000 f997 	bl	800512c <USER_SPI_read>
  /* USER CODE END READ */
}
 8004dfe:	bd10      	pop	{r4, pc}

08004e00 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004e00:	b510      	push	{r4, lr}
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8004e02:	f000 f9d7 	bl	80051b4 <USER_SPI_write>
  /* USER CODE END WRITE */
}
 8004e06:	bd10      	pop	{r4, pc}

08004e08 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004e08:	b510      	push	{r4, lr}
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004e0a:	f000 fa39 	bl	8005280 <USER_SPI_ioctl>
  /* USER CODE END IOCTL */
}
 8004e0e:	bd10      	pop	{r4, pc}

08004e10 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004e10:	b510      	push	{r4, lr}
 8004e12:	210f      	movs	r1, #15
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004e14:	2417      	movs	r4, #23
 8004e16:	2332      	movs	r3, #50	; 0x32
{
 8004e18:	b086      	sub	sp, #24
 8004e1a:	4469      	add	r1, sp
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004e1c:	446c      	add	r4, sp
{
 8004e1e:	7008      	strb	r0, [r1, #0]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004e20:	0022      	movs	r2, r4
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	4803      	ldr	r0, [pc, #12]	; (8004e34 <xchg_spi+0x24>)
 8004e26:	3b31      	subs	r3, #49	; 0x31
 8004e28:	f7ff fcfc 	bl	8004824 <HAL_SPI_TransmitReceive>
    return rxDat;
 8004e2c:	7820      	ldrb	r0, [r4, #0]
}
 8004e2e:	b006      	add	sp, #24
 8004e30:	bd10      	pop	{r4, pc}
 8004e32:	46c0      	nop			; (mov r8, r8)
 8004e34:	20000fa8 	.word	0x20000fa8

08004e38 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004e38:	b570      	push	{r4, r5, r6, lr}
 8004e3a:	0005      	movs	r5, r0
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004e3c:	f7fd ffe4 	bl	8002e08 <HAL_GetTick>
 8004e40:	0006      	movs	r6, r0
	waitSpiTimerTickDelay = (uint32_t)wt;
	do {
		d = xchg_spi(0xFF);
 8004e42:	20ff      	movs	r0, #255	; 0xff
 8004e44:	f7ff ffe4 	bl	8004e10 <xchg_spi>
 8004e48:	0004      	movs	r4, r0
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004e4a:	28ff      	cmp	r0, #255	; 0xff
 8004e4c:	d004      	beq.n	8004e58 <wait_ready+0x20>
 8004e4e:	f7fd ffdb 	bl	8002e08 <HAL_GetTick>
 8004e52:	1b80      	subs	r0, r0, r6
 8004e54:	42a8      	cmp	r0, r5
 8004e56:	d3f4      	bcc.n	8004e42 <wait_ready+0xa>

	return (d == 0xFF) ? 1 : 0;
 8004e58:	3cff      	subs	r4, #255	; 0xff
 8004e5a:	4260      	negs	r0, r4
 8004e5c:	4160      	adcs	r0, r4
}
 8004e5e:	bd70      	pop	{r4, r5, r6, pc}

08004e60 <despiselect>:
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
	CS_HIGH();		/* Set CS# high */
 8004e60:	20a0      	movs	r0, #160	; 0xa0
{
 8004e62:	b510      	push	{r4, lr}
	CS_HIGH();		/* Set CS# high */
 8004e64:	2201      	movs	r2, #1
 8004e66:	2110      	movs	r1, #16
 8004e68:	05c0      	lsls	r0, r0, #23
 8004e6a:	f7fe fbd7 	bl	800361c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004e6e:	20ff      	movs	r0, #255	; 0xff
 8004e70:	f7ff ffce 	bl	8004e10 <xchg_spi>

}
 8004e74:	bd10      	pop	{r4, pc}

08004e76 <spiselect>:
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
	CS_LOW();		/* Set CS# low */
 8004e76:	20a0      	movs	r0, #160	; 0xa0
{
 8004e78:	b510      	push	{r4, lr}
	CS_LOW();		/* Set CS# low */
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2110      	movs	r1, #16
 8004e7e:	05c0      	lsls	r0, r0, #23
 8004e80:	f7fe fbcc 	bl	800361c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8004e84:	20ff      	movs	r0, #255	; 0xff
 8004e86:	f7ff ffc3 	bl	8004e10 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004e8a:	20fa      	movs	r0, #250	; 0xfa
 8004e8c:	0040      	lsls	r0, r0, #1
 8004e8e:	f7ff ffd3 	bl	8004e38 <wait_ready>
 8004e92:	1e04      	subs	r4, r0, #0
 8004e94:	d103      	bne.n	8004e9e <spiselect+0x28>

	despiselect();
 8004e96:	f7ff ffe3 	bl	8004e60 <despiselect>
	return 0;	/* Timeout */
}
 8004e9a:	0020      	movs	r0, r4
 8004e9c:	bd10      	pop	{r4, pc}
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004e9e:	2401      	movs	r4, #1
 8004ea0:	e7fb      	b.n	8004e9a <spiselect+0x24>

08004ea2 <send_cmd>:
)
{
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004ea2:	b243      	sxtb	r3, r0
{
 8004ea4:	b570      	push	{r4, r5, r6, lr}
 8004ea6:	0004      	movs	r4, r0
 8004ea8:	000d      	movs	r5, r1
	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	da07      	bge.n	8004ebe <send_cmd+0x1c>
		cmd &= 0x7F;
		res = send_cmd(CMD55, 0);
 8004eae:	2100      	movs	r1, #0
 8004eb0:	2037      	movs	r0, #55	; 0x37
 8004eb2:	f7ff fff6 	bl	8004ea2 <send_cmd>
		if (res > 1) return res;
 8004eb6:	2801      	cmp	r0, #1
 8004eb8:	d836      	bhi.n	8004f28 <send_cmd+0x86>
		cmd &= 0x7F;
 8004eba:	237f      	movs	r3, #127	; 0x7f
 8004ebc:	401c      	ands	r4, r3
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004ebe:	2c0c      	cmp	r4, #12
 8004ec0:	d12a      	bne.n	8004f18 <send_cmd+0x76>
		despiselect();
		if (!spiselect()) return 0xFF;
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004ec2:	2040      	movs	r0, #64	; 0x40
 8004ec4:	4320      	orrs	r0, r4
 8004ec6:	f7ff ffa3 	bl	8004e10 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004eca:	0e28      	lsrs	r0, r5, #24
 8004ecc:	f7ff ffa0 	bl	8004e10 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004ed0:	0c28      	lsrs	r0, r5, #16
 8004ed2:	b2c0      	uxtb	r0, r0
 8004ed4:	f7ff ff9c 	bl	8004e10 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004ed8:	0a28      	lsrs	r0, r5, #8
 8004eda:	b2c0      	uxtb	r0, r0
 8004edc:	f7ff ff98 	bl	8004e10 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004ee0:	b2e8      	uxtb	r0, r5
 8004ee2:	f7ff ff95 	bl	8004e10 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004ee6:	2095      	movs	r0, #149	; 0x95
 8004ee8:	2c00      	cmp	r4, #0
 8004eea:	d003      	beq.n	8004ef4 <send_cmd+0x52>
	n = 0x01;							/* Dummy CRC + Stop */
 8004eec:	2001      	movs	r0, #1
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004eee:	2c08      	cmp	r4, #8
 8004ef0:	d100      	bne.n	8004ef4 <send_cmd+0x52>
 8004ef2:	3086      	adds	r0, #134	; 0x86
	xchg_spi(n);
 8004ef4:	f7ff ff8c 	bl	8004e10 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004ef8:	2c0c      	cmp	r4, #12
 8004efa:	d102      	bne.n	8004f02 <send_cmd+0x60>
 8004efc:	20ff      	movs	r0, #255	; 0xff
 8004efe:	f7ff ff87 	bl	8004e10 <xchg_spi>
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004f02:	240a      	movs	r4, #10
	n = 10;								/* Wait for response (10 bytes max) */
	do {
		res = xchg_spi(0xFF);
 8004f04:	20ff      	movs	r0, #255	; 0xff
 8004f06:	f7ff ff83 	bl	8004e10 <xchg_spi>
	} while ((res & 0x80) && --n);
 8004f0a:	0603      	lsls	r3, r0, #24
 8004f0c:	d50c      	bpl.n	8004f28 <send_cmd+0x86>
 8004f0e:	3c01      	subs	r4, #1
 8004f10:	b2e4      	uxtb	r4, r4
 8004f12:	2c00      	cmp	r4, #0
 8004f14:	d1f6      	bne.n	8004f04 <send_cmd+0x62>
 8004f16:	e007      	b.n	8004f28 <send_cmd+0x86>
		despiselect();
 8004f18:	f7ff ffa2 	bl	8004e60 <despiselect>
		if (!spiselect()) return 0xFF;
 8004f1c:	f7ff ffab 	bl	8004e76 <spiselect>
 8004f20:	0003      	movs	r3, r0
 8004f22:	20ff      	movs	r0, #255	; 0xff
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1cc      	bne.n	8004ec2 <send_cmd+0x20>

	return res;							/* Return received response */
}
 8004f28:	bd70      	pop	{r4, r5, r6, pc}

08004f2a <xmit_datablock.part.0>:
	for(UINT i=0; i<btx; i++) {
 8004f2a:	2380      	movs	r3, #128	; 0x80
int xmit_datablock (	/* 1:OK, 0:Failed */
 8004f2c:	b570      	push	{r4, r5, r6, lr}
 8004f2e:	0004      	movs	r4, r0
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	18c5      	adds	r5, r0, r3
		xchg_spi(*(buff+i));
 8004f34:	7820      	ldrb	r0, [r4, #0]
 8004f36:	3401      	adds	r4, #1
 8004f38:	f7ff ff6a 	bl	8004e10 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8004f3c:	42ac      	cmp	r4, r5
 8004f3e:	d1f9      	bne.n	8004f34 <xmit_datablock.part.0+0xa>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004f40:	20ff      	movs	r0, #255	; 0xff
 8004f42:	f7ff ff65 	bl	8004e10 <xchg_spi>
 8004f46:	20ff      	movs	r0, #255	; 0xff
 8004f48:	f7ff ff62 	bl	8004e10 <xchg_spi>
		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004f4c:	20ff      	movs	r0, #255	; 0xff
 8004f4e:	f7ff ff5f 	bl	8004e10 <xchg_spi>
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004f52:	231f      	movs	r3, #31
 8004f54:	4018      	ands	r0, r3
 8004f56:	3805      	subs	r0, #5
 8004f58:	4243      	negs	r3, r0
 8004f5a:	4158      	adcs	r0, r3
}
 8004f5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08004f60 <SPI_Timer_On>:
void SPI_Timer_On(uint32_t waitTicks) {
 8004f60:	b510      	push	{r4, lr}
 8004f62:	0004      	movs	r4, r0
    spiTimerTickStart = HAL_GetTick();
 8004f64:	f7fd ff50 	bl	8002e08 <HAL_GetTick>
 8004f68:	4b02      	ldr	r3, [pc, #8]	; (8004f74 <SPI_Timer_On+0x14>)
 8004f6a:	6018      	str	r0, [r3, #0]
    spiTimerTickDelay = waitTicks;
 8004f6c:	4b02      	ldr	r3, [pc, #8]	; (8004f78 <SPI_Timer_On+0x18>)
 8004f6e:	601c      	str	r4, [r3, #0]
}
 8004f70:	bd10      	pop	{r4, pc}
 8004f72:	46c0      	nop			; (mov r8, r8)
 8004f74:	20001b84 	.word	0x20001b84
 8004f78:	20001b88 	.word	0x20001b88

08004f7c <SPI_Timer_Status>:
uint8_t SPI_Timer_Status() {
 8004f7c:	b510      	push	{r4, lr}
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004f7e:	f7fd ff43 	bl	8002e08 <HAL_GetTick>
 8004f82:	4b04      	ldr	r3, [pc, #16]	; (8004f94 <SPI_Timer_Status+0x18>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	1ac0      	subs	r0, r0, r3
 8004f88:	4b03      	ldr	r3, [pc, #12]	; (8004f98 <SPI_Timer_Status+0x1c>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4298      	cmp	r0, r3
 8004f8e:	4180      	sbcs	r0, r0
 8004f90:	4240      	negs	r0, r0
}
 8004f92:	bd10      	pop	{r4, pc}
 8004f94:	20001b84 	.word	0x20001b84
 8004f98:	20001b88 	.word	0x20001b88

08004f9c <rcvr_datablock>:
{
 8004f9c:	b570      	push	{r4, r5, r6, lr}
 8004f9e:	0004      	movs	r4, r0
	SPI_Timer_On(200);
 8004fa0:	20c8      	movs	r0, #200	; 0xc8
{
 8004fa2:	000d      	movs	r5, r1
	SPI_Timer_On(200);
 8004fa4:	f7ff ffdc 	bl	8004f60 <SPI_Timer_On>
		token = xchg_spi(0xFF);
 8004fa8:	20ff      	movs	r0, #255	; 0xff
 8004faa:	f7ff ff31 	bl	8004e10 <xchg_spi>
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004fae:	28ff      	cmp	r0, #255	; 0xff
 8004fb0:	d105      	bne.n	8004fbe <rcvr_datablock+0x22>
 8004fb2:	f7ff ffe3 	bl	8004f7c <SPI_Timer_Status>
 8004fb6:	2800      	cmp	r0, #0
 8004fb8:	d1f6      	bne.n	8004fa8 <rcvr_datablock+0xc>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004fba:	2000      	movs	r0, #0
}
 8004fbc:	bd70      	pop	{r4, r5, r6, pc}
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004fbe:	28fe      	cmp	r0, #254	; 0xfe
 8004fc0:	d1fb      	bne.n	8004fba <rcvr_datablock+0x1e>
 8004fc2:	1965      	adds	r5, r4, r5
		*(buff+i) = xchg_spi(0xFF);
 8004fc4:	20ff      	movs	r0, #255	; 0xff
 8004fc6:	f7ff ff23 	bl	8004e10 <xchg_spi>
 8004fca:	7020      	strb	r0, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004fcc:	3401      	adds	r4, #1
 8004fce:	42a5      	cmp	r5, r4
 8004fd0:	d1f8      	bne.n	8004fc4 <rcvr_datablock+0x28>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004fd2:	20ff      	movs	r0, #255	; 0xff
 8004fd4:	f7ff ff1c 	bl	8004e10 <xchg_spi>
 8004fd8:	20ff      	movs	r0, #255	; 0xff
 8004fda:	f7ff ff19 	bl	8004e10 <xchg_spi>
 8004fde:	2001      	movs	r0, #1
 8004fe0:	e7ec      	b.n	8004fbc <rcvr_datablock+0x20>
	...

08004fe4 <USER_SPI_initialize>:
	BYTE drv		/* Physical drive number (0) */
)
{
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004fe4:	2301      	movs	r3, #1
{
 8004fe6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004fe8:	2800      	cmp	r0, #0
 8004fea:	d105      	bne.n	8004ff8 <USER_SPI_initialize+0x14>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004fec:	4d47      	ldr	r5, [pc, #284]	; (800510c <USER_SPI_initialize+0x128>)
 8004fee:	782b      	ldrb	r3, [r5, #0]
 8004ff0:	079b      	lsls	r3, r3, #30
 8004ff2:	d503      	bpl.n	8004ffc <USER_SPI_initialize+0x18>
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
	} else {			/* Failed */
		Stat = STA_NOINIT;
	}

	return Stat;
 8004ff4:	782b      	ldrb	r3, [r5, #0]
 8004ff6:	b2db      	uxtb	r3, r3
}
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	FCLK_SLOW();
 8004ffc:	2238      	movs	r2, #56	; 0x38
 8004ffe:	4f44      	ldr	r7, [pc, #272]	; (8005110 <USER_SPI_initialize+0x12c>)
 8005000:	240a      	movs	r4, #10
 8005002:	6839      	ldr	r1, [r7, #0]
 8005004:	680b      	ldr	r3, [r1, #0]
 8005006:	4393      	bics	r3, r2
 8005008:	001a      	movs	r2, r3
 800500a:	2330      	movs	r3, #48	; 0x30
 800500c:	4313      	orrs	r3, r2
 800500e:	600b      	str	r3, [r1, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8005010:	3c01      	subs	r4, #1
 8005012:	20ff      	movs	r0, #255	; 0xff
 8005014:	b2e4      	uxtb	r4, r4
 8005016:	f7ff fefb 	bl	8004e10 <xchg_spi>
 800501a:	2c00      	cmp	r4, #0
 800501c:	d1f8      	bne.n	8005010 <USER_SPI_initialize+0x2c>
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800501e:	0021      	movs	r1, r4
 8005020:	0020      	movs	r0, r4
 8005022:	f7ff ff3e 	bl	8004ea2 <send_cmd>
 8005026:	0006      	movs	r6, r0
 8005028:	2801      	cmp	r0, #1
 800502a:	d16d      	bne.n	8005108 <USER_SPI_initialize+0x124>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800502c:	20fa      	movs	r0, #250	; 0xfa
 800502e:	0080      	lsls	r0, r0, #2
 8005030:	f7ff ff96 	bl	8004f60 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8005034:	21d5      	movs	r1, #213	; 0xd5
 8005036:	2008      	movs	r0, #8
 8005038:	0049      	lsls	r1, r1, #1
 800503a:	f7ff ff32 	bl	8004ea2 <send_cmd>
 800503e:	2801      	cmp	r0, #1
 8005040:	d144      	bne.n	80050cc <USER_SPI_initialize+0xe8>
 8005042:	0026      	movs	r6, r4
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8005044:	20ff      	movs	r0, #255	; 0xff
 8005046:	f7ff fee3 	bl	8004e10 <xchg_spi>
 800504a:	ac01      	add	r4, sp, #4
 800504c:	55a0      	strb	r0, [r4, r6]
 800504e:	3601      	adds	r6, #1
 8005050:	2e04      	cmp	r6, #4
 8005052:	d1f7      	bne.n	8005044 <USER_SPI_initialize+0x60>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8005054:	78a3      	ldrb	r3, [r4, #2]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d156      	bne.n	8005108 <USER_SPI_initialize+0x124>
 800505a:	78e3      	ldrb	r3, [r4, #3]
 800505c:	2baa      	cmp	r3, #170	; 0xaa
 800505e:	d153      	bne.n	8005108 <USER_SPI_initialize+0x124>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8005060:	2680      	movs	r6, #128	; 0x80
 8005062:	05f6      	lsls	r6, r6, #23
 8005064:	f7ff ff8a 	bl	8004f7c <SPI_Timer_Status>
 8005068:	2800      	cmp	r0, #0
 800506a:	d005      	beq.n	8005078 <USER_SPI_initialize+0x94>
 800506c:	0031      	movs	r1, r6
 800506e:	20a9      	movs	r0, #169	; 0xa9
 8005070:	f7ff ff17 	bl	8004ea2 <send_cmd>
 8005074:	2800      	cmp	r0, #0
 8005076:	d1f5      	bne.n	8005064 <USER_SPI_initialize+0x80>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8005078:	f7ff ff80 	bl	8004f7c <SPI_Timer_Status>
 800507c:	2800      	cmp	r0, #0
 800507e:	d043      	beq.n	8005108 <USER_SPI_initialize+0x124>
 8005080:	2100      	movs	r1, #0
 8005082:	203a      	movs	r0, #58	; 0x3a
 8005084:	f7ff ff0d 	bl	8004ea2 <send_cmd>
 8005088:	1e06      	subs	r6, r0, #0
 800508a:	d13d      	bne.n	8005108 <USER_SPI_initialize+0x124>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800508c:	20ff      	movs	r0, #255	; 0xff
 800508e:	f7ff febf 	bl	8004e10 <xchg_spi>
 8005092:	55a0      	strb	r0, [r4, r6]
 8005094:	3601      	adds	r6, #1
 8005096:	2e04      	cmp	r6, #4
 8005098:	d1f8      	bne.n	800508c <USER_SPI_initialize+0xa8>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800509a:	7823      	ldrb	r3, [r4, #0]
 800509c:	240c      	movs	r4, #12
 800509e:	065b      	lsls	r3, r3, #25
 80050a0:	d400      	bmi.n	80050a4 <USER_SPI_initialize+0xc0>
 80050a2:	0034      	movs	r4, r6
	CardType = ty;	/* Card type */
 80050a4:	4b1b      	ldr	r3, [pc, #108]	; (8005114 <USER_SPI_initialize+0x130>)
 80050a6:	701c      	strb	r4, [r3, #0]
	despiselect();
 80050a8:	f7ff feda 	bl	8004e60 <despiselect>
		Stat = STA_NOINIT;
 80050ac:	2301      	movs	r3, #1
	if (ty) {			/* OK */
 80050ae:	2c00      	cmp	r4, #0
 80050b0:	d00a      	beq.n	80050c8 <USER_SPI_initialize+0xe4>
		FCLK_FAST();			/* Set fast clock */
 80050b2:	2238      	movs	r2, #56	; 0x38
 80050b4:	6839      	ldr	r1, [r7, #0]
 80050b6:	680b      	ldr	r3, [r1, #0]
 80050b8:	4393      	bics	r3, r2
 80050ba:	001a      	movs	r2, r3
 80050bc:	2310      	movs	r3, #16
 80050be:	4313      	orrs	r3, r2
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80050c0:	2201      	movs	r2, #1
		FCLK_FAST();			/* Set fast clock */
 80050c2:	600b      	str	r3, [r1, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80050c4:	782b      	ldrb	r3, [r5, #0]
 80050c6:	4393      	bics	r3, r2
		Stat = STA_NOINIT;
 80050c8:	702b      	strb	r3, [r5, #0]
 80050ca:	e793      	b.n	8004ff4 <USER_SPI_initialize+0x10>
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80050cc:	0021      	movs	r1, r4
 80050ce:	20a9      	movs	r0, #169	; 0xa9
 80050d0:	f7ff fee7 	bl	8004ea2 <send_cmd>
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80050d4:	0034      	movs	r4, r6
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80050d6:	2801      	cmp	r0, #1
 80050d8:	d801      	bhi.n	80050de <USER_SPI_initialize+0xfa>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80050da:	2402      	movs	r4, #2
 80050dc:	26a9      	movs	r6, #169	; 0xa9
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80050de:	f7ff ff4d 	bl	8004f7c <SPI_Timer_Status>
 80050e2:	2800      	cmp	r0, #0
 80050e4:	d005      	beq.n	80050f2 <USER_SPI_initialize+0x10e>
 80050e6:	2100      	movs	r1, #0
 80050e8:	0030      	movs	r0, r6
 80050ea:	f7ff feda 	bl	8004ea2 <send_cmd>
 80050ee:	2800      	cmp	r0, #0
 80050f0:	d1f5      	bne.n	80050de <USER_SPI_initialize+0xfa>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80050f2:	f7ff ff43 	bl	8004f7c <SPI_Timer_Status>
 80050f6:	2800      	cmp	r0, #0
 80050f8:	d006      	beq.n	8005108 <USER_SPI_initialize+0x124>
 80050fa:	2180      	movs	r1, #128	; 0x80
 80050fc:	2010      	movs	r0, #16
 80050fe:	0089      	lsls	r1, r1, #2
 8005100:	f7ff fecf 	bl	8004ea2 <send_cmd>
 8005104:	2800      	cmp	r0, #0
 8005106:	d0cd      	beq.n	80050a4 <USER_SPI_initialize+0xc0>
				ty = 0;
 8005108:	2400      	movs	r4, #0
 800510a:	e7cb      	b.n	80050a4 <USER_SPI_initialize+0xc0>
 800510c:	20000030 	.word	0x20000030
 8005110:	20000fa8 	.word	0x20000fa8
 8005114:	20000920 	.word	0x20000920

08005118 <USER_SPI_status>:

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8005118:	2301      	movs	r3, #1
 800511a:	2800      	cmp	r0, #0
 800511c:	d102      	bne.n	8005124 <USER_SPI_status+0xc>

	return Stat;	/* Return disk status */
 800511e:	4b02      	ldr	r3, [pc, #8]	; (8005128 <USER_SPI_status+0x10>)
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	b2db      	uxtb	r3, r3
}
 8005124:	0018      	movs	r0, r3
 8005126:	4770      	bx	lr
 8005128:	20000030 	.word	0x20000030

0800512c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800512c:	b570      	push	{r4, r5, r6, lr}
 800512e:	0006      	movs	r6, r0
 8005130:	000d      	movs	r5, r1
 8005132:	001c      	movs	r4, r3
 8005134:	0011      	movs	r1, r2
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005136:	2004      	movs	r0, #4
 8005138:	2e00      	cmp	r6, #0
 800513a:	d11e      	bne.n	800517a <USER_SPI_read+0x4e>
 800513c:	2b00      	cmp	r3, #0
 800513e:	d01c      	beq.n	800517a <USER_SPI_read+0x4e>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005140:	4b1a      	ldr	r3, [pc, #104]	; (80051ac <USER_SPI_read+0x80>)
 8005142:	3801      	subs	r0, #1
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	07db      	lsls	r3, r3, #31
 8005148:	d417      	bmi.n	800517a <USER_SPI_read+0x4e>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800514a:	4b19      	ldr	r3, [pc, #100]	; (80051b0 <USER_SPI_read+0x84>)
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	071b      	lsls	r3, r3, #28
 8005150:	d400      	bmi.n	8005154 <USER_SPI_read+0x28>
 8005152:	0251      	lsls	r1, r2, #9

	if (count == 1) {	/* Single sector read */
 8005154:	2c01      	cmp	r4, #1
 8005156:	d111      	bne.n	800517c <USER_SPI_read+0x50>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8005158:	2011      	movs	r0, #17
 800515a:	f7ff fea2 	bl	8004ea2 <send_cmd>
 800515e:	2800      	cmp	r0, #0
 8005160:	d106      	bne.n	8005170 <USER_SPI_read+0x44>
			&& rcvr_datablock(buff, 512)) {
 8005162:	2180      	movs	r1, #128	; 0x80
 8005164:	0028      	movs	r0, r5
 8005166:	0089      	lsls	r1, r1, #2
 8005168:	f7ff ff18 	bl	8004f9c <rcvr_datablock>
 800516c:	4244      	negs	r4, r0
 800516e:	4144      	adcs	r4, r0
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
		}
	}
	despiselect();

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005170:	1e60      	subs	r0, r4, #1
 8005172:	4184      	sbcs	r4, r0
	despiselect();
 8005174:	f7ff fe74 	bl	8004e60 <despiselect>
	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005178:	b2e0      	uxtb	r0, r4
}
 800517a:	bd70      	pop	{r4, r5, r6, pc}
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800517c:	2012      	movs	r0, #18
 800517e:	f7ff fe90 	bl	8004ea2 <send_cmd>
 8005182:	2800      	cmp	r0, #0
 8005184:	d1f4      	bne.n	8005170 <USER_SPI_read+0x44>
				if (!rcvr_datablock(buff, 512)) break;
 8005186:	2680      	movs	r6, #128	; 0x80
 8005188:	00b6      	lsls	r6, r6, #2
 800518a:	0031      	movs	r1, r6
 800518c:	0028      	movs	r0, r5
 800518e:	f7ff ff05 	bl	8004f9c <rcvr_datablock>
 8005192:	2800      	cmp	r0, #0
 8005194:	d005      	beq.n	80051a2 <USER_SPI_read+0x76>
				buff += 512;
 8005196:	2380      	movs	r3, #128	; 0x80
			} while (--count);
 8005198:	3c01      	subs	r4, #1
				buff += 512;
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	18ed      	adds	r5, r5, r3
			} while (--count);
 800519e:	2c00      	cmp	r4, #0
 80051a0:	d1f3      	bne.n	800518a <USER_SPI_read+0x5e>
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80051a2:	2100      	movs	r1, #0
 80051a4:	200c      	movs	r0, #12
 80051a6:	f7ff fe7c 	bl	8004ea2 <send_cmd>
 80051aa:	e7e1      	b.n	8005170 <USER_SPI_read+0x44>
 80051ac:	20000030 	.word	0x20000030
 80051b0:	20000920 	.word	0x20000920

080051b4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80051b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051b6:	0007      	movs	r7, r0
 80051b8:	000d      	movs	r5, r1
 80051ba:	0016      	movs	r6, r2
 80051bc:	001c      	movs	r4, r3
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80051be:	2004      	movs	r0, #4
 80051c0:	2f00      	cmp	r7, #0
 80051c2:	d11d      	bne.n	8005200 <USER_SPI_write+0x4c>
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d01b      	beq.n	8005200 <USER_SPI_write+0x4c>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80051c8:	4b2b      	ldr	r3, [pc, #172]	; (8005278 <USER_SPI_write+0xc4>)
 80051ca:	3801      	subs	r0, #1
 80051cc:	781a      	ldrb	r2, [r3, #0]
 80051ce:	07d2      	lsls	r2, r2, #31
 80051d0:	d416      	bmi.n	8005200 <USER_SPI_write+0x4c>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	3801      	subs	r0, #1
 80051d6:	075b      	lsls	r3, r3, #29
 80051d8:	d412      	bmi.n	8005200 <USER_SPI_write+0x4c>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80051da:	4b28      	ldr	r3, [pc, #160]	; (800527c <USER_SPI_write+0xc8>)
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	071a      	lsls	r2, r3, #28
 80051e0:	d400      	bmi.n	80051e4 <USER_SPI_write+0x30>
 80051e2:	0276      	lsls	r6, r6, #9

	if (count == 1) {	/* Single sector write */
 80051e4:	2c01      	cmp	r4, #1
 80051e6:	d11b      	bne.n	8005220 <USER_SPI_write+0x6c>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80051e8:	0031      	movs	r1, r6
 80051ea:	2018      	movs	r0, #24
 80051ec:	f7ff fe59 	bl	8004ea2 <send_cmd>
 80051f0:	2800      	cmp	r0, #0
 80051f2:	d006      	beq.n	8005202 <USER_SPI_write+0x4e>
{
 80051f4:	2401      	movs	r4, #1
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
		}
	}
	despiselect();

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80051f6:	1e60      	subs	r0, r4, #1
 80051f8:	4184      	sbcs	r4, r0
	despiselect();
 80051fa:	f7ff fe31 	bl	8004e60 <despiselect>
	return count ? RES_ERROR : RES_OK;	/* Return result */
 80051fe:	b2e0      	uxtb	r0, r4
}
 8005200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8005202:	20fa      	movs	r0, #250	; 0xfa
 8005204:	0040      	lsls	r0, r0, #1
 8005206:	f7ff fe17 	bl	8004e38 <wait_ready>
 800520a:	2800      	cmp	r0, #0
 800520c:	d0f2      	beq.n	80051f4 <USER_SPI_write+0x40>
	xchg_spi(token);					/* Send token */
 800520e:	20fe      	movs	r0, #254	; 0xfe
 8005210:	f7ff fdfe 	bl	8004e10 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005214:	0028      	movs	r0, r5
 8005216:	f7ff fe88 	bl	8004f2a <xmit_datablock.part.0>
 800521a:	4244      	negs	r4, r0
 800521c:	4144      	adcs	r4, r0
 800521e:	e7ea      	b.n	80051f6 <USER_SPI_write+0x42>
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8005220:	2206      	movs	r2, #6
 8005222:	4213      	tst	r3, r2
 8005224:	d003      	beq.n	800522e <USER_SPI_write+0x7a>
 8005226:	0021      	movs	r1, r4
 8005228:	2097      	movs	r0, #151	; 0x97
 800522a:	f7ff fe3a 	bl	8004ea2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800522e:	0031      	movs	r1, r6
 8005230:	2019      	movs	r0, #25
 8005232:	f7ff fe36 	bl	8004ea2 <send_cmd>
 8005236:	2800      	cmp	r0, #0
 8005238:	d1dd      	bne.n	80051f6 <USER_SPI_write+0x42>
	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800523a:	26fa      	movs	r6, #250	; 0xfa
 800523c:	0076      	lsls	r6, r6, #1
 800523e:	0030      	movs	r0, r6
 8005240:	f7ff fdfa 	bl	8004e38 <wait_ready>
 8005244:	2800      	cmp	r0, #0
 8005246:	d00d      	beq.n	8005264 <USER_SPI_write+0xb0>
	xchg_spi(token);					/* Send token */
 8005248:	20fc      	movs	r0, #252	; 0xfc
 800524a:	f7ff fde1 	bl	8004e10 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800524e:	0028      	movs	r0, r5
 8005250:	f7ff fe6b 	bl	8004f2a <xmit_datablock.part.0>
				if (!xmit_datablock(buff, 0xFC)) break;
 8005254:	2800      	cmp	r0, #0
 8005256:	d005      	beq.n	8005264 <USER_SPI_write+0xb0>
				buff += 512;
 8005258:	2380      	movs	r3, #128	; 0x80
			} while (--count);
 800525a:	3c01      	subs	r4, #1
				buff += 512;
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	18ed      	adds	r5, r5, r3
			} while (--count);
 8005260:	2c00      	cmp	r4, #0
 8005262:	d1ec      	bne.n	800523e <USER_SPI_write+0x8a>
	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8005264:	20fa      	movs	r0, #250	; 0xfa
 8005266:	0040      	lsls	r0, r0, #1
 8005268:	f7ff fde6 	bl	8004e38 <wait_ready>
 800526c:	2800      	cmp	r0, #0
 800526e:	d0c1      	beq.n	80051f4 <USER_SPI_write+0x40>
	xchg_spi(token);					/* Send token */
 8005270:	20fd      	movs	r0, #253	; 0xfd
 8005272:	f7ff fdcd 	bl	8004e10 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005276:	e7be      	b.n	80051f6 <USER_SPI_write+0x42>
 8005278:	20000030 	.word	0x20000030
 800527c:	20000920 	.word	0x20000920

08005280 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8005280:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8005282:	0015      	movs	r5, r2
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8005284:	2404      	movs	r4, #4
 8005286:	2800      	cmp	r0, #0
 8005288:	d11c      	bne.n	80052c4 <USER_SPI_ioctl+0x44>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800528a:	4b6c      	ldr	r3, [pc, #432]	; (800543c <USER_SPI_ioctl+0x1bc>)
 800528c:	3c01      	subs	r4, #1
 800528e:	781b      	ldrb	r3, [r3, #0]
 8005290:	07db      	lsls	r3, r3, #31
 8005292:	d417      	bmi.n	80052c4 <USER_SPI_ioctl+0x44>

	res = RES_ERROR;

	switch (cmd) {
 8005294:	2904      	cmp	r1, #4
 8005296:	d900      	bls.n	800529a <USER_SPI_ioctl+0x1a>
 8005298:	e0ce      	b.n	8005438 <USER_SPI_ioctl+0x1b8>
 800529a:	0008      	movs	r0, r1
 800529c:	f7fa ff46 	bl	800012c <__gnu_thumb1_case_uqi>
 80052a0:	4acc0903 	.word	0x4acc0903
 80052a4:	97          	.byte	0x97
 80052a5:	00          	.byte	0x00
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80052a6:	f7ff fde6 	bl	8004e76 <spiselect>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
		if (!(CardType & CT_BLOCK)) {
			st *= 512; ed *= 512;
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80052aa:	4244      	negs	r4, r0
 80052ac:	4144      	adcs	r4, r0
		if (spiselect()) res = RES_OK;
 80052ae:	b2e4      	uxtb	r4, r4
 80052b0:	e006      	b.n	80052c0 <USER_SPI_ioctl+0x40>
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80052b2:	2100      	movs	r1, #0
 80052b4:	2009      	movs	r0, #9
 80052b6:	f7ff fdf4 	bl	8004ea2 <send_cmd>
 80052ba:	1e04      	subs	r4, r0, #0
 80052bc:	d005      	beq.n	80052ca <USER_SPI_ioctl+0x4a>
	res = RES_ERROR;
 80052be:	2401      	movs	r4, #1

	default:
		res = RES_PARERR;
	}

	despiselect();
 80052c0:	f7ff fdce 	bl	8004e60 <despiselect>

	return res;
}
 80052c4:	0020      	movs	r0, r4
 80052c6:	b004      	add	sp, #16
 80052c8:	bd70      	pop	{r4, r5, r6, pc}
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80052ca:	2110      	movs	r1, #16
 80052cc:	4668      	mov	r0, sp
 80052ce:	f7ff fe65 	bl	8004f9c <rcvr_datablock>
 80052d2:	2800      	cmp	r0, #0
 80052d4:	d0f3      	beq.n	80052be <USER_SPI_ioctl+0x3e>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80052d6:	466b      	mov	r3, sp
 80052d8:	466a      	mov	r2, sp
 80052da:	7818      	ldrb	r0, [r3, #0]
 80052dc:	7a51      	ldrb	r1, [r2, #9]
 80052de:	7a1b      	ldrb	r3, [r3, #8]
 80052e0:	79d2      	ldrb	r2, [r2, #7]
 80052e2:	0980      	lsrs	r0, r0, #6
 80052e4:	2801      	cmp	r0, #1
 80052e6:	d10a      	bne.n	80052fe <USER_SPI_ioctl+0x7e>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80052e8:	021b      	lsls	r3, r3, #8
 80052ea:	185b      	adds	r3, r3, r1
 80052ec:	21fc      	movs	r1, #252	; 0xfc
 80052ee:	0412      	lsls	r2, r2, #16
 80052f0:	0389      	lsls	r1, r1, #14
 80052f2:	400a      	ands	r2, r1
 80052f4:	3201      	adds	r2, #1
 80052f6:	189b      	adds	r3, r3, r2
				*(DWORD*)buff = csize << 10;
 80052f8:	029b      	lsls	r3, r3, #10
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80052fa:	602b      	str	r3, [r5, #0]
 80052fc:	e7e0      	b.n	80052c0 <USER_SPI_ioctl+0x40>
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80052fe:	0092      	lsls	r2, r2, #2
 8005300:	099b      	lsrs	r3, r3, #6
 8005302:	189b      	adds	r3, r3, r2
 8005304:	466a      	mov	r2, sp
 8005306:	20c0      	movs	r0, #192	; 0xc0
 8005308:	7992      	ldrb	r2, [r2, #6]
 800530a:	0100      	lsls	r0, r0, #4
 800530c:	0292      	lsls	r2, r2, #10
 800530e:	4002      	ands	r2, r0
 8005310:	189a      	adds	r2, r3, r2
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005312:	466b      	mov	r3, sp
 8005314:	200f      	movs	r0, #15
 8005316:	795b      	ldrb	r3, [r3, #5]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8005318:	3201      	adds	r2, #1
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800531a:	4003      	ands	r3, r0
 800531c:	4668      	mov	r0, sp
 800531e:	7a80      	ldrb	r0, [r0, #10]
 8005320:	09c0      	lsrs	r0, r0, #7
 8005322:	1818      	adds	r0, r3, r0
 8005324:	004b      	lsls	r3, r1, #1
 8005326:	2106      	movs	r1, #6
 8005328:	400b      	ands	r3, r1
				*(DWORD*)buff = csize << (n - 9);
 800532a:	18c3      	adds	r3, r0, r3
 800532c:	3b07      	subs	r3, #7
 800532e:	409a      	lsls	r2, r3
 8005330:	602a      	str	r2, [r5, #0]
 8005332:	e7c5      	b.n	80052c0 <USER_SPI_ioctl+0x40>
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8005334:	4e42      	ldr	r6, [pc, #264]	; (8005440 <USER_SPI_ioctl+0x1c0>)
 8005336:	2304      	movs	r3, #4
 8005338:	7832      	ldrb	r2, [r6, #0]
 800533a:	0011      	movs	r1, r2
 800533c:	4019      	ands	r1, r3
 800533e:	421a      	tst	r2, r3
 8005340:	d01c      	beq.n	800537c <USER_SPI_ioctl+0xfc>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005342:	2100      	movs	r1, #0
 8005344:	208d      	movs	r0, #141	; 0x8d
 8005346:	f7ff fdac 	bl	8004ea2 <send_cmd>
 800534a:	2800      	cmp	r0, #0
 800534c:	d1b7      	bne.n	80052be <USER_SPI_ioctl+0x3e>
				xchg_spi(0xFF);
 800534e:	30ff      	adds	r0, #255	; 0xff
 8005350:	f7ff fd5e 	bl	8004e10 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8005354:	2110      	movs	r1, #16
 8005356:	4668      	mov	r0, sp
 8005358:	f7ff fe20 	bl	8004f9c <rcvr_datablock>
 800535c:	2800      	cmp	r0, #0
 800535e:	d0ae      	beq.n	80052be <USER_SPI_ioctl+0x3e>
 8005360:	2430      	movs	r4, #48	; 0x30
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8005362:	3c01      	subs	r4, #1
 8005364:	20ff      	movs	r0, #255	; 0xff
 8005366:	b2e4      	uxtb	r4, r4
 8005368:	f7ff fd52 	bl	8004e10 <xchg_spi>
 800536c:	2c00      	cmp	r4, #0
 800536e:	d1f8      	bne.n	8005362 <USER_SPI_ioctl+0xe2>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8005370:	466b      	mov	r3, sp
 8005372:	7a9a      	ldrb	r2, [r3, #10]
 8005374:	2310      	movs	r3, #16
 8005376:	0912      	lsrs	r2, r2, #4
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8005378:	4093      	lsls	r3, r2
 800537a:	e7be      	b.n	80052fa <USER_SPI_ioctl+0x7a>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800537c:	2009      	movs	r0, #9
 800537e:	f7ff fd90 	bl	8004ea2 <send_cmd>
 8005382:	1e04      	subs	r4, r0, #0
 8005384:	d19b      	bne.n	80052be <USER_SPI_ioctl+0x3e>
 8005386:	2110      	movs	r1, #16
 8005388:	4668      	mov	r0, sp
 800538a:	f7ff fe07 	bl	8004f9c <rcvr_datablock>
 800538e:	2800      	cmp	r0, #0
 8005390:	d100      	bne.n	8005394 <USER_SPI_ioctl+0x114>
 8005392:	e794      	b.n	80052be <USER_SPI_ioctl+0x3e>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8005394:	466b      	mov	r3, sp
 8005396:	4669      	mov	r1, sp
 8005398:	7832      	ldrb	r2, [r6, #0]
 800539a:	7a9b      	ldrb	r3, [r3, #10]
 800539c:	7ac9      	ldrb	r1, [r1, #11]
 800539e:	0792      	lsls	r2, r2, #30
 80053a0:	d50a      	bpl.n	80053b8 <USER_SPI_ioctl+0x138>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80053a2:	227e      	movs	r2, #126	; 0x7e
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	4013      	ands	r3, r2
 80053a8:	466a      	mov	r2, sp
 80053aa:	7b52      	ldrb	r2, [r2, #13]
 80053ac:	09c9      	lsrs	r1, r1, #7
 80053ae:	185b      	adds	r3, r3, r1
 80053b0:	0992      	lsrs	r2, r2, #6
 80053b2:	3301      	adds	r3, #1
 80053b4:	3a01      	subs	r2, #1
 80053b6:	e7df      	b.n	8005378 <USER_SPI_ioctl+0xf8>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80053b8:	2018      	movs	r0, #24
 80053ba:	00ca      	lsls	r2, r1, #3
 80053bc:	4002      	ands	r2, r0
 80053be:	0949      	lsrs	r1, r1, #5
 80053c0:	065b      	lsls	r3, r3, #25
 80053c2:	1852      	adds	r2, r2, r1
 80053c4:	0edb      	lsrs	r3, r3, #27
 80053c6:	3201      	adds	r2, #1
 80053c8:	3301      	adds	r3, #1
 80053ca:	4353      	muls	r3, r2
 80053cc:	e795      	b.n	80052fa <USER_SPI_ioctl+0x7a>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80053ce:	2306      	movs	r3, #6
 80053d0:	4c1b      	ldr	r4, [pc, #108]	; (8005440 <USER_SPI_ioctl+0x1c0>)
 80053d2:	7822      	ldrb	r2, [r4, #0]
 80053d4:	421a      	tst	r2, r3
 80053d6:	d100      	bne.n	80053da <USER_SPI_ioctl+0x15a>
 80053d8:	e771      	b.n	80052be <USER_SPI_ioctl+0x3e>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80053da:	466a      	mov	r2, sp
 80053dc:	210b      	movs	r1, #11
 80053de:	2000      	movs	r0, #0
 80053e0:	f7ff ff4e 	bl	8005280 <USER_SPI_ioctl>
 80053e4:	2800      	cmp	r0, #0
 80053e6:	d000      	beq.n	80053ea <USER_SPI_ioctl+0x16a>
 80053e8:	e769      	b.n	80052be <USER_SPI_ioctl+0x3e>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80053ea:	466b      	mov	r3, sp
 80053ec:	466a      	mov	r2, sp
 80053ee:	2140      	movs	r1, #64	; 0x40
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	7a92      	ldrb	r2, [r2, #10]
 80053f4:	099b      	lsrs	r3, r3, #6
 80053f6:	400a      	ands	r2, r1
 80053f8:	4313      	orrs	r3, r2
 80053fa:	d100      	bne.n	80053fe <USER_SPI_ioctl+0x17e>
 80053fc:	e75f      	b.n	80052be <USER_SPI_ioctl+0x3e>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80053fe:	cd22      	ldmia	r5, {r1, r5}
		if (!(CardType & CT_BLOCK)) {
 8005400:	7823      	ldrb	r3, [r4, #0]
 8005402:	071b      	lsls	r3, r3, #28
 8005404:	d401      	bmi.n	800540a <USER_SPI_ioctl+0x18a>
			st *= 512; ed *= 512;
 8005406:	0249      	lsls	r1, r1, #9
 8005408:	026d      	lsls	r5, r5, #9
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800540a:	2020      	movs	r0, #32
 800540c:	f7ff fd49 	bl	8004ea2 <send_cmd>
 8005410:	2800      	cmp	r0, #0
 8005412:	d000      	beq.n	8005416 <USER_SPI_ioctl+0x196>
 8005414:	e753      	b.n	80052be <USER_SPI_ioctl+0x3e>
 8005416:	0029      	movs	r1, r5
 8005418:	3021      	adds	r0, #33	; 0x21
 800541a:	f7ff fd42 	bl	8004ea2 <send_cmd>
 800541e:	1e01      	subs	r1, r0, #0
 8005420:	d000      	beq.n	8005424 <USER_SPI_ioctl+0x1a4>
 8005422:	e74c      	b.n	80052be <USER_SPI_ioctl+0x3e>
 8005424:	2026      	movs	r0, #38	; 0x26
 8005426:	f7ff fd3c 	bl	8004ea2 <send_cmd>
 800542a:	2800      	cmp	r0, #0
 800542c:	d000      	beq.n	8005430 <USER_SPI_ioctl+0x1b0>
 800542e:	e746      	b.n	80052be <USER_SPI_ioctl+0x3e>
 8005430:	4804      	ldr	r0, [pc, #16]	; (8005444 <USER_SPI_ioctl+0x1c4>)
 8005432:	f7ff fd01 	bl	8004e38 <wait_ready>
 8005436:	e738      	b.n	80052aa <USER_SPI_ioctl+0x2a>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005438:	2404      	movs	r4, #4
 800543a:	e741      	b.n	80052c0 <USER_SPI_ioctl+0x40>
 800543c:	20000030 	.word	0x20000030
 8005440:	20000920 	.word	0x20000920
 8005444:	00007530 	.word	0x00007530

08005448 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005448:	0003      	movs	r3, r0
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800544a:	4a05      	ldr	r2, [pc, #20]	; (8005460 <disk_status+0x18>)
{
 800544c:	b510      	push	{r4, lr}
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	18d3      	adds	r3, r2, r3
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	1811      	adds	r1, r2, r0
 8005456:	7a08      	ldrb	r0, [r1, #8]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	4798      	blx	r3
  return stat;
}
 800545c:	bd10      	pop	{r4, pc}
 800545e:	46c0      	nop			; (mov r8, r8)
 8005460:	20000b2c 	.word	0x20000b2c

08005464 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8005464:	4a08      	ldr	r2, [pc, #32]	; (8005488 <disk_initialize+0x24>)
{
 8005466:	0003      	movs	r3, r0
  if(disk.is_initialized[pdrv] == 0)
 8005468:	5c11      	ldrb	r1, [r2, r0]
  DSTATUS stat = RES_OK;
 800546a:	2000      	movs	r0, #0
{
 800546c:	b510      	push	{r4, lr}
  if(disk.is_initialized[pdrv] == 0)
 800546e:	4281      	cmp	r1, r0
 8005470:	d108      	bne.n	8005484 <disk_initialize+0x20>
  {
    disk.is_initialized[pdrv] = 1;
 8005472:	2101      	movs	r1, #1
 8005474:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005476:	18d1      	adds	r1, r2, r3
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	18d3      	adds	r3, r2, r3
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	7a08      	ldrb	r0, [r1, #8]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4798      	blx	r3
  }
  return stat;
}
 8005484:	bd10      	pop	{r4, pc}
 8005486:	46c0      	nop			; (mov r8, r8)
 8005488:	20000b2c 	.word	0x20000b2c

0800548c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800548c:	b570      	push	{r4, r5, r6, lr}
 800548e:	0004      	movs	r4, r0
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005490:	4d04      	ldr	r5, [pc, #16]	; (80054a4 <disk_read+0x18>)
 8005492:	00a4      	lsls	r4, r4, #2
 8005494:	1828      	adds	r0, r5, r0
 8005496:	192d      	adds	r5, r5, r4
 8005498:	686c      	ldr	r4, [r5, #4]
 800549a:	7a00      	ldrb	r0, [r0, #8]
 800549c:	68a4      	ldr	r4, [r4, #8]
 800549e:	47a0      	blx	r4
  return res;
}
 80054a0:	bd70      	pop	{r4, r5, r6, pc}
 80054a2:	46c0      	nop			; (mov r8, r8)
 80054a4:	20000b2c 	.word	0x20000b2c

080054a8 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 80054a8:	78c3      	ldrb	r3, [r0, #3]
 80054aa:	7882      	ldrb	r2, [r0, #2]
 80054ac:	021b      	lsls	r3, r3, #8
 80054ae:	4313      	orrs	r3, r2
	rv = rv << 8 | ptr[1];
 80054b0:	7842      	ldrb	r2, [r0, #1]
 80054b2:	021b      	lsls	r3, r3, #8
	rv = rv << 8 | ptr[0];
 80054b4:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 80054b6:	4313      	orrs	r3, r2
	rv = rv << 8 | ptr[0];
 80054b8:	021b      	lsls	r3, r3, #8
 80054ba:	4318      	orrs	r0, r3
	return rv;
}
 80054bc:	4770      	bx	lr

080054be <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80054be:	6902      	ldr	r2, [r0, #16]
	clst -= 2;
 80054c0:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80054c2:	3a02      	subs	r2, #2
{
 80054c4:	0003      	movs	r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80054c6:	2000      	movs	r0, #0
 80054c8:	428a      	cmp	r2, r1
 80054ca:	d903      	bls.n	80054d4 <clust2sect+0x16>
	return clst * fs->csize + fs->database;
 80054cc:	8958      	ldrh	r0, [r3, #10]
 80054ce:	4341      	muls	r1, r0
 80054d0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80054d2:	1808      	adds	r0, r1, r0
}
 80054d4:	4770      	bx	lr

080054d6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80054d6:	0003      	movs	r3, r0
 80054d8:	b510      	push	{r4, lr}
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80054da:	681b      	ldr	r3, [r3, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80054dc:	6a02      	ldr	r2, [r0, #32]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80054de:	0a48      	lsrs	r0, r1, #9
 80054e0:	8959      	ldrh	r1, [r3, #10]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80054e2:	1d14      	adds	r4, r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80054e4:	f7fa fe36 	bl	8000154 <__udivsi3>
 80054e8:	0003      	movs	r3, r0
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80054ea:	6820      	ldr	r0, [r4, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80054ec:	2800      	cmp	r0, #0
 80054ee:	d006      	beq.n	80054fe <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 80054f0:	4283      	cmp	r3, r0
 80054f2:	d302      	bcc.n	80054fa <clmt_clust+0x24>
		cl -= ncl; tbl++;		/* Next fragment */
 80054f4:	1a1b      	subs	r3, r3, r0
 80054f6:	3408      	adds	r4, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80054f8:	e7f7      	b.n	80054ea <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 80054fa:	6860      	ldr	r0, [r4, #4]
 80054fc:	1818      	adds	r0, r3, r0
}
 80054fe:	bd10      	pop	{r4, pc}

08005500 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8005500:	6802      	ldr	r2, [r0, #0]
 8005502:	1e13      	subs	r3, r2, #0
 8005504:	d103      	bne.n	800550e <get_ldnumber+0xe>
	int vol = -1;
 8005506:	2001      	movs	r0, #1
 8005508:	4240      	negs	r0, r0
 800550a:	e00e      	b.n	800552a <get_ldnumber+0x2a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800550c:	3301      	adds	r3, #1
 800550e:	7819      	ldrb	r1, [r3, #0]
 8005510:	291f      	cmp	r1, #31
 8005512:	d909      	bls.n	8005528 <get_ldnumber+0x28>
 8005514:	293a      	cmp	r1, #58	; 0x3a
 8005516:	d1f9      	bne.n	800550c <get_ldnumber+0xc>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8005518:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800551a:	428b      	cmp	r3, r1
 800551c:	d1f3      	bne.n	8005506 <get_ldnumber+0x6>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800551e:	7812      	ldrb	r2, [r2, #0]
 8005520:	2a30      	cmp	r2, #48	; 0x30
 8005522:	d1f0      	bne.n	8005506 <get_ldnumber+0x6>
					vol = (int)i;
					*path = ++tt;
 8005524:	3301      	adds	r3, #1
 8005526:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8005528:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 800552a:	4770      	bx	lr

0800552c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800552c:	b570      	push	{r4, r5, r6, lr}
 800552e:	0004      	movs	r4, r0
 8005530:	000d      	movs	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8005532:	2800      	cmp	r0, #0
 8005534:	d104      	bne.n	8005540 <validate+0x14>
	FRESULT res = FR_INVALID_OBJECT;
 8005536:	2309      	movs	r3, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8005538:	2200      	movs	r2, #0
	return res;
}
 800553a:	0018      	movs	r0, r3
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800553c:	602a      	str	r2, [r5, #0]
}
 800553e:	bd70      	pop	{r4, r5, r6, pc}
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8005540:	6803      	ldr	r3, [r0, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d0f7      	beq.n	8005536 <validate+0xa>
 8005546:	781a      	ldrb	r2, [r3, #0]
 8005548:	2a00      	cmp	r2, #0
 800554a:	d0f4      	beq.n	8005536 <validate+0xa>
 800554c:	8881      	ldrh	r1, [r0, #4]
 800554e:	88da      	ldrh	r2, [r3, #6]
 8005550:	4291      	cmp	r1, r2
 8005552:	d1f0      	bne.n	8005536 <validate+0xa>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8005554:	7858      	ldrb	r0, [r3, #1]
 8005556:	f7ff ff77 	bl	8005448 <disk_status>
 800555a:	2201      	movs	r2, #1
 800555c:	0003      	movs	r3, r0
 800555e:	4013      	ands	r3, r2
 8005560:	4210      	tst	r0, r2
 8005562:	d1e8      	bne.n	8005536 <validate+0xa>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8005564:	6822      	ldr	r2, [r4, #0]
 8005566:	e7e8      	b.n	800553a <validate+0xe>

08005568 <ld_clust.isra.0>:
	rv = rv << 8 | ptr[0];
 8005568:	7eca      	ldrb	r2, [r1, #27]
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
 800556a:	b510      	push	{r4, lr}
 800556c:	0004      	movs	r4, r0
	rv = rv << 8 | ptr[0];
 800556e:	7e88      	ldrb	r0, [r1, #26]
 8005570:	0212      	lsls	r2, r2, #8
	cl = ld_word(dir + DIR_FstClusLO);
 8005572:	4310      	orrs	r0, r2
	if (fs->fs_type == FS_FAT32) {
 8005574:	2c03      	cmp	r4, #3
 8005576:	d105      	bne.n	8005584 <ld_clust.isra.0+0x1c>
	rv = rv << 8 | ptr[0];
 8005578:	7d4a      	ldrb	r2, [r1, #21]
 800557a:	7d0b      	ldrb	r3, [r1, #20]
 800557c:	0212      	lsls	r2, r2, #8
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800557e:	4313      	orrs	r3, r2
 8005580:	041b      	lsls	r3, r3, #16
 8005582:	4318      	orrs	r0, r3
}
 8005584:	bd10      	pop	{r4, pc}

08005586 <move_window>:
{
 8005586:	b570      	push	{r4, r5, r6, lr}
 8005588:	0004      	movs	r4, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 800558a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
{
 800558c:	000d      	movs	r5, r1
	FRESULT res = FR_OK;
 800558e:	2000      	movs	r0, #0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8005590:	428b      	cmp	r3, r1
 8005592:	d00c      	beq.n	80055ae <move_window+0x28>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005594:	000a      	movs	r2, r1
 8005596:	0021      	movs	r1, r4
 8005598:	2301      	movs	r3, #1
 800559a:	7860      	ldrb	r0, [r4, #1]
 800559c:	312c      	adds	r1, #44	; 0x2c
 800559e:	f7ff ff75 	bl	800548c <disk_read>
 80055a2:	2800      	cmp	r0, #0
 80055a4:	d002      	beq.n	80055ac <move_window+0x26>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80055a6:	2501      	movs	r5, #1
				res = FR_DISK_ERR;
 80055a8:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80055aa:	426d      	negs	r5, r5
			fs->winsect = sector;
 80055ac:	62a5      	str	r5, [r4, #40]	; 0x28
}
 80055ae:	bd70      	pop	{r4, r5, r6, pc}

080055b0 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80055b0:	2300      	movs	r3, #0
{
 80055b2:	b570      	push	{r4, r5, r6, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80055b4:	70c3      	strb	r3, [r0, #3]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	6283      	str	r3, [r0, #40]	; 0x28
{
 80055ba:	0004      	movs	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80055bc:	f7ff ffe3 	bl	8005586 <move_window>
 80055c0:	1e05      	subs	r5, r0, #0
 80055c2:	d126      	bne.n	8005612 <check_fs+0x62>
	rv = ptr[1];
 80055c4:	4b16      	ldr	r3, [pc, #88]	; (8005620 <check_fs+0x70>)
	rv = rv << 8 | ptr[0];
 80055c6:	5ce2      	ldrb	r2, [r4, r3]
 80055c8:	4b16      	ldr	r3, [pc, #88]	; (8005624 <check_fs+0x74>)
 80055ca:	0212      	lsls	r2, r2, #8
 80055cc:	5ce3      	ldrb	r3, [r4, r3]
 80055ce:	4313      	orrs	r3, r2
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80055d0:	4a15      	ldr	r2, [pc, #84]	; (8005628 <check_fs+0x78>)
 80055d2:	b21b      	sxth	r3, r3
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d11e      	bne.n	8005616 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80055d8:	0023      	movs	r3, r4
 80055da:	332c      	adds	r3, #44	; 0x2c
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	2be9      	cmp	r3, #233	; 0xe9
 80055e0:	d005      	beq.n	80055ee <check_fs+0x3e>
 80055e2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80055e4:	4b11      	ldr	r3, [pc, #68]	; (800562c <check_fs+0x7c>)
 80055e6:	4013      	ands	r3, r2
 80055e8:	4a11      	ldr	r2, [pc, #68]	; (8005630 <check_fs+0x80>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d115      	bne.n	800561a <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80055ee:	0020      	movs	r0, r4
 80055f0:	3062      	adds	r0, #98	; 0x62
 80055f2:	f7ff ff59 	bl	80054a8 <ld_dword>
 80055f6:	4b0f      	ldr	r3, [pc, #60]	; (8005634 <check_fs+0x84>)
 80055f8:	0200      	lsls	r0, r0, #8
 80055fa:	0a00      	lsrs	r0, r0, #8
 80055fc:	4298      	cmp	r0, r3
 80055fe:	d006      	beq.n	800560e <check_fs+0x5e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8005600:	0020      	movs	r0, r4
 8005602:	307e      	adds	r0, #126	; 0x7e
 8005604:	f7ff ff50 	bl	80054a8 <ld_dword>
 8005608:	4b0b      	ldr	r3, [pc, #44]	; (8005638 <check_fs+0x88>)
 800560a:	4298      	cmp	r0, r3
 800560c:	d105      	bne.n	800561a <check_fs+0x6a>
}
 800560e:	0028      	movs	r0, r5
 8005610:	bd70      	pop	{r4, r5, r6, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005612:	2504      	movs	r5, #4
 8005614:	e7fb      	b.n	800560e <check_fs+0x5e>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005616:	2503      	movs	r5, #3
 8005618:	e7f9      	b.n	800560e <check_fs+0x5e>
	return 2;
 800561a:	2502      	movs	r5, #2
 800561c:	e7f7      	b.n	800560e <check_fs+0x5e>
 800561e:	46c0      	nop			; (mov r8, r8)
 8005620:	0000022b 	.word	0x0000022b
 8005624:	0000022a 	.word	0x0000022a
 8005628:	ffffaa55 	.word	0xffffaa55
 800562c:	00ff00ff 	.word	0x00ff00ff
 8005630:	009000eb 	.word	0x009000eb
 8005634:	00544146 	.word	0x00544146
 8005638:	33544146 	.word	0x33544146

0800563c <find_volume.isra.0>:
	*rfs = 0;
 800563c:	2300      	movs	r3, #0
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 800563e:	b5f0      	push	{r4, r5, r6, r7, lr}
	*rfs = 0;
 8005640:	600b      	str	r3, [r1, #0]
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8005642:	b08d      	sub	sp, #52	; 0x34
 8005644:	000d      	movs	r5, r1
	vol = get_ldnumber(path);
 8005646:	f7ff ff5b 	bl	8005500 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800564a:	260b      	movs	r6, #11
	vol = get_ldnumber(path);
 800564c:	1e04      	subs	r4, r0, #0
	if (vol < 0) return FR_INVALID_DRIVE;
 800564e:	db1e      	blt.n	800568e <find_volume.isra.0+0x52>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005650:	4b87      	ldr	r3, [pc, #540]	; (8005870 <find_volume.isra.0+0x234>)
 8005652:	0082      	lsls	r2, r0, #2
 8005654:	58d7      	ldr	r7, [r2, r3]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005656:	3601      	adds	r6, #1
 8005658:	2f00      	cmp	r7, #0
 800565a:	d018      	beq.n	800568e <find_volume.isra.0+0x52>
	if (fs->fs_type) {					/* If the volume has been mounted */
 800565c:	783b      	ldrb	r3, [r7, #0]
	*rfs = fs;							/* Return pointer to the file system object */
 800565e:	602f      	str	r7, [r5, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005660:	2b00      	cmp	r3, #0
 8005662:	d10c      	bne.n	800567e <find_volume.isra.0+0x42>
	fs->fs_type = 0;					/* Clear the file system object */
 8005664:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005666:	b2e0      	uxtb	r0, r4
	fs->fs_type = 0;					/* Clear the file system object */
 8005668:	703b      	strb	r3, [r7, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800566a:	7078      	strb	r0, [r7, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800566c:	f7ff fefa 	bl	8005464 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005670:	2401      	movs	r4, #1
 8005672:	0006      	movs	r6, r0
 8005674:	4026      	ands	r6, r4
 8005676:	4220      	tst	r0, r4
 8005678:	d00c      	beq.n	8005694 <find_volume.isra.0+0x58>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800567a:	2603      	movs	r6, #3
 800567c:	e007      	b.n	800568e <find_volume.isra.0+0x52>
		stat = disk_status(fs->drv);
 800567e:	7878      	ldrb	r0, [r7, #1]
 8005680:	f7ff fee2 	bl	8005448 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005684:	2301      	movs	r3, #1
 8005686:	0006      	movs	r6, r0
 8005688:	401e      	ands	r6, r3
 800568a:	4218      	tst	r0, r3
 800568c:	d1ea      	bne.n	8005664 <find_volume.isra.0+0x28>
}
 800568e:	0030      	movs	r0, r6
 8005690:	b00d      	add	sp, #52	; 0x34
 8005692:	bdf0      	pop	{r4, r5, r6, r7, pc}
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8005694:	0031      	movs	r1, r6
 8005696:	0038      	movs	r0, r7
 8005698:	f7ff ff8a 	bl	80055b0 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800569c:	2802      	cmp	r0, #2
 800569e:	d128      	bne.n	80056f2 <find_volume.isra.0+0xb6>
 80056a0:	003c      	movs	r4, r7
 80056a2:	4b74      	ldr	r3, [pc, #464]	; (8005874 <find_volume.isra.0+0x238>)
 80056a4:	34ef      	adds	r4, #239	; 0xef
 80056a6:	18fb      	adds	r3, r7, r3
 80056a8:	34ff      	adds	r4, #255	; 0xff
 80056aa:	ad08      	add	r5, sp, #32
 80056ac:	9300      	str	r3, [sp, #0]
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80056ae:	2000      	movs	r0, #0
 80056b0:	7823      	ldrb	r3, [r4, #0]
 80056b2:	4283      	cmp	r3, r0
 80056b4:	d002      	beq.n	80056bc <find_volume.isra.0+0x80>
 80056b6:	1d20      	adds	r0, r4, #4
 80056b8:	f7ff fef6 	bl	80054a8 <ld_dword>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80056bc:	9b00      	ldr	r3, [sp, #0]
 80056be:	3410      	adds	r4, #16
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80056c0:	c501      	stmia	r5!, {r0}
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80056c2:	42a3      	cmp	r3, r4
 80056c4:	d1f3      	bne.n	80056ae <find_volume.isra.0+0x72>
 80056c6:	2400      	movs	r4, #0
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80056c8:	2503      	movs	r5, #3
			bsect = br[i];
 80056ca:	00a3      	lsls	r3, r4, #2
 80056cc:	aa08      	add	r2, sp, #32
 80056ce:	58d3      	ldr	r3, [r2, r3]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80056d0:	0028      	movs	r0, r5
			bsect = br[i];
 80056d2:	9300      	str	r3, [sp, #0]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d005      	beq.n	80056e4 <find_volume.isra.0+0xa8>
 80056d8:	0019      	movs	r1, r3
 80056da:	0038      	movs	r0, r7
 80056dc:	f7ff ff68 	bl	80055b0 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80056e0:	2801      	cmp	r0, #1
 80056e2:	d90e      	bls.n	8005702 <find_volume.isra.0+0xc6>
 80056e4:	3401      	adds	r4, #1
 80056e6:	2c04      	cmp	r4, #4
 80056e8:	d1ef      	bne.n	80056ca <find_volume.isra.0+0x8e>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80056ea:	2601      	movs	r6, #1
 80056ec:	2804      	cmp	r0, #4
 80056ee:	d106      	bne.n	80056fe <find_volume.isra.0+0xc2>
 80056f0:	e7cd      	b.n	800568e <find_volume.isra.0+0x52>
 80056f2:	2804      	cmp	r0, #4
 80056f4:	d100      	bne.n	80056f8 <find_volume.isra.0+0xbc>
 80056f6:	e0b8      	b.n	800586a <find_volume.isra.0+0x22e>
	bsect = 0;
 80056f8:	9600      	str	r6, [sp, #0]
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80056fa:	2801      	cmp	r0, #1
 80056fc:	d901      	bls.n	8005702 <find_volume.isra.0+0xc6>
 80056fe:	260d      	movs	r6, #13
 8005700:	e7c5      	b.n	800568e <find_volume.isra.0+0x52>
	rv = ptr[1];
 8005702:	003b      	movs	r3, r7
 8005704:	3338      	adds	r3, #56	; 0x38
	rv = rv << 8 | ptr[0];
 8005706:	781a      	ldrb	r2, [r3, #0]
 8005708:	3b01      	subs	r3, #1
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	0212      	lsls	r2, r2, #8
 800570e:	4313      	orrs	r3, r2
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005710:	2280      	movs	r2, #128	; 0x80
 8005712:	b21b      	sxth	r3, r3
 8005714:	0092      	lsls	r2, r2, #2
 8005716:	4293      	cmp	r3, r2
 8005718:	d1f1      	bne.n	80056fe <find_volume.isra.0+0xc2>
	rv = ptr[1];
 800571a:	003b      	movs	r3, r7
	rv = rv << 8 | ptr[0];
 800571c:	003a      	movs	r2, r7
	rv = ptr[1];
 800571e:	3343      	adds	r3, #67	; 0x43
	rv = rv << 8 | ptr[0];
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	3242      	adds	r2, #66	; 0x42
 8005724:	7810      	ldrb	r0, [r2, #0]
 8005726:	021b      	lsls	r3, r3, #8
 8005728:	4318      	orrs	r0, r3
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800572a:	d100      	bne.n	800572e <find_volume.isra.0+0xf2>
 800572c:	e086      	b.n	800583c <find_volume.isra.0+0x200>
 800572e:	9001      	str	r0, [sp, #4]
		fs->fsize = fasize;
 8005730:	9b01      	ldr	r3, [sp, #4]
 8005732:	617b      	str	r3, [r7, #20]
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005734:	003b      	movs	r3, r7
 8005736:	333c      	adds	r3, #60	; 0x3c
 8005738:	781c      	ldrb	r4, [r3, #0]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800573a:	1e63      	subs	r3, r4, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800573c:	70bc      	strb	r4, [r7, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800573e:	2b01      	cmp	r3, #1
 8005740:	d8dd      	bhi.n	80056fe <find_volume.isra.0+0xc2>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8005742:	003b      	movs	r3, r7
 8005744:	3339      	adds	r3, #57	; 0x39
 8005746:	781d      	ldrb	r5, [r3, #0]
 8005748:	b2ab      	uxth	r3, r5
 800574a:	817b      	strh	r3, [r7, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800574c:	2b00      	cmp	r3, #0
 800574e:	d0d6      	beq.n	80056fe <find_volume.isra.0+0xc2>
 8005750:	1e6b      	subs	r3, r5, #1
 8005752:	421d      	tst	r5, r3
 8005754:	d1d3      	bne.n	80056fe <find_volume.isra.0+0xc2>
	rv = ptr[1];
 8005756:	003b      	movs	r3, r7
 8005758:	333e      	adds	r3, #62	; 0x3e
	rv = rv << 8 | ptr[0];
 800575a:	781a      	ldrb	r2, [r3, #0]
 800575c:	3b01      	subs	r3, #1
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	0212      	lsls	r2, r2, #8
 8005762:	4313      	orrs	r3, r2
 8005764:	b21a      	sxth	r2, r3
 8005766:	9207      	str	r2, [sp, #28]
 8005768:	9302      	str	r3, [sp, #8]
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800576a:	813b      	strh	r3, [r7, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800576c:	071b      	lsls	r3, r3, #28
 800576e:	d1c6      	bne.n	80056fe <find_volume.isra.0+0xc2>
	rv = ptr[1];
 8005770:	003b      	movs	r3, r7
 8005772:	3340      	adds	r3, #64	; 0x40
	rv = rv << 8 | ptr[0];
 8005774:	781a      	ldrb	r2, [r3, #0]
 8005776:	3b01      	subs	r3, #1
 8005778:	7818      	ldrb	r0, [r3, #0]
 800577a:	0212      	lsls	r2, r2, #8
 800577c:	4310      	orrs	r0, r2
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800577e:	d103      	bne.n	8005788 <find_volume.isra.0+0x14c>
 8005780:	0038      	movs	r0, r7
 8005782:	304c      	adds	r0, #76	; 0x4c
 8005784:	f7ff fe90 	bl	80054a8 <ld_dword>
	rv = ptr[1];
 8005788:	003b      	movs	r3, r7
	rv = rv << 8 | ptr[0];
 800578a:	003a      	movs	r2, r7
	rv = ptr[1];
 800578c:	333b      	adds	r3, #59	; 0x3b
	rv = rv << 8 | ptr[0];
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	323a      	adds	r2, #58	; 0x3a
 8005792:	7812      	ldrb	r2, [r2, #0]
 8005794:	021b      	lsls	r3, r3, #8
 8005796:	431a      	orrs	r2, r3
 8005798:	9203      	str	r2, [sp, #12]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800579a:	d0b0      	beq.n	80056fe <find_volume.isra.0+0xc2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800579c:	9b01      	ldr	r3, [sp, #4]
 800579e:	4363      	muls	r3, r4
 80057a0:	9305      	str	r3, [sp, #20]
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80057a2:	9b02      	ldr	r3, [sp, #8]
 80057a4:	091b      	lsrs	r3, r3, #4
 80057a6:	189b      	adds	r3, r3, r2
 80057a8:	9a05      	ldr	r2, [sp, #20]
 80057aa:	189b      	adds	r3, r3, r2
 80057ac:	9304      	str	r3, [sp, #16]
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80057ae:	4283      	cmp	r3, r0
 80057b0:	d8a5      	bhi.n	80056fe <find_volume.isra.0+0xc2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80057b2:	1ac3      	subs	r3, r0, r3
 80057b4:	0018      	movs	r0, r3
 80057b6:	0029      	movs	r1, r5
 80057b8:	9306      	str	r3, [sp, #24]
 80057ba:	f7fa fccb 	bl	8000154 <__udivsi3>
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80057be:	9b06      	ldr	r3, [sp, #24]
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80057c0:	0004      	movs	r4, r0
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80057c2:	42ab      	cmp	r3, r5
 80057c4:	d39b      	bcc.n	80056fe <find_volume.isra.0+0xc2>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80057c6:	4b2c      	ldr	r3, [pc, #176]	; (8005878 <find_volume.isra.0+0x23c>)
		fmt = FS_FAT32;
 80057c8:	2503      	movs	r5, #3
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80057ca:	4298      	cmp	r0, r3
 80057cc:	d804      	bhi.n	80057d8 <find_volume.isra.0+0x19c>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80057ce:	4d2b      	ldr	r5, [pc, #172]	; (800587c <find_volume.isra.0+0x240>)
 80057d0:	4285      	cmp	r5, r0
 80057d2:	41ad      	sbcs	r5, r5
 80057d4:	426d      	negs	r5, r5
 80057d6:	3501      	adds	r5, #1
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80057d8:	9a00      	ldr	r2, [sp, #0]
		fs->volbase = bsect;							/* Volume start sector */
 80057da:	9b00      	ldr	r3, [sp, #0]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80057dc:	4694      	mov	ip, r2
		fs->volbase = bsect;							/* Volume start sector */
 80057de:	61bb      	str	r3, [r7, #24]
		fs->database = bsect + sysect;					/* Data start sector */
 80057e0:	9a04      	ldr	r2, [sp, #16]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80057e2:	9b03      	ldr	r3, [sp, #12]
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80057e4:	3402      	adds	r4, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80057e6:	4463      	add	r3, ip
		fs->database = bsect + sysect;					/* Data start sector */
 80057e8:	4462      	add	r2, ip
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80057ea:	613c      	str	r4, [r7, #16]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80057ec:	61fb      	str	r3, [r7, #28]
		fs->database = bsect + sysect;					/* Data start sector */
 80057ee:	627a      	str	r2, [r7, #36]	; 0x24
		if (fmt == FS_FAT32) {
 80057f0:	2d03      	cmp	r5, #3
 80057f2:	d128      	bne.n	8005846 <find_volume.isra.0+0x20a>
	rv = ptr[1];
 80057f4:	003b      	movs	r3, r7
 80057f6:	3357      	adds	r3, #87	; 0x57
	rv = rv << 8 | ptr[0];
 80057f8:	781a      	ldrb	r2, [r3, #0]
 80057fa:	3b01      	subs	r3, #1
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	0212      	lsls	r2, r2, #8
 8005800:	4313      	orrs	r3, r2
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8005802:	9a07      	ldr	r2, [sp, #28]
 8005804:	431a      	orrs	r2, r3
 8005806:	b213      	sxth	r3, r2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d000      	beq.n	800580e <find_volume.isra.0+0x1d2>
 800580c:	e777      	b.n	80056fe <find_volume.isra.0+0xc2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800580e:	0038      	movs	r0, r7
 8005810:	3058      	adds	r0, #88	; 0x58
 8005812:	f7ff fe49 	bl	80054a8 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8005816:	00a4      	lsls	r4, r4, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8005818:	6238      	str	r0, [r7, #32]
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800581a:	4b19      	ldr	r3, [pc, #100]	; (8005880 <find_volume.isra.0+0x244>)
 800581c:	18e4      	adds	r4, r4, r3
 800581e:	9b01      	ldr	r3, [sp, #4]
 8005820:	0a64      	lsrs	r4, r4, #9
 8005822:	42a3      	cmp	r3, r4
 8005824:	d200      	bcs.n	8005828 <find_volume.isra.0+0x1ec>
 8005826:	e76a      	b.n	80056fe <find_volume.isra.0+0xc2>
	fs->id = ++Fsid;		/* File system mount ID */
 8005828:	4a16      	ldr	r2, [pc, #88]	; (8005884 <find_volume.isra.0+0x248>)
	fs->fs_type = fmt;		/* FAT sub-type */
 800582a:	703d      	strb	r5, [r7, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800582c:	8813      	ldrh	r3, [r2, #0]
 800582e:	3301      	adds	r3, #1
 8005830:	b29b      	uxth	r3, r3
 8005832:	8013      	strh	r3, [r2, #0]
 8005834:	80fb      	strh	r3, [r7, #6]
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8005836:	4b14      	ldr	r3, [pc, #80]	; (8005888 <find_volume.isra.0+0x24c>)
 8005838:	60fb      	str	r3, [r7, #12]
	return FR_OK;
 800583a:	e728      	b.n	800568e <find_volume.isra.0+0x52>
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800583c:	0038      	movs	r0, r7
 800583e:	3050      	adds	r0, #80	; 0x50
 8005840:	f7ff fe32 	bl	80054a8 <ld_dword>
 8005844:	e773      	b.n	800572e <find_volume.isra.0+0xf2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005846:	9a02      	ldr	r2, [sp, #8]
 8005848:	2a00      	cmp	r2, #0
 800584a:	d100      	bne.n	800584e <find_volume.isra.0+0x212>
 800584c:	e757      	b.n	80056fe <find_volume.isra.0+0xc2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800584e:	9a05      	ldr	r2, [sp, #20]
 8005850:	18d3      	adds	r3, r2, r3
 8005852:	623b      	str	r3, [r7, #32]
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005854:	2d02      	cmp	r5, #2
 8005856:	d101      	bne.n	800585c <find_volume.isra.0+0x220>
 8005858:	0064      	lsls	r4, r4, #1
 800585a:	e7de      	b.n	800581a <find_volume.isra.0+0x1de>
 800585c:	2003      	movs	r0, #3
 800585e:	2301      	movs	r3, #1
 8005860:	4360      	muls	r0, r4
 8005862:	401c      	ands	r4, r3
 8005864:	0840      	lsrs	r0, r0, #1
 8005866:	1904      	adds	r4, r0, r4
 8005868:	e7d7      	b.n	800581a <find_volume.isra.0+0x1de>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800586a:	0026      	movs	r6, r4
 800586c:	e70f      	b.n	800568e <find_volume.isra.0+0x52>
 800586e:	46c0      	nop			; (mov r8, r8)
 8005870:	20000924 	.word	0x20000924
 8005874:	0000022e 	.word	0x0000022e
 8005878:	0000fff5 	.word	0x0000fff5
 800587c:	00000ff5 	.word	0x00000ff5
 8005880:	000001ff 	.word	0x000001ff
 8005884:	20000928 	.word	0x20000928
 8005888:	2000092a 	.word	0x2000092a

0800588c <get_fat.isra.0>:
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 800588c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		val = 1;	/* Internal error */
 800588e:	2601      	movs	r6, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 8005890:	0004      	movs	r4, r0
 8005892:	000d      	movs	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005894:	42b1      	cmp	r1, r6
 8005896:	d914      	bls.n	80058c2 <get_fat.isra.0+0x36>
 8005898:	6903      	ldr	r3, [r0, #16]
 800589a:	4299      	cmp	r1, r3
 800589c:	d211      	bcs.n	80058c2 <get_fat.isra.0+0x36>
		switch (fs->fs_type) {
 800589e:	7803      	ldrb	r3, [r0, #0]
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d02e      	beq.n	8005902 <get_fat.isra.0+0x76>
 80058a4:	2b03      	cmp	r3, #3
 80058a6:	d03e      	beq.n	8005926 <get_fat.isra.0+0x9a>
 80058a8:	42b3      	cmp	r3, r6
 80058aa:	d10a      	bne.n	80058c2 <get_fat.isra.0+0x36>
			bc = (UINT)clst; bc += bc / 2;
 80058ac:	084f      	lsrs	r7, r1, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058ae:	69c3      	ldr	r3, [r0, #28]
			bc = (UINT)clst; bc += bc / 2;
 80058b0:	187f      	adds	r7, r7, r1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058b2:	0a79      	lsrs	r1, r7, #9
 80058b4:	18c9      	adds	r1, r1, r3
 80058b6:	f7ff fe66 	bl	8005586 <move_window>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	d003      	beq.n	80058c6 <get_fat.isra.0+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80058be:	2601      	movs	r6, #1
 80058c0:	4276      	negs	r6, r6
}
 80058c2:	0030      	movs	r0, r6
 80058c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 80058c6:	1c7b      	adds	r3, r7, #1
 80058c8:	05ff      	lsls	r7, r7, #23
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058ca:	0a59      	lsrs	r1, r3, #9
			wc = fs->win[bc++ % SS(fs)];
 80058cc:	9301      	str	r3, [sp, #4]
 80058ce:	0dff      	lsrs	r7, r7, #23
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058d0:	69e3      	ldr	r3, [r4, #28]
			wc = fs->win[bc++ % SS(fs)];
 80058d2:	19e7      	adds	r7, r4, r7
 80058d4:	372c      	adds	r7, #44	; 0x2c
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058d6:	0020      	movs	r0, r4
 80058d8:	18c9      	adds	r1, r1, r3
			wc = fs->win[bc++ % SS(fs)];
 80058da:	783f      	ldrb	r7, [r7, #0]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058dc:	f7ff fe53 	bl	8005586 <move_window>
 80058e0:	2800      	cmp	r0, #0
 80058e2:	d1ec      	bne.n	80058be <get_fat.isra.0+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 80058e4:	9b01      	ldr	r3, [sp, #4]
 80058e6:	05d8      	lsls	r0, r3, #23
 80058e8:	0dc0      	lsrs	r0, r0, #23
 80058ea:	1824      	adds	r4, r4, r0
 80058ec:	342c      	adds	r4, #44	; 0x2c
 80058ee:	7820      	ldrb	r0, [r4, #0]
 80058f0:	0200      	lsls	r0, r0, #8
 80058f2:	4307      	orrs	r7, r0
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80058f4:	4235      	tst	r5, r6
 80058f6:	d001      	beq.n	80058fc <get_fat.isra.0+0x70>
 80058f8:	093e      	lsrs	r6, r7, #4
 80058fa:	e7e2      	b.n	80058c2 <get_fat.isra.0+0x36>
 80058fc:	053f      	lsls	r7, r7, #20
 80058fe:	0d3e      	lsrs	r6, r7, #20
 8005900:	e7df      	b.n	80058c2 <get_fat.isra.0+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005902:	69c3      	ldr	r3, [r0, #28]
 8005904:	0a09      	lsrs	r1, r1, #8
 8005906:	18c9      	adds	r1, r1, r3
 8005908:	f7ff fe3d 	bl	8005586 <move_window>
 800590c:	2800      	cmp	r0, #0
 800590e:	d1d6      	bne.n	80058be <get_fat.isra.0+0x32>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005910:	21ff      	movs	r1, #255	; 0xff
 8005912:	006d      	lsls	r5, r5, #1
 8005914:	0049      	lsls	r1, r1, #1
 8005916:	342c      	adds	r4, #44	; 0x2c
 8005918:	400d      	ands	r5, r1
 800591a:	1964      	adds	r4, r4, r5
	rv = rv << 8 | ptr[0];
 800591c:	7866      	ldrb	r6, [r4, #1]
 800591e:	7820      	ldrb	r0, [r4, #0]
 8005920:	0236      	lsls	r6, r6, #8
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005922:	4306      	orrs	r6, r0
			break;
 8005924:	e7cd      	b.n	80058c2 <get_fat.isra.0+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005926:	69c3      	ldr	r3, [r0, #28]
 8005928:	09c9      	lsrs	r1, r1, #7
 800592a:	18c9      	adds	r1, r1, r3
 800592c:	f7ff fe2b 	bl	8005586 <move_window>
 8005930:	2800      	cmp	r0, #0
 8005932:	d1c4      	bne.n	80058be <get_fat.isra.0+0x32>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005934:	0020      	movs	r0, r4
 8005936:	24fe      	movs	r4, #254	; 0xfe
 8005938:	00ad      	lsls	r5, r5, #2
 800593a:	0064      	lsls	r4, r4, #1
 800593c:	302c      	adds	r0, #44	; 0x2c
 800593e:	4025      	ands	r5, r4
 8005940:	1940      	adds	r0, r0, r5
 8005942:	f7ff fdb1 	bl	80054a8 <ld_dword>
 8005946:	0106      	lsls	r6, r0, #4
 8005948:	0936      	lsrs	r6, r6, #4
			break;
 800594a:	e7ba      	b.n	80058c2 <get_fat.isra.0+0x36>

0800594c <dir_next.isra.0>:
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
 800594c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800594e:	6907      	ldr	r7, [r0, #16]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005950:	6983      	ldr	r3, [r0, #24]
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
 8005952:	0004      	movs	r4, r0
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005954:	3720      	adds	r7, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005956:	2004      	movs	r0, #4
 8005958:	2b00      	cmp	r3, #0
 800595a:	d014      	beq.n	8005986 <dir_next.isra.0+0x3a>
 800595c:	2280      	movs	r2, #128	; 0x80
 800595e:	0392      	lsls	r2, r2, #14
 8005960:	4297      	cmp	r7, r2
 8005962:	d210      	bcs.n	8005986 <dir_next.isra.0+0x3a>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005964:	05fa      	lsls	r2, r7, #23
	FATFS *fs = dp->obj.fs;
 8005966:	6825      	ldr	r5, [r4, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005968:	0dd6      	lsrs	r6, r2, #23
 800596a:	2a00      	cmp	r2, #0
 800596c:	d123      	bne.n	80059b6 <dir_next.isra.0+0x6a>
		if (!dp->clust) {		/* Static table */
 800596e:	6961      	ldr	r1, [r4, #20]
		dp->sect++;				/* Next sector */
 8005970:	3301      	adds	r3, #1
 8005972:	61a3      	str	r3, [r4, #24]
		if (!dp->clust) {		/* Static table */
 8005974:	2900      	cmp	r1, #0
 8005976:	d107      	bne.n	8005988 <dir_next.isra.0+0x3c>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005978:	892a      	ldrh	r2, [r5, #8]
 800597a:	097b      	lsrs	r3, r7, #5
 800597c:	4293      	cmp	r3, r2
 800597e:	d31a      	bcc.n	80059b6 <dir_next.isra.0+0x6a>
				dp->sect = 0; return FR_NO_FILE;
 8005980:	2300      	movs	r3, #0
 8005982:	2004      	movs	r0, #4
 8005984:	61a3      	str	r3, [r4, #24]
}
 8005986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005988:	896b      	ldrh	r3, [r5, #10]
 800598a:	0a7a      	lsrs	r2, r7, #9
 800598c:	3b01      	subs	r3, #1
 800598e:	421a      	tst	r2, r3
 8005990:	d111      	bne.n	80059b6 <dir_next.isra.0+0x6a>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005992:	0028      	movs	r0, r5
 8005994:	f7ff ff7a 	bl	800588c <get_fat.isra.0>
 8005998:	0001      	movs	r1, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800599a:	2002      	movs	r0, #2
 800599c:	2901      	cmp	r1, #1
 800599e:	d9f2      	bls.n	8005986 <dir_next.isra.0+0x3a>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80059a0:	3801      	subs	r0, #1
 80059a2:	1c4b      	adds	r3, r1, #1
 80059a4:	d0ef      	beq.n	8005986 <dir_next.isra.0+0x3a>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80059a6:	692b      	ldr	r3, [r5, #16]
 80059a8:	4299      	cmp	r1, r3
 80059aa:	d2e9      	bcs.n	8005980 <dir_next.isra.0+0x34>
				dp->sect = clust2sect(fs, clst);
 80059ac:	0028      	movs	r0, r5
				dp->clust = clst;		/* Initialize data for new cluster */
 80059ae:	6161      	str	r1, [r4, #20]
				dp->sect = clust2sect(fs, clst);
 80059b0:	f7ff fd85 	bl	80054be <clust2sect>
 80059b4:	61a0      	str	r0, [r4, #24]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80059b6:	352c      	adds	r5, #44	; 0x2c
 80059b8:	19ad      	adds	r5, r5, r6
	return FR_OK;
 80059ba:	2000      	movs	r0, #0
	dp->dptr = ofs;						/* Current entry */
 80059bc:	6127      	str	r7, [r4, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80059be:	61e5      	str	r5, [r4, #28]
	return FR_OK;
 80059c0:	e7e1      	b.n	8005986 <dir_next.isra.0+0x3a>

080059c2 <get_fileinfo>:
{
 80059c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	fno->fname[0] = 0;		/* Invaidate file info */
 80059c4:	2400      	movs	r4, #0
	FATFS *fs = dp->obj.fs;
 80059c6:	6806      	ldr	r6, [r0, #0]
	fno->fname[0] = 0;		/* Invaidate file info */
 80059c8:	758c      	strb	r4, [r1, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80059ca:	6983      	ldr	r3, [r0, #24]
{
 80059cc:	0005      	movs	r5, r0
 80059ce:	000f      	movs	r7, r1
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80059d0:	42a3      	cmp	r3, r4
 80059d2:	d058      	beq.n	8005a86 <get_fileinfo+0xc4>
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 80059d4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80059d6:	3301      	adds	r3, #1
 80059d8:	d007      	beq.n	80059ea <get_fileinfo+0x28>
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 80059da:	68f2      	ldr	r2, [r6, #12]
 80059dc:	0063      	lsls	r3, r4, #1
 80059de:	5a98      	ldrh	r0, [r3, r2]
 80059e0:	2800      	cmp	r0, #0
 80059e2:	d151      	bne.n	8005a88 <get_fileinfo+0xc6>
			fno->fname[i] = 0;	/* Terminate the LFN */
 80059e4:	2300      	movs	r3, #0
 80059e6:	193c      	adds	r4, r7, r4
 80059e8:	75a3      	strb	r3, [r4, #22]
		c = (TCHAR)dp->dir[i++];
 80059ea:	2100      	movs	r1, #0
			fno->altname[j++] = '.';
 80059ec:	222e      	movs	r2, #46	; 0x2e
	i = j = 0;
 80059ee:	000b      	movs	r3, r1
			fno->altname[j++] = '.';
 80059f0:	4694      	mov	ip, r2
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 80059f2:	7db8      	ldrb	r0, [r7, #22]
		c = (TCHAR)dp->dir[i++];
 80059f4:	69ec      	ldr	r4, [r5, #28]
 80059f6:	5c62      	ldrb	r2, [r4, r1]
		if (c == ' ') continue;				/* Skip padding spaces */
 80059f8:	2a20      	cmp	r2, #32
 80059fa:	d027      	beq.n	8005a4c <get_fileinfo+0x8a>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80059fc:	2a05      	cmp	r2, #5
 80059fe:	d100      	bne.n	8005a02 <get_fileinfo+0x40>
 8005a00:	32e0      	adds	r2, #224	; 0xe0
		if (i == 9) {						/* Insert a . if extension is exist */
 8005a02:	1c4d      	adds	r5, r1, #1
 8005a04:	9501      	str	r5, [sp, #4]
 8005a06:	2908      	cmp	r1, #8
 8005a08:	d108      	bne.n	8005a1c <get_fileinfo+0x5a>
			if (!lfv) fno->fname[j] = '.';
 8005a0a:	2800      	cmp	r0, #0
 8005a0c:	d102      	bne.n	8005a14 <get_fileinfo+0x52>
 8005a0e:	4666      	mov	r6, ip
 8005a10:	18fd      	adds	r5, r7, r3
 8005a12:	75ae      	strb	r6, [r5, #22]
			fno->altname[j++] = '.';
 8005a14:	4666      	mov	r6, ip
 8005a16:	18fd      	adds	r5, r7, r3
 8005a18:	726e      	strb	r6, [r5, #9]
 8005a1a:	3301      	adds	r3, #1
		fno->altname[j] = c;
 8005a1c:	18fd      	adds	r5, r7, r3
 8005a1e:	9501      	str	r5, [sp, #4]
 8005a20:	726a      	strb	r2, [r5, #9]
		if (!lfv) {
 8005a22:	2800      	cmp	r0, #0
 8005a24:	d111      	bne.n	8005a4a <get_fileinfo+0x88>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8005a26:	0016      	movs	r6, r2
 8005a28:	3e41      	subs	r6, #65	; 0x41
 8005a2a:	2e19      	cmp	r6, #25
 8005a2c:	d80b      	bhi.n	8005a46 <get_fileinfo+0x84>
 8005a2e:	7b26      	ldrb	r6, [r4, #12]
 8005a30:	1c4d      	adds	r5, r1, #1
 8005a32:	9601      	str	r6, [sp, #4]
 8005a34:	2610      	movs	r6, #16
 8005a36:	2d08      	cmp	r5, #8
 8005a38:	d800      	bhi.n	8005a3c <get_fileinfo+0x7a>
 8005a3a:	3e08      	subs	r6, #8
 8005a3c:	9d01      	ldr	r5, [sp, #4]
 8005a3e:	422e      	tst	r6, r5
 8005a40:	d001      	beq.n	8005a46 <get_fileinfo+0x84>
				c += 0x20;			/* To lower */
 8005a42:	3220      	adds	r2, #32
 8005a44:	b2d2      	uxtb	r2, r2
			fno->fname[j] = c;
 8005a46:	18fd      	adds	r5, r7, r3
 8005a48:	75aa      	strb	r2, [r5, #22]
		j++;
 8005a4a:	3301      	adds	r3, #1
	while (i < 11) {		/* Copy name body and extension */
 8005a4c:	3101      	adds	r1, #1
 8005a4e:	290b      	cmp	r1, #11
 8005a50:	d1d1      	bne.n	80059f6 <get_fileinfo+0x34>
	if (!lfv) {
 8005a52:	2800      	cmp	r0, #0
 8005a54:	d106      	bne.n	8005a64 <get_fileinfo+0xa2>
		fno->fname[j] = 0;
 8005a56:	18fa      	adds	r2, r7, r3
 8005a58:	7590      	strb	r0, [r2, #22]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 8005a5a:	7b22      	ldrb	r2, [r4, #12]
 8005a5c:	1e51      	subs	r1, r2, #1
 8005a5e:	418a      	sbcs	r2, r1
 8005a60:	4252      	negs	r2, r2
 8005a62:	4013      	ands	r3, r2
	fno->altname[j] = 0;	/* Terminate the SFN */
 8005a64:	2200      	movs	r2, #0
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8005a66:	0020      	movs	r0, r4
	fno->altname[j] = 0;	/* Terminate the SFN */
 8005a68:	18fb      	adds	r3, r7, r3
 8005a6a:	725a      	strb	r2, [r3, #9]
	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8005a6c:	7ae3      	ldrb	r3, [r4, #11]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8005a6e:	301c      	adds	r0, #28
	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8005a70:	723b      	strb	r3, [r7, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8005a72:	f7ff fd19 	bl	80054a8 <ld_dword>
 8005a76:	6038      	str	r0, [r7, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8005a78:	0020      	movs	r0, r4
 8005a7a:	3016      	adds	r0, #22
 8005a7c:	f7ff fd14 	bl	80054a8 <ld_dword>
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8005a80:	80f8      	strh	r0, [r7, #6]
 8005a82:	0c00      	lsrs	r0, r0, #16
 8005a84:	80b8      	strh	r0, [r7, #4]
}
 8005a86:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8005a88:	2100      	movs	r1, #0
 8005a8a:	f000 fd47 	bl	800651c <ff_convert>
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8005a8e:	2800      	cmp	r0, #0
 8005a90:	d008      	beq.n	8005aa4 <get_fileinfo+0xe2>
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8005a92:	2380      	movs	r3, #128	; 0x80
 8005a94:	3401      	adds	r4, #1
 8005a96:	005b      	lsls	r3, r3, #1
 8005a98:	429c      	cmp	r4, r3
 8005a9a:	d003      	beq.n	8005aa4 <get_fileinfo+0xe2>
				fno->fname[i++] = (TCHAR)w;
 8005a9c:	003b      	movs	r3, r7
 8005a9e:	3315      	adds	r3, #21
 8005aa0:	5518      	strb	r0, [r3, r4]
 8005aa2:	e79a      	b.n	80059da <get_fileinfo+0x18>
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8005aa4:	2400      	movs	r4, #0
 8005aa6:	e79d      	b.n	80059e4 <get_fileinfo+0x22>

08005aa8 <dir_sdi.constprop.0>:
	dp->dptr = ofs;				/* Set current offset */
 8005aa8:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8005aaa:	b570      	push	{r4, r5, r6, lr}
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005aac:	6885      	ldr	r5, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8005aae:	0004      	movs	r4, r0
	FATFS *fs = dp->obj.fs;
 8005ab0:	6806      	ldr	r6, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 8005ab2:	6103      	str	r3, [r0, #16]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005ab4:	429d      	cmp	r5, r3
 8005ab6:	d115      	bne.n	8005ae4 <dir_sdi.constprop.0+0x3c>
 8005ab8:	7833      	ldrb	r3, [r6, #0]
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d902      	bls.n	8005ac4 <dir_sdi.constprop.0+0x1c>
		clst = fs->dirbase;
 8005abe:	6a33      	ldr	r3, [r6, #32]
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d10e      	bne.n	8005ae2 <dir_sdi.constprop.0+0x3a>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005ac4:	8933      	ldrh	r3, [r6, #8]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d101      	bne.n	8005ace <dir_sdi.constprop.0+0x26>
 8005aca:	2002      	movs	r0, #2
}
 8005acc:	bd70      	pop	{r4, r5, r6, pc}
		dp->sect = fs->dirbase;
 8005ace:	6a33      	ldr	r3, [r6, #32]
 8005ad0:	61a3      	str	r3, [r4, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005ad2:	69a3      	ldr	r3, [r4, #24]
	dp->clust = clst;					/* Current cluster# */
 8005ad4:	6165      	str	r5, [r4, #20]
	if (!dp->sect) return FR_INT_ERR;
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d0f7      	beq.n	8005aca <dir_sdi.constprop.0+0x22>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005ada:	362c      	adds	r6, #44	; 0x2c
	return FR_OK;
 8005adc:	2000      	movs	r0, #0
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005ade:	61e6      	str	r6, [r4, #28]
	return FR_OK;
 8005ae0:	e7f4      	b.n	8005acc <dir_sdi.constprop.0+0x24>
 8005ae2:	001d      	movs	r5, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005ae4:	8973      	ldrh	r3, [r6, #10]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10c      	bne.n	8005b04 <dir_sdi.constprop.0+0x5c>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005aea:	0029      	movs	r1, r5
 8005aec:	6820      	ldr	r0, [r4, #0]
 8005aee:	f7ff fecd 	bl	800588c <get_fat.isra.0>
 8005af2:	0005      	movs	r5, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005af4:	1c43      	adds	r3, r0, #1
 8005af6:	d00b      	beq.n	8005b10 <dir_sdi.constprop.0+0x68>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005af8:	2801      	cmp	r0, #1
 8005afa:	d9e6      	bls.n	8005aca <dir_sdi.constprop.0+0x22>
 8005afc:	6933      	ldr	r3, [r6, #16]
 8005afe:	4298      	cmp	r0, r3
 8005b00:	d3f3      	bcc.n	8005aea <dir_sdi.constprop.0+0x42>
 8005b02:	e7e2      	b.n	8005aca <dir_sdi.constprop.0+0x22>
		dp->sect = clust2sect(fs, clst);
 8005b04:	0029      	movs	r1, r5
 8005b06:	0030      	movs	r0, r6
 8005b08:	f7ff fcd9 	bl	80054be <clust2sect>
 8005b0c:	61a0      	str	r0, [r4, #24]
 8005b0e:	e7e0      	b.n	8005ad2 <dir_sdi.constprop.0+0x2a>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005b10:	2001      	movs	r0, #1
 8005b12:	e7db      	b.n	8005acc <dir_sdi.constprop.0+0x24>

08005b14 <follow_path>:
{
 8005b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b16:	0007      	movs	r7, r0
	FATFS *fs = obj->fs;
 8005b18:	6803      	ldr	r3, [r0, #0]
{
 8005b1a:	b08d      	sub	sp, #52	; 0x34
 8005b1c:	9102      	str	r1, [sp, #8]
	FATFS *fs = obj->fs;
 8005b1e:	9306      	str	r3, [sp, #24]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005b20:	9b02      	ldr	r3, [sp, #8]
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	2b2f      	cmp	r3, #47	; 0x2f
 8005b26:	d011      	beq.n	8005b4c <follow_path+0x38>
 8005b28:	2b5c      	cmp	r3, #92	; 0x5c
 8005b2a:	d00f      	beq.n	8005b4c <follow_path+0x38>
		obj->sclust = 0;					/* Start from root directory */
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	60bb      	str	r3, [r7, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005b30:	9b02      	ldr	r3, [sp, #8]
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	2b1f      	cmp	r3, #31
 8005b36:	d900      	bls.n	8005b3a <follow_path+0x26>
 8005b38:	e18a      	b.n	8005e50 <follow_path+0x33c>
		dp->fn[NSFLAG] = NS_NONAME;
 8005b3a:	003b      	movs	r3, r7
 8005b3c:	2280      	movs	r2, #128	; 0x80
 8005b3e:	332b      	adds	r3, #43	; 0x2b
		res = dir_sdi(dp, 0);
 8005b40:	0038      	movs	r0, r7
		dp->fn[NSFLAG] = NS_NONAME;
 8005b42:	701a      	strb	r2, [r3, #0]
		res = dir_sdi(dp, 0);
 8005b44:	f7ff ffb0 	bl	8005aa8 <dir_sdi.constprop.0>
}
 8005b48:	b00d      	add	sp, #52	; 0x34
 8005b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	9302      	str	r3, [sp, #8]
 8005b52:	e7e5      	b.n	8005b20 <follow_path+0xc>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8005b54:	3401      	adds	r4, #1
 8005b56:	e189      	b.n	8005e6c <follow_path+0x358>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8005b58:	2dff      	cmp	r5, #255	; 0xff
 8005b5a:	d00e      	beq.n	8005b7a <follow_path+0x66>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8005b5c:	2101      	movs	r1, #1
 8005b5e:	f000 fcdd 	bl	800651c <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8005b62:	2800      	cmp	r0, #0
 8005b64:	d009      	beq.n	8005b7a <follow_path+0x66>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8005b66:	287f      	cmp	r0, #127	; 0x7f
 8005b68:	d809      	bhi.n	8005b7e <follow_path+0x6a>
 8005b6a:	4bab      	ldr	r3, [pc, #684]	; (8005e18 <follow_path+0x304>)
 8005b6c:	e000      	b.n	8005b70 <follow_path+0x5c>
	while (*str && *str != chr) str++;
 8005b6e:	3301      	adds	r3, #1
 8005b70:	781a      	ldrb	r2, [r3, #0]
 8005b72:	2a00      	cmp	r2, #0
 8005b74:	d003      	beq.n	8005b7e <follow_path+0x6a>
 8005b76:	4290      	cmp	r0, r2
 8005b78:	d1f9      	bne.n	8005b6e <follow_path+0x5a>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005b7a:	2006      	movs	r0, #6
 8005b7c:	e7e4      	b.n	8005b48 <follow_path+0x34>
		lfn[di++] = w;					/* Store the Unicode character */
 8005b7e:	9b03      	ldr	r3, [sp, #12]
 8005b80:	006d      	lsls	r5, r5, #1
 8005b82:	5358      	strh	r0, [r3, r5]
		w = p[si++];					/* Get a character */
 8005b84:	0025      	movs	r5, r4
 8005b86:	e167      	b.n	8005e58 <follow_path+0x344>
		w = lfn[di - 1];
 8005b88:	5aca      	ldrh	r2, [r1, r3]
		if (w != ' ' && w != '.') break;
 8005b8a:	2a20      	cmp	r2, #32
 8005b8c:	d002      	beq.n	8005b94 <follow_path+0x80>
 8005b8e:	2a2e      	cmp	r2, #46	; 0x2e
 8005b90:	d000      	beq.n	8005b94 <follow_path+0x80>
 8005b92:	e180      	b.n	8005e96 <follow_path+0x382>
		di--;
 8005b94:	3d01      	subs	r5, #1
 8005b96:	e17a      	b.n	8005e8e <follow_path+0x37a>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8005b98:	3301      	adds	r3, #1
 8005b9a:	e18d      	b.n	8005eb8 <follow_path+0x3a4>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8005b9c:	9b05      	ldr	r3, [sp, #20]
 8005b9e:	9a01      	ldr	r2, [sp, #4]
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d206      	bcs.n	8005bb2 <follow_path+0x9e>
 8005ba4:	9b04      	ldr	r3, [sp, #16]
 8005ba6:	42ab      	cmp	r3, r5
 8005ba8:	d165      	bne.n	8005c76 <follow_path+0x162>
			if (ni == 11) {				/* Long extension */
 8005baa:	9b01      	ldr	r3, [sp, #4]
 8005bac:	2b0b      	cmp	r3, #11
 8005bae:	d15a      	bne.n	8005c66 <follow_path+0x152>
 8005bb0:	e002      	b.n	8005bb8 <follow_path+0xa4>
 8005bb2:	9b01      	ldr	r3, [sp, #4]
 8005bb4:	2b0b      	cmp	r3, #11
 8005bb6:	d14e      	bne.n	8005c56 <follow_path+0x142>
				cf |= NS_LOSS | NS_LFN; break;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	431c      	orrs	r4, r3
 8005bbc:	3308      	adds	r3, #8
 8005bbe:	9301      	str	r3, [sp, #4]
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8005bc0:	1c7b      	adds	r3, r7, #1
 8005bc2:	7fda      	ldrb	r2, [r3, #31]
 8005bc4:	2ae5      	cmp	r2, #229	; 0xe5
 8005bc6:	d101      	bne.n	8005bcc <follow_path+0xb8>
 8005bc8:	3ae0      	subs	r2, #224	; 0xe0
 8005bca:	77da      	strb	r2, [r3, #31]
	if (ni == 8) b <<= 2;
 8005bcc:	9b01      	ldr	r3, [sp, #4]
 8005bce:	2b08      	cmp	r3, #8
 8005bd0:	d101      	bne.n	8005bd6 <follow_path+0xc2>
 8005bd2:	00b6      	lsls	r6, r6, #2
 8005bd4:	b2f6      	uxtb	r6, r6
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8005bd6:	230c      	movs	r3, #12
 8005bd8:	4033      	ands	r3, r6
 8005bda:	2b0c      	cmp	r3, #12
 8005bdc:	d002      	beq.n	8005be4 <follow_path+0xd0>
 8005bde:	43f2      	mvns	r2, r6
 8005be0:	0792      	lsls	r2, r2, #30
 8005be2:	d101      	bne.n	8005be8 <follow_path+0xd4>
 8005be4:	2202      	movs	r2, #2
 8005be6:	4314      	orrs	r4, r2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8005be8:	07a2      	lsls	r2, r4, #30
 8005bea:	d409      	bmi.n	8005c00 <follow_path+0xec>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8005bec:	2203      	movs	r2, #3
 8005bee:	4016      	ands	r6, r2
 8005bf0:	2e01      	cmp	r6, #1
 8005bf2:	d101      	bne.n	8005bf8 <follow_path+0xe4>
 8005bf4:	320d      	adds	r2, #13
 8005bf6:	4314      	orrs	r4, r2
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8005bf8:	2b04      	cmp	r3, #4
 8005bfa:	d101      	bne.n	8005c00 <follow_path+0xec>
 8005bfc:	3304      	adds	r3, #4
 8005bfe:	431c      	orrs	r4, r3
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8005c00:	003b      	movs	r3, r7
 8005c02:	332b      	adds	r3, #43	; 0x2b
 8005c04:	701c      	strb	r4, [r3, #0]
	FATFS *fs = dp->obj.fs;
 8005c06:	683b      	ldr	r3, [r7, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005c08:	0038      	movs	r0, r7
	FATFS *fs = dp->obj.fs;
 8005c0a:	9305      	str	r3, [sp, #20]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005c0c:	f7ff ff4c 	bl	8005aa8 <dir_sdi.constprop.0>
	if (res != FR_OK) return res;
 8005c10:	2800      	cmp	r0, #0
 8005c12:	d000      	beq.n	8005c16 <follow_path+0x102>
 8005c14:	e0ee      	b.n	8005df4 <follow_path+0x2e0>
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005c16:	22ff      	movs	r2, #255	; 0xff
 8005c18:	2301      	movs	r3, #1
 8005c1a:	0016      	movs	r6, r2
 8005c1c:	425b      	negs	r3, r3
 8005c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c20:	9203      	str	r2, [sp, #12]
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005c22:	9309      	str	r3, [sp, #36]	; 0x24
		res = move_window(fs, dp->sect);
 8005c24:	69b9      	ldr	r1, [r7, #24]
 8005c26:	9805      	ldr	r0, [sp, #20]
 8005c28:	f7ff fcad 	bl	8005586 <move_window>
		if (res != FR_OK) break;
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d000      	beq.n	8005c32 <follow_path+0x11e>
 8005c30:	e0e0      	b.n	8005df4 <follow_path+0x2e0>
		c = dp->dir[DIR_Name];
 8005c32:	69fd      	ldr	r5, [r7, #28]
 8005c34:	782b      	ldrb	r3, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d100      	bne.n	8005c3c <follow_path+0x128>
 8005c3a:	e0e8      	b.n	8005e0e <follow_path+0x2fa>
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8005c3c:	223f      	movs	r2, #63	; 0x3f
 8005c3e:	7ae9      	ldrb	r1, [r5, #11]
 8005c40:	400a      	ands	r2, r1
 8005c42:	71ba      	strb	r2, [r7, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005c44:	2be5      	cmp	r3, #229	; 0xe5
 8005c46:	d003      	beq.n	8005c50 <follow_path+0x13c>
 8005c48:	0709      	lsls	r1, r1, #28
 8005c4a:	d546      	bpl.n	8005cda <follow_path+0x1c6>
 8005c4c:	2a0f      	cmp	r2, #15
 8005c4e:	d046      	beq.n	8005cde <follow_path+0x1ca>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c54:	e09e      	b.n	8005d94 <follow_path+0x280>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8005c56:	9b04      	ldr	r3, [sp, #16]
 8005c58:	42ab      	cmp	r3, r5
 8005c5a:	d004      	beq.n	8005c66 <follow_path+0x152>
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	431c      	orrs	r4, r3
			if (si > di) break;			/* No extension */
 8005c60:	9b04      	ldr	r3, [sp, #16]
 8005c62:	42ab      	cmp	r3, r5
 8005c64:	d8ac      	bhi.n	8005bc0 <follow_path+0xac>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8005c66:	230b      	movs	r3, #11
			b <<= 2; continue;
 8005c68:	00b6      	lsls	r6, r6, #2
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8005c6a:	9301      	str	r3, [sp, #4]
			b <<= 2; continue;
 8005c6c:	b2f6      	uxtb	r6, r6
 8005c6e:	9504      	str	r5, [sp, #16]
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8005c70:	3b03      	subs	r3, #3
		dp->fn[i++] = (BYTE)w;
 8005c72:	9305      	str	r3, [sp, #20]
 8005c74:	e14d      	b.n	8005f12 <follow_path+0x3fe>
		if (w >= 0x80) {				/* Non ASCII character */
 8005c76:	287f      	cmp	r0, #127	; 0x7f
 8005c78:	d90d      	bls.n	8005c96 <follow_path+0x182>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	f000 fc4e 	bl	800651c <ff_convert>
 8005c80:	2202      	movs	r2, #2
 8005c82:	0003      	movs	r3, r0
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8005c84:	4314      	orrs	r4, r2
 8005c86:	2800      	cmp	r0, #0
 8005c88:	d00b      	beq.n	8005ca2 <follow_path+0x18e>
 8005c8a:	4864      	ldr	r0, [pc, #400]	; (8005e1c <follow_path+0x308>)
 8005c8c:	18c0      	adds	r0, r0, r3
 8005c8e:	3880      	subs	r0, #128	; 0x80
 8005c90:	7800      	ldrb	r0, [r0, #0]
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8005c92:	2800      	cmp	r0, #0
 8005c94:	d005      	beq.n	8005ca2 <follow_path+0x18e>
	while (*str && *str != chr) str++;
 8005c96:	4b62      	ldr	r3, [pc, #392]	; (8005e20 <follow_path+0x30c>)
 8005c98:	781a      	ldrb	r2, [r3, #0]
 8005c9a:	2a00      	cmp	r2, #0
 8005c9c:	d00d      	beq.n	8005cba <follow_path+0x1a6>
 8005c9e:	4282      	cmp	r2, r0
 8005ca0:	d109      	bne.n	8005cb6 <follow_path+0x1a2>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	205f      	movs	r0, #95	; 0x5f
 8005ca6:	431c      	orrs	r4, r3
		dp->fn[i++] = (BYTE)w;
 8005ca8:	9b05      	ldr	r3, [sp, #20]
 8005caa:	18fb      	adds	r3, r7, r3
 8005cac:	3301      	adds	r3, #1
 8005cae:	77d8      	strb	r0, [r3, #31]
 8005cb0:	9b05      	ldr	r3, [sp, #20]
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	e7dd      	b.n	8005c72 <follow_path+0x15e>
	while (*str && *str != chr) str++;
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	e7ee      	b.n	8005c98 <follow_path+0x184>
				if (IsUpper(w)) {		/* ASCII large capital */
 8005cba:	0003      	movs	r3, r0
 8005cbc:	3b41      	subs	r3, #65	; 0x41
 8005cbe:	2b19      	cmp	r3, #25
 8005cc0:	d802      	bhi.n	8005cc8 <follow_path+0x1b4>
					b |= 2;
 8005cc2:	2302      	movs	r3, #2
 8005cc4:	431e      	orrs	r6, r3
 8005cc6:	e7ef      	b.n	8005ca8 <follow_path+0x194>
					if (IsLower(w)) {	/* ASCII small capital */
 8005cc8:	0003      	movs	r3, r0
 8005cca:	3b61      	subs	r3, #97	; 0x61
 8005ccc:	2b19      	cmp	r3, #25
 8005cce:	d8eb      	bhi.n	8005ca8 <follow_path+0x194>
						b |= 1; w -= 0x20;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	3820      	subs	r0, #32
 8005cd4:	431e      	orrs	r6, r3
 8005cd6:	b280      	uxth	r0, r0
 8005cd8:	e7e6      	b.n	8005ca8 <follow_path+0x194>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8005cda:	2a0f      	cmp	r2, #15
 8005cdc:	d161      	bne.n	8005da2 <follow_path+0x28e>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8005cde:	003a      	movs	r2, r7
 8005ce0:	322b      	adds	r2, #43	; 0x2b
 8005ce2:	7811      	ldrb	r1, [r2, #0]
 8005ce4:	2240      	movs	r2, #64	; 0x40
 8005ce6:	4211      	tst	r1, r2
 8005ce8:	d14b      	bne.n	8005d82 <follow_path+0x26e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8005cea:	4213      	tst	r3, r2
 8005cec:	d050      	beq.n	8005d90 <follow_path+0x27c>
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8005cee:	4393      	bics	r3, r2
						sum = dp->dir[LDIR_Chksum];
 8005cf0:	7b69      	ldrb	r1, [r5, #13]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8005cf2:	001e      	movs	r6, r3
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005cf4:	693b      	ldr	r3, [r7, #16]
						sum = dp->dir[LDIR_Chksum];
 8005cf6:	9103      	str	r1, [sp, #12]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005cfa:	7b6b      	ldrb	r3, [r5, #13]
 8005cfc:	9a03      	ldr	r2, [sp, #12]
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d148      	bne.n	8005d94 <follow_path+0x280>
	rv = rv << 8 | ptr[0];
 8005d02:	7eea      	ldrb	r2, [r5, #27]
 8005d04:	7eab      	ldrb	r3, [r5, #26]
 8005d06:	0212      	lsls	r2, r2, #8
 8005d08:	4313      	orrs	r3, r2
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8005d0a:	b21a      	sxth	r2, r3
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d141      	bne.n	8005d94 <follow_path+0x280>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005d10:	9b05      	ldr	r3, [sp, #20]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005d12:	2101      	movs	r1, #1
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005d14:	68db      	ldr	r3, [r3, #12]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005d16:	782c      	ldrb	r4, [r5, #0]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005d18:	9307      	str	r3, [sp, #28]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005d1a:	233f      	movs	r3, #63	; 0x3f
 8005d1c:	401c      	ands	r4, r3
 8005d1e:	3c01      	subs	r4, #1
 8005d20:	3b32      	subs	r3, #50	; 0x32
 8005d22:	435c      	muls	r4, r3
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005d24:	9201      	str	r2, [sp, #4]
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8005d26:	9a01      	ldr	r2, [sp, #4]
 8005d28:	4b3e      	ldr	r3, [pc, #248]	; (8005e24 <follow_path+0x310>)
 8005d2a:	5cd3      	ldrb	r3, [r2, r3]
 8005d2c:	18eb      	adds	r3, r5, r3
	rv = rv << 8 | ptr[0];
 8005d2e:	785a      	ldrb	r2, [r3, #1]
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	0212      	lsls	r2, r2, #8
 8005d34:	4313      	orrs	r3, r2
 8005d36:	9304      	str	r3, [sp, #16]
		if (wc) {
 8005d38:	2900      	cmp	r1, #0
 8005d3a:	d02d      	beq.n	8005d98 <follow_path+0x284>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005d3c:	2cfe      	cmp	r4, #254	; 0xfe
 8005d3e:	d829      	bhi.n	8005d94 <follow_path+0x280>
 8005d40:	0018      	movs	r0, r3
 8005d42:	f000 fc07 	bl	8006554 <ff_wtoupper>
 8005d46:	1c63      	adds	r3, r4, #1
 8005d48:	930a      	str	r3, [sp, #40]	; 0x28
 8005d4a:	9b07      	ldr	r3, [sp, #28]
 8005d4c:	0064      	lsls	r4, r4, #1
 8005d4e:	900b      	str	r0, [sp, #44]	; 0x2c
 8005d50:	5ae0      	ldrh	r0, [r4, r3]
 8005d52:	f000 fbff 	bl	8006554 <ff_wtoupper>
 8005d56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d58:	4283      	cmp	r3, r0
 8005d5a:	d11b      	bne.n	8005d94 <follow_path+0x280>
	rv = rv << 8 | ptr[0];
 8005d5c:	9904      	ldr	r1, [sp, #16]
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005d5e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005d60:	9b01      	ldr	r3, [sp, #4]
 8005d62:	3301      	adds	r3, #1
 8005d64:	9301      	str	r3, [sp, #4]
 8005d66:	2b0d      	cmp	r3, #13
 8005d68:	d1dd      	bne.n	8005d26 <follow_path+0x212>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8005d6a:	782b      	ldrb	r3, [r5, #0]
 8005d6c:	065b      	lsls	r3, r3, #25
 8005d6e:	d506      	bpl.n	8005d7e <follow_path+0x26a>
 8005d70:	2900      	cmp	r1, #0
 8005d72:	d004      	beq.n	8005d7e <follow_path+0x26a>
 8005d74:	9b07      	ldr	r3, [sp, #28]
 8005d76:	0064      	lsls	r4, r4, #1
 8005d78:	5ae3      	ldrh	r3, [r4, r3]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10a      	bne.n	8005d94 <follow_path+0x280>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005d7e:	3e01      	subs	r6, #1
 8005d80:	b2f6      	uxtb	r6, r6
		res = dir_next(dp, 0);	/* Next entry */
 8005d82:	0038      	movs	r0, r7
 8005d84:	f7ff fde2 	bl	800594c <dir_next.isra.0>
	} while (res == FR_OK);
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	d100      	bne.n	8005d8e <follow_path+0x27a>
 8005d8c:	e74a      	b.n	8005c24 <follow_path+0x110>
 8005d8e:	e031      	b.n	8005df4 <follow_path+0x2e0>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005d90:	42b3      	cmp	r3, r6
 8005d92:	d0b2      	beq.n	8005cfa <follow_path+0x1e6>
 8005d94:	26ff      	movs	r6, #255	; 0xff
 8005d96:	e7f4      	b.n	8005d82 <follow_path+0x26e>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005d98:	4b23      	ldr	r3, [pc, #140]	; (8005e28 <follow_path+0x314>)
 8005d9a:	9a04      	ldr	r2, [sp, #16]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d0df      	beq.n	8005d60 <follow_path+0x24c>
 8005da0:	e7f8      	b.n	8005d94 <follow_path+0x280>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005da2:	2e00      	cmp	r6, #0
 8005da4:	d10f      	bne.n	8005dc6 <follow_path+0x2b2>
 8005da6:	0029      	movs	r1, r5
 8005da8:	002a      	movs	r2, r5
	BYTE sum = 0;
 8005daa:	0033      	movs	r3, r6
 8005dac:	310b      	adds	r1, #11
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8005dae:	0858      	lsrs	r0, r3, #1
 8005db0:	01db      	lsls	r3, r3, #7
 8005db2:	4303      	orrs	r3, r0
 8005db4:	7810      	ldrb	r0, [r2, #0]
 8005db6:	3201      	adds	r2, #1
 8005db8:	181b      	adds	r3, r3, r0
 8005dba:	b2db      	uxtb	r3, r3
	} while (--n);
 8005dbc:	428a      	cmp	r2, r1
 8005dbe:	d1f6      	bne.n	8005dae <follow_path+0x29a>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005dc0:	9a03      	ldr	r2, [sp, #12]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d025      	beq.n	8005e12 <follow_path+0x2fe>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005dc6:	003b      	movs	r3, r7
 8005dc8:	332b      	adds	r3, #43	; 0x2b
 8005dca:	781a      	ldrb	r2, [r3, #0]
 8005dcc:	2301      	movs	r3, #1
 8005dce:	0010      	movs	r0, r2
 8005dd0:	4018      	ands	r0, r3
 8005dd2:	421a      	tst	r2, r3
 8005dd4:	d000      	beq.n	8005dd8 <follow_path+0x2c4>
 8005dd6:	e73b      	b.n	8005c50 <follow_path+0x13c>
 8005dd8:	0003      	movs	r3, r0
		r = *d++ - *s++;
 8005dda:	9908      	ldr	r1, [sp, #32]
 8005ddc:	5cea      	ldrb	r2, [r5, r3]
 8005dde:	5cc9      	ldrb	r1, [r1, r3]
 8005de0:	1a52      	subs	r2, r2, r1
	} while (--cnt && r == 0);
 8005de2:	2b0a      	cmp	r3, #10
 8005de4:	d003      	beq.n	8005dee <follow_path+0x2da>
 8005de6:	3301      	adds	r3, #1
 8005de8:	2a00      	cmp	r2, #0
 8005dea:	d0f6      	beq.n	8005dda <follow_path+0x2c6>
 8005dec:	e730      	b.n	8005c50 <follow_path+0x13c>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005dee:	2a00      	cmp	r2, #0
 8005df0:	d000      	beq.n	8005df4 <follow_path+0x2e0>
 8005df2:	e72d      	b.n	8005c50 <follow_path+0x13c>
			ns = dp->fn[NSFLAG];
 8005df4:	003b      	movs	r3, r7
 8005df6:	332b      	adds	r3, #43	; 0x2b
 8005df8:	781b      	ldrb	r3, [r3, #0]
			if (res != FR_OK) {				/* Failed to find the object */
 8005dfa:	2800      	cmp	r0, #0
 8005dfc:	d016      	beq.n	8005e2c <follow_path+0x318>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8005dfe:	2804      	cmp	r0, #4
 8005e00:	d000      	beq.n	8005e04 <follow_path+0x2f0>
 8005e02:	e6a1      	b.n	8005b48 <follow_path+0x34>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005e04:	4203      	tst	r3, r0
 8005e06:	d000      	beq.n	8005e0a <follow_path+0x2f6>
 8005e08:	e69e      	b.n	8005b48 <follow_path+0x34>
 8005e0a:	3001      	adds	r0, #1
 8005e0c:	e69c      	b.n	8005b48 <follow_path+0x34>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005e0e:	2004      	movs	r0, #4
 8005e10:	e7f0      	b.n	8005df4 <follow_path+0x2e0>
		res = move_window(fs, dp->sect);
 8005e12:	2000      	movs	r0, #0
 8005e14:	e7ee      	b.n	8005df4 <follow_path+0x2e0>
 8005e16:	46c0      	nop			; (mov r8, r8)
 8005e18:	08007630 	.word	0x08007630
 8005e1c:	08007640 	.word	0x08007640
 8005e20:	08007639 	.word	0x08007639
 8005e24:	080076c0 	.word	0x080076c0
 8005e28:	0000ffff 	.word	0x0000ffff
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005e2c:	2204      	movs	r2, #4
 8005e2e:	4213      	tst	r3, r2
 8005e30:	d000      	beq.n	8005e34 <follow_path+0x320>
 8005e32:	e689      	b.n	8005b48 <follow_path+0x34>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8005e34:	79bb      	ldrb	r3, [r7, #6]
 8005e36:	06db      	lsls	r3, r3, #27
 8005e38:	d56d      	bpl.n	8005f16 <follow_path+0x402>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	9906      	ldr	r1, [sp, #24]
 8005e3e:	05db      	lsls	r3, r3, #23
 8005e40:	0ddb      	lsrs	r3, r3, #23
 8005e42:	312c      	adds	r1, #44	; 0x2c
 8005e44:	18c9      	adds	r1, r1, r3
 8005e46:	9b06      	ldr	r3, [sp, #24]
 8005e48:	7818      	ldrb	r0, [r3, #0]
 8005e4a:	f7ff fb8d 	bl	8005568 <ld_clust.isra.0>
 8005e4e:	60b8      	str	r0, [r7, #8]
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8005e50:	2500      	movs	r5, #0
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	9303      	str	r3, [sp, #12]
		w = p[si++];					/* Get a character */
 8005e58:	9b02      	ldr	r3, [sp, #8]
 8005e5a:	1c6c      	adds	r4, r5, #1
 8005e5c:	5d58      	ldrb	r0, [r3, r5]
		if (w < ' ') break;				/* Break if end of the path name */
 8005e5e:	281f      	cmp	r0, #31
 8005e60:	d90c      	bls.n	8005e7c <follow_path+0x368>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8005e62:	282f      	cmp	r0, #47	; 0x2f
 8005e64:	d002      	beq.n	8005e6c <follow_path+0x358>
 8005e66:	285c      	cmp	r0, #92	; 0x5c
 8005e68:	d000      	beq.n	8005e6c <follow_path+0x358>
 8005e6a:	e675      	b.n	8005b58 <follow_path+0x44>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8005e6c:	9b02      	ldr	r3, [sp, #8]
 8005e6e:	5d1b      	ldrb	r3, [r3, r4]
 8005e70:	2b2f      	cmp	r3, #47	; 0x2f
 8005e72:	d100      	bne.n	8005e76 <follow_path+0x362>
 8005e74:	e66e      	b.n	8005b54 <follow_path+0x40>
 8005e76:	2b5c      	cmp	r3, #92	; 0x5c
 8005e78:	d100      	bne.n	8005e7c <follow_path+0x368>
 8005e7a:	e66b      	b.n	8005b54 <follow_path+0x40>
	*path = &p[si];						/* Return pointer to the next segment */
 8005e7c:	9b02      	ldr	r3, [sp, #8]
 8005e7e:	191b      	adds	r3, r3, r4
 8005e80:	9302      	str	r3, [sp, #8]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8005e82:	2404      	movs	r4, #4
 8005e84:	281f      	cmp	r0, #31
 8005e86:	d900      	bls.n	8005e8a <follow_path+0x376>
 8005e88:	2400      	movs	r4, #0
		w = lfn[di - 1];
 8005e8a:	9b03      	ldr	r3, [sp, #12]
 8005e8c:	1e99      	subs	r1, r3, #2
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8005e8e:	006b      	lsls	r3, r5, #1
 8005e90:	2d00      	cmp	r5, #0
 8005e92:	d000      	beq.n	8005e96 <follow_path+0x382>
 8005e94:	e678      	b.n	8005b88 <follow_path+0x74>
	lfn[di] = 0;						/* LFN is created */
 8005e96:	2200      	movs	r2, #0
 8005e98:	9903      	ldr	r1, [sp, #12]
 8005e9a:	52ca      	strh	r2, [r1, r3]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8005e9c:	4295      	cmp	r5, r2
 8005e9e:	d100      	bne.n	8005ea2 <follow_path+0x38e>
 8005ea0:	e66b      	b.n	8005b7a <follow_path+0x66>
void mem_set (void* dst, int val, UINT cnt) {
 8005ea2:	003b      	movs	r3, r7
 8005ea4:	003a      	movs	r2, r7
 8005ea6:	3320      	adds	r3, #32
 8005ea8:	9308      	str	r3, [sp, #32]
 8005eaa:	322b      	adds	r2, #43	; 0x2b
		*d++ = (BYTE)val;
 8005eac:	2120      	movs	r1, #32
 8005eae:	7019      	strb	r1, [r3, #0]
	} while (--cnt);
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d1fa      	bne.n	8005eac <follow_path+0x398>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	9903      	ldr	r1, [sp, #12]
 8005eba:	005a      	lsls	r2, r3, #1
 8005ebc:	5a8a      	ldrh	r2, [r1, r2]
 8005ebe:	2a20      	cmp	r2, #32
 8005ec0:	d100      	bne.n	8005ec4 <follow_path+0x3b0>
 8005ec2:	e669      	b.n	8005b98 <follow_path+0x84>
 8005ec4:	2a2e      	cmp	r2, #46	; 0x2e
 8005ec6:	d100      	bne.n	8005eca <follow_path+0x3b6>
 8005ec8:	e666      	b.n	8005b98 <follow_path+0x84>
	if (si) cf |= NS_LOSS | NS_LFN;
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <follow_path+0x3be>
 8005ece:	2203      	movs	r2, #3
 8005ed0:	4314      	orrs	r4, r2
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8005ed2:	9a03      	ldr	r2, [sp, #12]
 8005ed4:	1e91      	subs	r1, r2, #2
 8005ed6:	006a      	lsls	r2, r5, #1
 8005ed8:	5a8a      	ldrh	r2, [r1, r2]
 8005eda:	2a2e      	cmp	r2, #46	; 0x2e
 8005edc:	d002      	beq.n	8005ee4 <follow_path+0x3d0>
 8005ede:	3d01      	subs	r5, #1
 8005ee0:	2d00      	cmp	r5, #0
 8005ee2:	d1f8      	bne.n	8005ed6 <follow_path+0x3c2>
		dp->fn[i++] = (BYTE)w;
 8005ee4:	2208      	movs	r2, #8
 8005ee6:	9201      	str	r2, [sp, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	0016      	movs	r6, r2
 8005eec:	9205      	str	r2, [sp, #20]
		w = lfn[si++];					/* Get an LFN character */
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	9204      	str	r2, [sp, #16]
 8005ef2:	9a03      	ldr	r2, [sp, #12]
 8005ef4:	005b      	lsls	r3, r3, #1
 8005ef6:	5a98      	ldrh	r0, [r3, r2]
		if (!w) break;					/* Break on end of the LFN */
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	d100      	bne.n	8005efe <follow_path+0x3ea>
 8005efc:	e660      	b.n	8005bc0 <follow_path+0xac>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8005efe:	2820      	cmp	r0, #32
 8005f00:	d005      	beq.n	8005f0e <follow_path+0x3fa>
 8005f02:	282e      	cmp	r0, #46	; 0x2e
 8005f04:	d000      	beq.n	8005f08 <follow_path+0x3f4>
 8005f06:	e649      	b.n	8005b9c <follow_path+0x88>
 8005f08:	9b04      	ldr	r3, [sp, #16]
 8005f0a:	42ab      	cmp	r3, r5
 8005f0c:	d005      	beq.n	8005f1a <follow_path+0x406>
			cf |= NS_LOSS | NS_LFN; continue;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	431c      	orrs	r4, r3
		dp->fn[i++] = (BYTE)w;
 8005f12:	9b04      	ldr	r3, [sp, #16]
 8005f14:	e7eb      	b.n	8005eee <follow_path+0x3da>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005f16:	2005      	movs	r0, #5
	return res;
 8005f18:	e616      	b.n	8005b48 <follow_path+0x34>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8005f1a:	9b05      	ldr	r3, [sp, #20]
 8005f1c:	9a01      	ldr	r2, [sp, #4]
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d200      	bcs.n	8005f24 <follow_path+0x410>
 8005f22:	e642      	b.n	8005baa <follow_path+0x96>
			if (ni == 11) {				/* Long extension */
 8005f24:	0013      	movs	r3, r2
 8005f26:	e641      	b.n	8005bac <follow_path+0x98>

08005f28 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8005f28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f2a:	9001      	str	r0, [sp, #4]
	FRESULT res;
	const TCHAR *rp = path;


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8005f2c:	a803      	add	r0, sp, #12
{
 8005f2e:	0014      	movs	r4, r2
 8005f30:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8005f32:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 8005f34:	f7ff fae4 	bl	8005500 <get_ldnumber>
 8005f38:	0003      	movs	r3, r0
	if (vol < 0) return FR_INVALID_DRIVE;
 8005f3a:	200b      	movs	r0, #11
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	db15      	blt.n	8005f6c <f_mount+0x44>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005f40:	490b      	ldr	r1, [pc, #44]	; (8005f70 <f_mount+0x48>)
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	585a      	ldr	r2, [r3, r1]

	if (cfs) {
 8005f46:	2a00      	cmp	r2, #0
 8005f48:	d001      	beq.n	8005f4e <f_mount+0x26>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005f4a:	2000      	movs	r0, #0
 8005f4c:	7010      	strb	r0, [r2, #0]
	}

	if (fs) {
 8005f4e:	9a01      	ldr	r2, [sp, #4]
 8005f50:	2a00      	cmp	r2, #0
 8005f52:	d001      	beq.n	8005f58 <f_mount+0x30>
		fs->fs_type = 0;				/* Clear new fs object */
 8005f54:	2000      	movs	r0, #0
 8005f56:	7010      	strb	r0, [r2, #0]
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005f58:	1e10      	subs	r0, r2, #0
	FatFs[vol] = fs;					/* Register new fs object */
 8005f5a:	50ca      	str	r2, [r1, r3]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005f5c:	d006      	beq.n	8005f6c <f_mount+0x44>
 8005f5e:	2000      	movs	r0, #0
 8005f60:	2c01      	cmp	r4, #1
 8005f62:	d103      	bne.n	8005f6c <f_mount+0x44>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8005f64:	4668      	mov	r0, sp
 8005f66:	a901      	add	r1, sp, #4
 8005f68:	f7ff fb68 	bl	800563c <find_volume.isra.0>
	LEAVE_FF(fs, res);
}
 8005f6c:	b004      	add	sp, #16
 8005f6e:	bd10      	pop	{r4, pc}
 8005f70:	20000924 	.word	0x20000924

08005f74 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8005f74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f76:	b091      	sub	sp, #68	; 0x44
 8005f78:	0005      	movs	r5, r0
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8005f7a:	2409      	movs	r4, #9
{
 8005f7c:	9101      	str	r1, [sp, #4]
 8005f7e:	9200      	str	r2, [sp, #0]
	if (!fp) return FR_INVALID_OBJECT;
 8005f80:	2800      	cmp	r0, #0
 8005f82:	d030      	beq.n	8005fe6 <f_open+0x72>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
	res = find_volume(&path, &fs, mode);
 8005f84:	a902      	add	r1, sp, #8
 8005f86:	a801      	add	r0, sp, #4
 8005f88:	f7ff fb58 	bl	800563c <find_volume.isra.0>
 8005f8c:	1e04      	subs	r4, r0, #0
	if (res == FR_OK) {
 8005f8e:	d12e      	bne.n	8005fee <f_open+0x7a>
		dj.obj.fs = fs;
 8005f90:	9b02      	ldr	r3, [sp, #8]
 8005f92:	ae03      	add	r6, sp, #12
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8005f94:	0030      	movs	r0, r6
 8005f96:	9901      	ldr	r1, [sp, #4]
		dj.obj.fs = fs;
 8005f98:	9303      	str	r3, [sp, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8005f9a:	f7ff fdbb 	bl	8005b14 <follow_path>
 8005f9e:	1e04      	subs	r4, r0, #0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
			if (!fp->obj.lockid) res = FR_INT_ERR;
#endif
		}
#else		/* R/O configuration */
		if (res == FR_OK) {
 8005fa0:	d125      	bne.n	8005fee <f_open+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8005fa2:	2337      	movs	r3, #55	; 0x37
 8005fa4:	446b      	add	r3, sp
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	2b7f      	cmp	r3, #127	; 0x7f
 8005faa:	d81f      	bhi.n	8005fec <f_open+0x78>
				res = FR_INVALID_NAME;
			} else {
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8005fac:	79b2      	ldrb	r2, [r6, #6]
 8005fae:	2310      	movs	r3, #16
 8005fb0:	0014      	movs	r4, r2
 8005fb2:	401c      	ands	r4, r3
 8005fb4:	421a      	tst	r2, r3
 8005fb6:	d11d      	bne.n	8005ff4 <f_open+0x80>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8005fb8:	9f02      	ldr	r7, [sp, #8]
 8005fba:	69f6      	ldr	r6, [r6, #28]
 8005fbc:	7838      	ldrb	r0, [r7, #0]
 8005fbe:	0031      	movs	r1, r6
 8005fc0:	f7ff fad2 	bl	8005568 <ld_clust.isra.0>
 8005fc4:	60a8      	str	r0, [r5, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8005fc6:	0030      	movs	r0, r6
 8005fc8:	301c      	adds	r0, #28
 8005fca:	f7ff fa6d 	bl	80054a8 <ld_dword>
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8005fce:	2201      	movs	r2, #1
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8005fd0:	60e8      	str	r0, [r5, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8005fd2:	622c      	str	r4, [r5, #32]
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8005fd4:	602f      	str	r7, [r5, #0]
			fp->obj.id = fs->id;
 8005fd6:	88fb      	ldrh	r3, [r7, #6]
			fp->flag = mode;		/* Set file access mode */
			fp->err = 0;			/* Clear error flag */
 8005fd8:	746c      	strb	r4, [r5, #17]
			fp->obj.id = fs->id;
 8005fda:	80ab      	strh	r3, [r5, #4]
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8005fdc:	9b00      	ldr	r3, [sp, #0]
			fp->sect = 0;			/* Invalidate current data sector */
 8005fde:	61ec      	str	r4, [r5, #28]
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8005fe0:	4013      	ands	r3, r2
			fp->flag = mode;		/* Set file access mode */
 8005fe2:	742b      	strb	r3, [r5, #16]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8005fe4:	616c      	str	r4, [r5, #20]
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */

	LEAVE_FF(fs, res);
}
 8005fe6:	0020      	movs	r0, r4
 8005fe8:	b011      	add	sp, #68	; 0x44
 8005fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
				res = FR_INVALID_NAME;
 8005fec:	2406      	movs	r4, #6
	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8005fee:	2300      	movs	r3, #0
 8005ff0:	602b      	str	r3, [r5, #0]
 8005ff2:	e7f8      	b.n	8005fe6 <f_open+0x72>
					res = FR_NO_FILE;
 8005ff4:	2404      	movs	r4, #4
 8005ff6:	e7fa      	b.n	8005fee <f_open+0x7a>

08005ff8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8005ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ffa:	b089      	sub	sp, #36	; 0x24
 8005ffc:	9304      	str	r3, [sp, #16]
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8005ffe:	2300      	movs	r3, #0
{
 8006000:	0015      	movs	r5, r2
	*br = 0;	/* Clear read byte counter */
 8006002:	9a04      	ldr	r2, [sp, #16]
{
 8006004:	9102      	str	r1, [sp, #8]
	*br = 0;	/* Clear read byte counter */
 8006006:	6013      	str	r3, [r2, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006008:	a907      	add	r1, sp, #28
{
 800600a:	0004      	movs	r4, r0
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800600c:	f7ff fa8e 	bl	800552c <validate>
 8006010:	9000      	str	r0, [sp, #0]
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006012:	2800      	cmp	r0, #0
 8006014:	d127      	bne.n	8006066 <f_read+0x6e>
 8006016:	7c63      	ldrb	r3, [r4, #17]
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d123      	bne.n	8006066 <f_read+0x6e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800601e:	7c22      	ldrb	r2, [r4, #16]
 8006020:	3301      	adds	r3, #1
 8006022:	0011      	movs	r1, r2
 8006024:	4019      	ands	r1, r3
 8006026:	9105      	str	r1, [sp, #20]
 8006028:	421a      	tst	r2, r3
 800602a:	d100      	bne.n	800602e <f_read+0x36>
 800602c:	e084      	b.n	8006138 <f_read+0x140>
	remain = fp->obj.objsize - fp->fptr;
 800602e:	68e3      	ldr	r3, [r4, #12]
 8006030:	6962      	ldr	r2, [r4, #20]
 8006032:	1a9f      	subs	r7, r3, r2
 8006034:	42af      	cmp	r7, r5
 8006036:	d900      	bls.n	800603a <f_read+0x42>
 8006038:	002f      	movs	r7, r5
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
 800603a:	2f00      	cmp	r7, #0
 800603c:	d013      	beq.n	8006066 <f_read+0x6e>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800603e:	6961      	ldr	r1, [r4, #20]
 8006040:	05cb      	lsls	r3, r1, #23
 8006042:	d164      	bne.n	800610e <f_read+0x116>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8006044:	0a4a      	lsrs	r2, r1, #9
 8006046:	0010      	movs	r0, r2
 8006048:	9b07      	ldr	r3, [sp, #28]
 800604a:	895b      	ldrh	r3, [r3, #10]
 800604c:	3b01      	subs	r3, #1
 800604e:	4018      	ands	r0, r3
 8006050:	9003      	str	r0, [sp, #12]
			if (csect == 0) {					/* On the cluster boundary? */
 8006052:	421a      	tst	r2, r3
 8006054:	d11e      	bne.n	8006094 <f_read+0x9c>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8006056:	2900      	cmp	r1, #0
 8006058:	d108      	bne.n	800606c <f_read+0x74>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800605a:	68a0      	ldr	r0, [r4, #8]
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800605c:	2801      	cmp	r0, #1
 800605e:	d811      	bhi.n	8006084 <f_read+0x8c>
 8006060:	2002      	movs	r0, #2
 8006062:	7460      	strb	r0, [r4, #17]
 8006064:	9000      	str	r0, [sp, #0]
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 8006066:	9800      	ldr	r0, [sp, #0]
 8006068:	b009      	add	sp, #36	; 0x24
 800606a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if (fp->cltbl) {
 800606c:	6a23      	ldr	r3, [r4, #32]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <f_read+0x82>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006072:	0020      	movs	r0, r4
 8006074:	f7ff fa2f 	bl	80054d6 <clmt_clust>
 8006078:	e7f0      	b.n	800605c <f_read+0x64>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800607a:	69a1      	ldr	r1, [r4, #24]
 800607c:	6820      	ldr	r0, [r4, #0]
 800607e:	f7ff fc05 	bl	800588c <get_fat.isra.0>
 8006082:	e7eb      	b.n	800605c <f_read+0x64>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006084:	1c43      	adds	r3, r0, #1
 8006086:	d104      	bne.n	8006092 <f_read+0x9a>
 8006088:	2301      	movs	r3, #1
 800608a:	7463      	strb	r3, [r4, #17]
 800608c:	9b05      	ldr	r3, [sp, #20]
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800608e:	9300      	str	r3, [sp, #0]
 8006090:	e7e9      	b.n	8006066 <f_read+0x6e>
				fp->clust = clst;				/* Update current cluster */
 8006092:	61a0      	str	r0, [r4, #24]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8006094:	9b07      	ldr	r3, [sp, #28]
 8006096:	69a1      	ldr	r1, [r4, #24]
 8006098:	0018      	movs	r0, r3
 800609a:	9301      	str	r3, [sp, #4]
 800609c:	f7ff fa0f 	bl	80054be <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 80060a0:	2800      	cmp	r0, #0
 80060a2:	d0dd      	beq.n	8006060 <f_read+0x68>
			sect += csect;
 80060a4:	9b03      	ldr	r3, [sp, #12]
 80060a6:	181e      	adds	r6, r3, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 80060a8:	2380      	movs	r3, #128	; 0x80
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	429f      	cmp	r7, r3
 80060ae:	d320      	bcc.n	80060f2 <f_read+0xfa>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80060b0:	9b01      	ldr	r3, [sp, #4]
 80060b2:	9a03      	ldr	r2, [sp, #12]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80060b4:	0a7d      	lsrs	r5, r7, #9
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80060b6:	895b      	ldrh	r3, [r3, #10]
 80060b8:	1952      	adds	r2, r2, r5
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d901      	bls.n	80060c2 <f_read+0xca>
					cc = fs->csize - csect;
 80060be:	9a03      	ldr	r2, [sp, #12]
 80060c0:	1a9d      	subs	r5, r3, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80060c2:	9b01      	ldr	r3, [sp, #4]
 80060c4:	0032      	movs	r2, r6
 80060c6:	7858      	ldrb	r0, [r3, #1]
 80060c8:	9902      	ldr	r1, [sp, #8]
 80060ca:	002b      	movs	r3, r5
 80060cc:	f7ff f9de 	bl	800548c <disk_read>
 80060d0:	2800      	cmp	r0, #0
 80060d2:	d1d9      	bne.n	8006088 <f_read+0x90>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80060d4:	026d      	lsls	r5, r5, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80060d6:	9b02      	ldr	r3, [sp, #8]
 80060d8:	9a04      	ldr	r2, [sp, #16]
 80060da:	195b      	adds	r3, r3, r5
 80060dc:	9302      	str	r3, [sp, #8]
 80060de:	6963      	ldr	r3, [r4, #20]
 80060e0:	1b7f      	subs	r7, r7, r5
 80060e2:	195b      	adds	r3, r3, r5
 80060e4:	6163      	str	r3, [r4, #20]
 80060e6:	9b04      	ldr	r3, [sp, #16]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	9301      	str	r3, [sp, #4]
 80060ec:	195b      	adds	r3, r3, r5
 80060ee:	6013      	str	r3, [r2, #0]
 80060f0:	e7a3      	b.n	800603a <f_read+0x42>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80060f2:	69e3      	ldr	r3, [r4, #28]
 80060f4:	42b3      	cmp	r3, r6
 80060f6:	d009      	beq.n	800610c <f_read+0x114>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80060f8:	0021      	movs	r1, r4
 80060fa:	9b01      	ldr	r3, [sp, #4]
 80060fc:	0032      	movs	r2, r6
 80060fe:	7858      	ldrb	r0, [r3, #1]
 8006100:	3124      	adds	r1, #36	; 0x24
 8006102:	2301      	movs	r3, #1
 8006104:	f7ff f9c2 	bl	800548c <disk_read>
 8006108:	2800      	cmp	r0, #0
 800610a:	d1bd      	bne.n	8006088 <f_read+0x90>
			fp->sect = sect;
 800610c:	61e6      	str	r6, [r4, #28]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800610e:	2280      	movs	r2, #128	; 0x80
 8006110:	6963      	ldr	r3, [r4, #20]
 8006112:	0092      	lsls	r2, r2, #2
 8006114:	05db      	lsls	r3, r3, #23
 8006116:	0ddb      	lsrs	r3, r3, #23
 8006118:	003d      	movs	r5, r7
 800611a:	1ad2      	subs	r2, r2, r3
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800611c:	4297      	cmp	r7, r2
 800611e:	d900      	bls.n	8006122 <f_read+0x12a>
 8006120:	0015      	movs	r5, r2
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8006122:	0022      	movs	r2, r4
 8006124:	3224      	adds	r2, #36	; 0x24
 8006126:	18d3      	adds	r3, r2, r3
	if (cnt) {
 8006128:	2200      	movs	r2, #0
			*d++ = *s++;
 800612a:	5c99      	ldrb	r1, [r3, r2]
 800612c:	9802      	ldr	r0, [sp, #8]
 800612e:	5481      	strb	r1, [r0, r2]
		} while (--cnt);
 8006130:	3201      	adds	r2, #1
 8006132:	4295      	cmp	r5, r2
 8006134:	d1f9      	bne.n	800612a <f_read+0x132>
 8006136:	e7ce      	b.n	80060d6 <f_read+0xde>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8006138:	2307      	movs	r3, #7
 800613a:	e7a8      	b.n	800608e <f_read+0x96>

0800613c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800613c:	b513      	push	{r0, r1, r4, lr}
#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
	if (res == FR_OK)
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800613e:	a901      	add	r1, sp, #4
{
 8006140:	0004      	movs	r4, r0
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8006142:	f7ff f9f3 	bl	800552c <validate>
		if (res == FR_OK) {
 8006146:	2800      	cmp	r0, #0
 8006148:	d100      	bne.n	800614c <f_close+0x10>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800614a:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 800614c:	bd16      	pop	{r1, r2, r4, pc}

0800614e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800614e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006150:	b087      	sub	sp, #28
 8006152:	000f      	movs	r7, r1
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8006154:	a905      	add	r1, sp, #20
{
 8006156:	0004      	movs	r4, r0
	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8006158:	f7ff f9e8 	bl	800552c <validate>
 800615c:	9000      	str	r0, [sp, #0]
	if (res == FR_OK) res = (FRESULT)fp->err;
 800615e:	2800      	cmp	r0, #0
 8006160:	d11e      	bne.n	80061a0 <f_lseek+0x52>
 8006162:	7c63      	ldrb	r3, [r4, #17]
 8006164:	9300      	str	r3, [sp, #0]
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8006166:	2b00      	cmp	r3, #0
 8006168:	d11a      	bne.n	80061a0 <f_lseek+0x52>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800616a:	6a25      	ldr	r5, [r4, #32]
 800616c:	2d00      	cmp	r5, #0
 800616e:	d063      	beq.n	8006238 <f_lseek+0xea>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8006170:	1c7b      	adds	r3, r7, #1
 8006172:	d137      	bne.n	80061e4 <f_lseek+0x96>
			tbl = fp->cltbl;
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8006174:	cd08      	ldmia	r5!, {r3}
			cl = fp->obj.sclust;		/* Origin of the chain */
 8006176:	68a7      	ldr	r7, [r4, #8]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8006178:	2602      	movs	r6, #2
 800617a:	9302      	str	r3, [sp, #8]
			if (cl) {
 800617c:	2f00      	cmp	r7, #0
 800617e:	d028      	beq.n	80061d2 <f_lseek+0x84>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8006180:	2300      	movs	r3, #0
 8006182:	0038      	movs	r0, r7
 8006184:	9301      	str	r3, [sp, #4]
					do {
						pcl = cl; ncl++;
 8006186:	9b01      	ldr	r3, [sp, #4]
						cl = get_fat(&fp->obj, cl);
 8006188:	0001      	movs	r1, r0
						pcl = cl; ncl++;
 800618a:	3301      	adds	r3, #1
 800618c:	9003      	str	r0, [sp, #12]
						cl = get_fat(&fp->obj, cl);
 800618e:	6820      	ldr	r0, [r4, #0]
						pcl = cl; ncl++;
 8006190:	9301      	str	r3, [sp, #4]
						cl = get_fat(&fp->obj, cl);
 8006192:	f7ff fb7b 	bl	800588c <get_fat.isra.0>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8006196:	2801      	cmp	r0, #1
 8006198:	d807      	bhi.n	80061aa <f_lseek+0x5c>
 800619a:	2002      	movs	r0, #2
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800619c:	7460      	strb	r0, [r4, #17]
 800619e:	9000      	str	r0, [sp, #0]
			fp->sect = nsect;
		}
	}

	LEAVE_FF(fs, res);
}
 80061a0:	9800      	ldr	r0, [sp, #0]
 80061a2:	b007      	add	sp, #28
 80061a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061a6:	0007      	movs	r7, r0
 80061a8:	e7ea      	b.n	8006180 <f_lseek+0x32>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80061aa:	1c43      	adds	r3, r0, #1
 80061ac:	d101      	bne.n	80061b2 <f_lseek+0x64>
 80061ae:	2001      	movs	r0, #1
 80061b0:	e7f4      	b.n	800619c <f_lseek+0x4e>
					} while (cl == pcl + 1);
 80061b2:	9b03      	ldr	r3, [sp, #12]
 80061b4:	3301      	adds	r3, #1
 80061b6:	4283      	cmp	r3, r0
 80061b8:	d0e5      	beq.n	8006186 <f_lseek+0x38>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80061ba:	9b02      	ldr	r3, [sp, #8]
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80061bc:	3602      	adds	r6, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80061be:	42b3      	cmp	r3, r6
 80061c0:	d303      	bcc.n	80061ca <f_lseek+0x7c>
						*tbl++ = ncl; *tbl++ = tcl;
 80061c2:	9b01      	ldr	r3, [sp, #4]
 80061c4:	606f      	str	r7, [r5, #4]
 80061c6:	602b      	str	r3, [r5, #0]
 80061c8:	3508      	adds	r5, #8
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80061ca:	9b05      	ldr	r3, [sp, #20]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	4283      	cmp	r3, r0
 80061d0:	d8e9      	bhi.n	80061a6 <f_lseek+0x58>
			*fp->cltbl = ulen;	/* Number of items used */
 80061d2:	6a23      	ldr	r3, [r4, #32]
 80061d4:	601e      	str	r6, [r3, #0]
			if (ulen <= tlen) {
 80061d6:	9b02      	ldr	r3, [sp, #8]
 80061d8:	429e      	cmp	r6, r3
 80061da:	d900      	bls.n	80061de <f_lseek+0x90>
 80061dc:	e080      	b.n	80062e0 <f_lseek+0x192>
				*tbl = 0;		/* Terminate table */
 80061de:	2300      	movs	r3, #0
 80061e0:	602b      	str	r3, [r5, #0]
 80061e2:	e7dd      	b.n	80061a0 <f_lseek+0x52>
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80061e4:	68e6      	ldr	r6, [r4, #12]
 80061e6:	42be      	cmp	r6, r7
 80061e8:	d900      	bls.n	80061ec <f_lseek+0x9e>
 80061ea:	003e      	movs	r6, r7
			fp->fptr = ofs;				/* Set file pointer */
 80061ec:	6166      	str	r6, [r4, #20]
			if (ofs) {
 80061ee:	2e00      	cmp	r6, #0
 80061f0:	d0d6      	beq.n	80061a0 <f_lseek+0x52>
				fp->clust = clmt_clust(fp, ofs - 1);
 80061f2:	1e75      	subs	r5, r6, #1
 80061f4:	0029      	movs	r1, r5
 80061f6:	0020      	movs	r0, r4
 80061f8:	f7ff f96d 	bl	80054d6 <clmt_clust>
				dsc = clust2sect(fs, fp->clust);
 80061fc:	9f05      	ldr	r7, [sp, #20]
				fp->clust = clmt_clust(fp, ofs - 1);
 80061fe:	0001      	movs	r1, r0
 8006200:	61a0      	str	r0, [r4, #24]
				dsc = clust2sect(fs, fp->clust);
 8006202:	0038      	movs	r0, r7
 8006204:	f7ff f95b 	bl	80054be <clust2sect>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8006208:	2800      	cmp	r0, #0
 800620a:	d0c6      	beq.n	800619a <f_lseek+0x4c>
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800620c:	05f6      	lsls	r6, r6, #23
 800620e:	d0c7      	beq.n	80061a0 <f_lseek+0x52>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8006210:	897b      	ldrh	r3, [r7, #10]
 8006212:	0a6d      	lsrs	r5, r5, #9
 8006214:	3b01      	subs	r3, #1
 8006216:	401d      	ands	r5, r3
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8006218:	69e3      	ldr	r3, [r4, #28]
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800621a:	182d      	adds	r5, r5, r0
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800621c:	42ab      	cmp	r3, r5
 800621e:	d0bf      	beq.n	80061a0 <f_lseek+0x52>
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8006220:	7878      	ldrb	r0, [r7, #1]
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8006222:	0021      	movs	r1, r4
 8006224:	2301      	movs	r3, #1
 8006226:	002a      	movs	r2, r5
 8006228:	3124      	adds	r1, #36	; 0x24
 800622a:	f7ff f92f 	bl	800548c <disk_read>
 800622e:	9000      	str	r0, [sp, #0]
 8006230:	2800      	cmp	r0, #0
 8006232:	d1bc      	bne.n	80061ae <f_lseek+0x60>
			fp->sect = nsect;
 8006234:	61e5      	str	r5, [r4, #28]
 8006236:	e7b3      	b.n	80061a0 <f_lseek+0x52>
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8006238:	68e5      	ldr	r5, [r4, #12]
 800623a:	42bd      	cmp	r5, r7
 800623c:	d900      	bls.n	8006240 <f_lseek+0xf2>
 800623e:	003d      	movs	r5, r7
		fp->fptr = nsect = 0;
 8006240:	2200      	movs	r2, #0
		ifptr = fp->fptr;
 8006242:	6967      	ldr	r7, [r4, #20]
		fp->fptr = nsect = 0;
 8006244:	6162      	str	r2, [r4, #20]
		if (ofs) {
 8006246:	4295      	cmp	r5, r2
 8006248:	d0aa      	beq.n	80061a0 <f_lseek+0x52>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800624a:	9b05      	ldr	r3, [sp, #20]
 800624c:	895e      	ldrh	r6, [r3, #10]
 800624e:	0276      	lsls	r6, r6, #9
			if (ifptr > 0 &&
 8006250:	2f00      	cmp	r7, #0
 8006252:	d01f      	beq.n	8006294 <f_lseek+0x146>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8006254:	0031      	movs	r1, r6
 8006256:	1e68      	subs	r0, r5, #1
 8006258:	f7f9 ff7c 	bl	8000154 <__udivsi3>
 800625c:	3f01      	subs	r7, #1
 800625e:	9001      	str	r0, [sp, #4]
 8006260:	0031      	movs	r1, r6
 8006262:	0038      	movs	r0, r7
 8006264:	f7f9 ff76 	bl	8000154 <__udivsi3>
			if (ifptr > 0 &&
 8006268:	9b01      	ldr	r3, [sp, #4]
 800626a:	4283      	cmp	r3, r0
 800626c:	d312      	bcc.n	8006294 <f_lseek+0x146>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800626e:	4273      	negs	r3, r6
 8006270:	403b      	ands	r3, r7
				clst = fp->clust;
 8006272:	69a1      	ldr	r1, [r4, #24]
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8006274:	6163      	str	r3, [r4, #20]
				ofs -= fp->fptr;
 8006276:	1aed      	subs	r5, r5, r3
			if (clst != 0) {
 8006278:	2900      	cmp	r1, #0
 800627a:	d121      	bne.n	80062c0 <f_lseek+0x172>
		fp->fptr = nsect = 0;
 800627c:	2500      	movs	r5, #0
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800627e:	6963      	ldr	r3, [r4, #20]
 8006280:	05db      	lsls	r3, r3, #23
 8006282:	d100      	bne.n	8006286 <f_lseek+0x138>
 8006284:	e78c      	b.n	80061a0 <f_lseek+0x52>
 8006286:	69e3      	ldr	r3, [r4, #28]
 8006288:	42ab      	cmp	r3, r5
 800628a:	d100      	bne.n	800628e <f_lseek+0x140>
 800628c:	e788      	b.n	80061a0 <f_lseek+0x52>
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800628e:	9b05      	ldr	r3, [sp, #20]
 8006290:	7858      	ldrb	r0, [r3, #1]
 8006292:	e7c6      	b.n	8006222 <f_lseek+0xd4>
				clst = fp->obj.sclust;					/* start from the first cluster */
 8006294:	68a1      	ldr	r1, [r4, #8]
				fp->clust = clst;
 8006296:	61a1      	str	r1, [r4, #24]
 8006298:	e7ee      	b.n	8006278 <f_lseek+0x12a>
					ofs -= bcs; fp->fptr += bcs;
 800629a:	199b      	adds	r3, r3, r6
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800629c:	6820      	ldr	r0, [r4, #0]
					ofs -= bcs; fp->fptr += bcs;
 800629e:	6163      	str	r3, [r4, #20]
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80062a0:	f7ff faf4 	bl	800588c <get_fat.isra.0>
					ofs -= bcs; fp->fptr += bcs;
 80062a4:	1bad      	subs	r5, r5, r6
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80062a6:	0001      	movs	r1, r0
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80062a8:	1c43      	adds	r3, r0, #1
 80062aa:	d100      	bne.n	80062ae <f_lseek+0x160>
 80062ac:	e77f      	b.n	80061ae <f_lseek+0x60>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80062ae:	2801      	cmp	r0, #1
 80062b0:	d800      	bhi.n	80062b4 <f_lseek+0x166>
 80062b2:	e772      	b.n	800619a <f_lseek+0x4c>
 80062b4:	9b05      	ldr	r3, [sp, #20]
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	4283      	cmp	r3, r0
 80062ba:	d800      	bhi.n	80062be <f_lseek+0x170>
 80062bc:	e76d      	b.n	800619a <f_lseek+0x4c>
					fp->clust = clst;
 80062be:	61a0      	str	r0, [r4, #24]
				while (ofs > bcs) {						/* Cluster following loop */
 80062c0:	6963      	ldr	r3, [r4, #20]
 80062c2:	42b5      	cmp	r5, r6
 80062c4:	d8e9      	bhi.n	800629a <f_lseek+0x14c>
				fp->fptr += ofs;
 80062c6:	18eb      	adds	r3, r5, r3
 80062c8:	6163      	str	r3, [r4, #20]
				if (ofs % SS(fs)) {
 80062ca:	05eb      	lsls	r3, r5, #23
 80062cc:	d0d6      	beq.n	800627c <f_lseek+0x12e>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80062ce:	9805      	ldr	r0, [sp, #20]
 80062d0:	f7ff f8f5 	bl	80054be <clust2sect>
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80062d4:	2800      	cmp	r0, #0
 80062d6:	d100      	bne.n	80062da <f_lseek+0x18c>
 80062d8:	e75f      	b.n	800619a <f_lseek+0x4c>
					nsect += (DWORD)(ofs / SS(fs));
 80062da:	0a6d      	lsrs	r5, r5, #9
 80062dc:	182d      	adds	r5, r5, r0
 80062de:	e7ce      	b.n	800627e <f_lseek+0x130>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80062e0:	2311      	movs	r3, #17
 80062e2:	9300      	str	r3, [sp, #0]
 80062e4:	e75c      	b.n	80061a0 <f_lseek+0x52>

080062e6 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80062e6:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80062e8:	0004      	movs	r4, r0
 80062ea:	9101      	str	r1, [sp, #4]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 80062ec:	2009      	movs	r0, #9
 80062ee:	2c00      	cmp	r4, #0
 80062f0:	d029      	beq.n	8006346 <f_opendir+0x60>

	/* Get logical drive */
	obj = &dp->obj;
	res = find_volume(&path, &fs, 0);
 80062f2:	a903      	add	r1, sp, #12
 80062f4:	a801      	add	r0, sp, #4
 80062f6:	f7ff f9a1 	bl	800563c <find_volume.isra.0>
	if (res == FR_OK) {
 80062fa:	2800      	cmp	r0, #0
 80062fc:	d110      	bne.n	8006320 <f_opendir+0x3a>
		obj->fs = fs;
 80062fe:	9b03      	ldr	r3, [sp, #12]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8006300:	0020      	movs	r0, r4
 8006302:	9901      	ldr	r1, [sp, #4]
		obj->fs = fs;
 8006304:	6023      	str	r3, [r4, #0]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8006306:	f7ff fc05 	bl	8005b14 <follow_path>
		if (res == FR_OK) {						/* Follow completed */
 800630a:	2800      	cmp	r0, #0
 800630c:	d11d      	bne.n	800634a <f_opendir+0x64>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800630e:	0023      	movs	r3, r4
 8006310:	332b      	adds	r3, #43	; 0x2b
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	2b7f      	cmp	r3, #127	; 0x7f
 8006316:	d80c      	bhi.n	8006332 <f_opendir+0x4c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8006318:	79a3      	ldrb	r3, [r4, #6]
 800631a:	06db      	lsls	r3, r3, #27
 800631c:	d403      	bmi.n	8006326 <f_opendir+0x40>
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800631e:	2005      	movs	r0, #5
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8006320:	2300      	movs	r3, #0
 8006322:	6023      	str	r3, [r4, #0]
 8006324:	e00f      	b.n	8006346 <f_opendir+0x60>
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8006326:	9b03      	ldr	r3, [sp, #12]
 8006328:	69e1      	ldr	r1, [r4, #28]
 800632a:	7818      	ldrb	r0, [r3, #0]
 800632c:	f7ff f91c 	bl	8005568 <ld_clust.isra.0>
 8006330:	60a0      	str	r0, [r4, #8]
				obj->id = fs->id;
 8006332:	9b03      	ldr	r3, [sp, #12]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8006334:	0020      	movs	r0, r4
				obj->id = fs->id;
 8006336:	88db      	ldrh	r3, [r3, #6]
 8006338:	80a3      	strh	r3, [r4, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800633a:	f7ff fbb5 	bl	8005aa8 <dir_sdi.constprop.0>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800633e:	2804      	cmp	r0, #4
 8006340:	d0ed      	beq.n	800631e <f_opendir+0x38>
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8006342:	2800      	cmp	r0, #0
 8006344:	d1ec      	bne.n	8006320 <f_opendir+0x3a>

	LEAVE_FF(fs, res);
}
 8006346:	b004      	add	sp, #16
 8006348:	bd10      	pop	{r4, pc}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800634a:	2804      	cmp	r0, #4
 800634c:	d0e7      	beq.n	800631e <f_opendir+0x38>
 800634e:	e7e7      	b.n	8006320 <f_opendir+0x3a>

08006350 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8006350:	b513      	push	{r0, r1, r4, lr}
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8006352:	a901      	add	r1, sp, #4
{
 8006354:	0004      	movs	r4, r0
	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8006356:	f7ff f8e9 	bl	800552c <validate>
	if (res == FR_OK) {
 800635a:	2800      	cmp	r0, #0
 800635c:	d100      	bne.n	8006360 <f_closedir+0x10>
			res = dec_lock(dp->obj.lockid);
		}
		if (res == FR_OK)
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800635e:	6020      	str	r0, [r4, #0]
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
}
 8006360:	bd16      	pop	{r1, r2, r4, pc}
	...

08006364 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8006364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006366:	b089      	sub	sp, #36	; 0x24
 8006368:	9105      	str	r1, [sp, #20]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800636a:	a907      	add	r1, sp, #28
{
 800636c:	0005      	movs	r5, r0
	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800636e:	f7ff f8dd 	bl	800552c <validate>
 8006372:	9000      	str	r0, [sp, #0]
	if (res == FR_OK) {
 8006374:	2800      	cmp	r0, #0
 8006376:	d000      	beq.n	800637a <f_readdir+0x16>
 8006378:	e0a1      	b.n	80064be <f_readdir+0x15a>
		if (!fno) {
 800637a:	9b05      	ldr	r3, [sp, #20]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d104      	bne.n	800638a <f_readdir+0x26>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8006380:	0028      	movs	r0, r5
 8006382:	f7ff fb91 	bl	8005aa8 <dir_sdi.constprop.0>
 8006386:	9000      	str	r0, [sp, #0]
 8006388:	e099      	b.n	80064be <f_readdir+0x15a>
	FATFS *fs = dp->obj.fs;
 800638a:	682b      	ldr	r3, [r5, #0]
	FRESULT res = FR_NO_FILE;
 800638c:	2004      	movs	r0, #4
	FATFS *fs = dp->obj.fs;
 800638e:	9303      	str	r3, [sp, #12]
	BYTE ord = 0xFF, sum = 0xFF;
 8006390:	23ff      	movs	r3, #255	; 0xff
 8006392:	001c      	movs	r4, r3
				ord = 0xFF;
 8006394:	001e      	movs	r6, r3
	BYTE ord = 0xFF, sum = 0xFF;
 8006396:	9302      	str	r3, [sp, #8]
	while (dp->sect) {
 8006398:	69a9      	ldr	r1, [r5, #24]
 800639a:	2900      	cmp	r1, #0
 800639c:	d103      	bne.n	80063a6 <f_readdir+0x42>
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800639e:	2800      	cmp	r0, #0
 80063a0:	d100      	bne.n	80063a4 <f_readdir+0x40>
 80063a2:	e082      	b.n	80064aa <f_readdir+0x146>
 80063a4:	e061      	b.n	800646a <f_readdir+0x106>
		res = move_window(fs, dp->sect);
 80063a6:	9803      	ldr	r0, [sp, #12]
 80063a8:	f7ff f8ed 	bl	8005586 <move_window>
		if (res != FR_OK) break;
 80063ac:	2800      	cmp	r0, #0
 80063ae:	d15c      	bne.n	800646a <f_readdir+0x106>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80063b0:	69eb      	ldr	r3, [r5, #28]
 80063b2:	781a      	ldrb	r2, [r3, #0]
		if (c == 0) {
 80063b4:	2a00      	cmp	r2, #0
 80063b6:	d100      	bne.n	80063ba <f_readdir+0x56>
 80063b8:	e084      	b.n	80064c4 <f_readdir+0x160>
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80063ba:	7ad9      	ldrb	r1, [r3, #11]
 80063bc:	303f      	adds	r0, #63	; 0x3f
 80063be:	4001      	ands	r1, r0
 80063c0:	71a9      	strb	r1, [r5, #6]
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 80063c2:	2ae5      	cmp	r2, #229	; 0xe5
 80063c4:	d058      	beq.n	8006478 <f_readdir+0x114>
 80063c6:	2a2e      	cmp	r2, #46	; 0x2e
 80063c8:	d056      	beq.n	8006478 <f_readdir+0x114>
 80063ca:	000f      	movs	r7, r1
 80063cc:	381f      	subs	r0, #31
 80063ce:	4387      	bics	r7, r0
 80063d0:	2f08      	cmp	r7, #8
 80063d2:	d051      	beq.n	8006478 <f_readdir+0x114>
				if (a == AM_LFN) {			/* An LFN entry is found */
 80063d4:	290f      	cmp	r1, #15
 80063d6:	d155      	bne.n	8006484 <f_readdir+0x120>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 80063d8:	3131      	adds	r1, #49	; 0x31
 80063da:	420a      	tst	r2, r1
 80063dc:	d04a      	beq.n	8006474 <f_readdir+0x110>
						c &= (BYTE)~LLEF; ord = c;
 80063de:	438a      	bics	r2, r1
						sum = dp->dir[LDIR_Chksum];
 80063e0:	7b58      	ldrb	r0, [r3, #13]
						c &= (BYTE)~LLEF; ord = c;
 80063e2:	0014      	movs	r4, r2
						dp->blk_ofs = dp->dptr;
 80063e4:	692a      	ldr	r2, [r5, #16]
						sum = dp->dir[LDIR_Chksum];
 80063e6:	9002      	str	r0, [sp, #8]
						dp->blk_ofs = dp->dptr;
 80063e8:	62ea      	str	r2, [r5, #44]	; 0x2c
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80063ea:	7b5a      	ldrb	r2, [r3, #13]
 80063ec:	9902      	ldr	r1, [sp, #8]
 80063ee:	428a      	cmp	r2, r1
 80063f0:	d142      	bne.n	8006478 <f_readdir+0x114>
	rv = rv << 8 | ptr[0];
 80063f2:	7ed9      	ldrb	r1, [r3, #27]
 80063f4:	7e9a      	ldrb	r2, [r3, #26]
 80063f6:	0209      	lsls	r1, r1, #8
 80063f8:	430a      	orrs	r2, r1
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 80063fa:	b211      	sxth	r1, r2
 80063fc:	2a00      	cmp	r2, #0
 80063fe:	d13b      	bne.n	8006478 <f_readdir+0x114>
	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8006400:	2040      	movs	r0, #64	; 0x40
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006402:	9a03      	ldr	r2, [sp, #12]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006404:	9101      	str	r1, [sp, #4]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006406:	68d2      	ldr	r2, [r2, #12]
 8006408:	9204      	str	r2, [sp, #16]
	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800640a:	781a      	ldrb	r2, [r3, #0]
 800640c:	4382      	bics	r2, r0
 800640e:	3a01      	subs	r2, #1
 8006410:	3833      	subs	r0, #51	; 0x33
 8006412:	4342      	muls	r2, r0
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006414:	380c      	subs	r0, #12
 8006416:	4684      	mov	ip, r0
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8006418:	482b      	ldr	r0, [pc, #172]	; (80064c8 <f_readdir+0x164>)
 800641a:	9901      	ldr	r1, [sp, #4]
 800641c:	5c08      	ldrb	r0, [r1, r0]
 800641e:	1818      	adds	r0, r3, r0
	rv = rv << 8 | ptr[0];
 8006420:	7847      	ldrb	r7, [r0, #1]
 8006422:	7800      	ldrb	r0, [r0, #0]
 8006424:	023f      	lsls	r7, r7, #8
 8006426:	4338      	orrs	r0, r7
		if (wc) {
 8006428:	4667      	mov	r7, ip
 800642a:	2f00      	cmp	r7, #0
 800642c:	d026      	beq.n	800647c <f_readdir+0x118>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800642e:	2afe      	cmp	r2, #254	; 0xfe
 8006430:	d822      	bhi.n	8006478 <f_readdir+0x114>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8006432:	0057      	lsls	r7, r2, #1
 8006434:	46bc      	mov	ip, r7
 8006436:	4661      	mov	r1, ip
	rv = rv << 8 | ptr[0];
 8006438:	4684      	mov	ip, r0
			lfnbuf[i++] = wc = uc;			/* Store it */
 800643a:	9f04      	ldr	r7, [sp, #16]
 800643c:	3201      	adds	r2, #1
 800643e:	53c8      	strh	r0, [r1, r7]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006440:	9901      	ldr	r1, [sp, #4]
 8006442:	3101      	adds	r1, #1
 8006444:	9101      	str	r1, [sp, #4]
 8006446:	290d      	cmp	r1, #13
 8006448:	d1e6      	bne.n	8006418 <f_readdir+0xb4>
	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	065b      	lsls	r3, r3, #25
 800644e:	d505      	bpl.n	800645c <f_readdir+0xf8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8006450:	2afe      	cmp	r2, #254	; 0xfe
 8006452:	d811      	bhi.n	8006478 <f_readdir+0x114>
		lfnbuf[i] = 0;
 8006454:	2300      	movs	r3, #0
 8006456:	9904      	ldr	r1, [sp, #16]
 8006458:	0052      	lsls	r2, r2, #1
 800645a:	5253      	strh	r3, [r2, r1]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800645c:	3c01      	subs	r4, #1
 800645e:	b2e4      	uxtb	r4, r4
		res = dir_next(dp, 0);		/* Next entry */
 8006460:	0028      	movs	r0, r5
 8006462:	f7ff fa73 	bl	800594c <dir_next.isra.0>
		if (res != FR_OK) break;
 8006466:	2800      	cmp	r0, #0
 8006468:	d096      	beq.n	8006398 <f_readdir+0x34>
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800646a:	2300      	movs	r3, #0
 800646c:	61ab      	str	r3, [r5, #24]
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800646e:	2804      	cmp	r0, #4
 8006470:	d189      	bne.n	8006386 <f_readdir+0x22>
 8006472:	e01a      	b.n	80064aa <f_readdir+0x146>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006474:	42a2      	cmp	r2, r4
 8006476:	d0b8      	beq.n	80063ea <f_readdir+0x86>
 8006478:	0034      	movs	r4, r6
 800647a:	e7f1      	b.n	8006460 <f_readdir+0xfc>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800647c:	4913      	ldr	r1, [pc, #76]	; (80064cc <f_readdir+0x168>)
 800647e:	4288      	cmp	r0, r1
 8006480:	d0de      	beq.n	8006440 <f_readdir+0xdc>
 8006482:	e7f9      	b.n	8006478 <f_readdir+0x114>
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8006484:	2c00      	cmp	r4, #0
 8006486:	d10d      	bne.n	80064a4 <f_readdir+0x140>
 8006488:	0019      	movs	r1, r3
 800648a:	310b      	adds	r1, #11
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800648c:	0862      	lsrs	r2, r4, #1
 800648e:	01e4      	lsls	r4, r4, #7
 8006490:	4314      	orrs	r4, r2
 8006492:	781a      	ldrb	r2, [r3, #0]
 8006494:	3301      	adds	r3, #1
 8006496:	18a4      	adds	r4, r4, r2
 8006498:	b2e4      	uxtb	r4, r4
	} while (--n);
 800649a:	4299      	cmp	r1, r3
 800649c:	d1f6      	bne.n	800648c <f_readdir+0x128>
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800649e:	9b02      	ldr	r3, [sp, #8]
 80064a0:	42a3      	cmp	r3, r4
 80064a2:	d002      	beq.n	80064aa <f_readdir+0x146>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 80064a4:	2301      	movs	r3, #1
 80064a6:	425b      	negs	r3, r3
 80064a8:	62eb      	str	r3, [r5, #44]	; 0x2c
			if (res == FR_OK) {				/* A valid entry is found */
				get_fileinfo(dp, fno);		/* Get the object information */
 80064aa:	0028      	movs	r0, r5
 80064ac:	9905      	ldr	r1, [sp, #20]
 80064ae:	f7ff fa88 	bl	80059c2 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80064b2:	0028      	movs	r0, r5
 80064b4:	f7ff fa4a 	bl	800594c <dir_next.isra.0>
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80064b8:	2804      	cmp	r0, #4
 80064ba:	d000      	beq.n	80064be <f_readdir+0x15a>
 80064bc:	e763      	b.n	8006386 <f_readdir+0x22>
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
}
 80064be:	9800      	ldr	r0, [sp, #0]
 80064c0:	b009      	add	sp, #36	; 0x24
 80064c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80064c4:	2004      	movs	r0, #4
 80064c6:	e7d0      	b.n	800646a <f_readdir+0x106>
 80064c8:	080076c0 	.word	0x080076c0
 80064cc:	0000ffff 	.word	0x0000ffff

080064d0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80064d0:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 80064d2:	4b0e      	ldr	r3, [pc, #56]	; (800650c <FATFS_LinkDriverEx+0x3c>)
{
 80064d4:	0005      	movs	r5, r0
  if(disk.nbr < _VOLUMES)
 80064d6:	7a5c      	ldrb	r4, [r3, #9]
 80064d8:	b2e0      	uxtb	r0, r4
 80064da:	2c00      	cmp	r4, #0
 80064dc:	d114      	bne.n	8006508 <FATFS_LinkDriverEx+0x38>
  {
    disk.is_initialized[disk.nbr] = 0;
 80064de:	7a5c      	ldrb	r4, [r3, #9]
 80064e0:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 80064e2:	7a5c      	ldrb	r4, [r3, #9]
 80064e4:	00a4      	lsls	r4, r4, #2
 80064e6:	191c      	adds	r4, r3, r4
 80064e8:	6065      	str	r5, [r4, #4]
    disk.lun[disk.nbr] = lun;
 80064ea:	7a5c      	ldrb	r4, [r3, #9]
 80064ec:	191c      	adds	r4, r3, r4
 80064ee:	7222      	strb	r2, [r4, #8]
    DiskNum = disk.nbr++;
 80064f0:	7a5a      	ldrb	r2, [r3, #9]
 80064f2:	1c54      	adds	r4, r2, #1
 80064f4:	b2e4      	uxtb	r4, r4
 80064f6:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 80064f8:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 80064fa:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 80064fc:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 80064fe:	3b0b      	subs	r3, #11
    path[0] = DiskNum + '0';
 8006500:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8006502:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8006504:	70c8      	strb	r0, [r1, #3]
    ret = 0;
  }

  return ret;
}
 8006506:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8006508:	2001      	movs	r0, #1
 800650a:	e7fc      	b.n	8006506 <FATFS_LinkDriverEx+0x36>
 800650c:	20000b2c 	.word	0x20000b2c

08006510 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006510:	b510      	push	{r4, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 8006512:	2200      	movs	r2, #0
 8006514:	f7ff ffdc 	bl	80064d0 <FATFS_LinkDriverEx>
}
 8006518:	bd10      	pop	{r4, pc}
	...

0800651c <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800651c:	287f      	cmp	r0, #127	; 0x7f
 800651e:	d907      	bls.n	8006530 <ff_convert+0x14>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 8006520:	2900      	cmp	r1, #0
 8006522:	d006      	beq.n	8006532 <ff_convert+0x16>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8006524:	28ff      	cmp	r0, #255	; 0xff
 8006526:	d810      	bhi.n	800654a <ff_convert+0x2e>
 8006528:	4b09      	ldr	r3, [pc, #36]	; (8006550 <ff_convert+0x34>)
 800652a:	3880      	subs	r0, #128	; 0x80
 800652c:	0040      	lsls	r0, r0, #1
 800652e:	5ac0      	ldrh	r0, [r0, r3]
			c = (c + 0x80) & 0xFF;
		}
	}

	return c;
}
 8006530:	4770      	bx	lr
 8006532:	4b07      	ldr	r3, [pc, #28]	; (8006550 <ff_convert+0x34>)
				if (chr == Tbl[c]) break;
 8006534:	881a      	ldrh	r2, [r3, #0]
 8006536:	4282      	cmp	r2, r0
 8006538:	d004      	beq.n	8006544 <ff_convert+0x28>
			for (c = 0; c < 0x80; c++) {
 800653a:	3101      	adds	r1, #1
 800653c:	b289      	uxth	r1, r1
 800653e:	3302      	adds	r3, #2
 8006540:	2980      	cmp	r1, #128	; 0x80
 8006542:	d1f7      	bne.n	8006534 <ff_convert+0x18>
			c = (c + 0x80) & 0xFF;
 8006544:	3180      	adds	r1, #128	; 0x80
 8006546:	b2c8      	uxtb	r0, r1
 8006548:	e7f2      	b.n	8006530 <ff_convert+0x14>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800654a:	2000      	movs	r0, #0
 800654c:	e7f0      	b.n	8006530 <ff_convert+0x14>
 800654e:	46c0      	nop			; (mov r8, r8)
 8006550:	080076ce 	.word	0x080076ce

08006554 <ff_wtoupper>:
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8006554:	2280      	movs	r2, #128	; 0x80
{
 8006556:	0003      	movs	r3, r0
 8006558:	b570      	push	{r4, r5, r6, lr}
	p = chr < 0x1000 ? cvt1 : cvt2;
 800655a:	491d      	ldr	r1, [pc, #116]	; (80065d0 <ff_wtoupper+0x7c>)
 800655c:	0152      	lsls	r2, r2, #5
 800655e:	4290      	cmp	r0, r2
 8006560:	d300      	bcc.n	8006564 <ff_wtoupper+0x10>
 8006562:	491c      	ldr	r1, [pc, #112]	; (80065d4 <ff_wtoupper+0x80>)
	for (;;) {
		bc = *p++;								/* Get block base */
		if (!bc || chr < bc) break;
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8006564:	25ff      	movs	r5, #255	; 0xff
		bc = *p++;								/* Get block base */
 8006566:	880a      	ldrh	r2, [r1, #0]
		if (!bc || chr < bc) break;
 8006568:	0008      	movs	r0, r1
 800656a:	2a00      	cmp	r2, #0
 800656c:	d014      	beq.n	8006598 <ff_wtoupper+0x44>
 800656e:	4293      	cmp	r3, r2
 8006570:	d312      	bcc.n	8006598 <ff_wtoupper+0x44>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8006572:	8844      	ldrh	r4, [r0, #2]
 8006574:	3104      	adds	r1, #4
 8006576:	0a20      	lsrs	r0, r4, #8
 8006578:	402c      	ands	r4, r5
		if (chr < bc + nc) {	/* In the block? */
 800657a:	18a6      	adds	r6, r4, r2
 800657c:	42b3      	cmp	r3, r6
 800657e:	da22      	bge.n	80065c6 <ff_wtoupper+0x72>
			switch (cmd) {
 8006580:	2808      	cmp	r0, #8
 8006582:	d809      	bhi.n	8006598 <ff_wtoupper+0x44>
 8006584:	f7f9 fdd2 	bl	800012c <__gnu_thumb1_case_uqi>
 8006588:	12100a05 	.word	0x12100a05
 800658c:	1a181614 	.word	0x1a181614
 8006590:	1c          	.byte	0x1c
 8006591:	00          	.byte	0x00
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8006592:	1a9b      	subs	r3, r3, r2
 8006594:	005b      	lsls	r3, r3, #1
 8006596:	5a5b      	ldrh	r3, [r3, r1]
		}
		if (!cmd) p += nc;
	}

	return chr;
}
 8006598:	0018      	movs	r0, r3
 800659a:	bd70      	pop	{r4, r5, r6, pc}
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800659c:	2001      	movs	r0, #1
 800659e:	1a9a      	subs	r2, r3, r2
 80065a0:	4002      	ands	r2, r0
 80065a2:	1a9b      	subs	r3, r3, r2
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	e7f7      	b.n	8006598 <ff_wtoupper+0x44>
			case 2: chr -= 16; break;				/* Shift -16 */
 80065a8:	3b10      	subs	r3, #16
 80065aa:	e7fb      	b.n	80065a4 <ff_wtoupper+0x50>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80065ac:	3b20      	subs	r3, #32
 80065ae:	e7f9      	b.n	80065a4 <ff_wtoupper+0x50>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80065b0:	3b30      	subs	r3, #48	; 0x30
 80065b2:	e7f7      	b.n	80065a4 <ff_wtoupper+0x50>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80065b4:	3b1a      	subs	r3, #26
 80065b6:	e7f5      	b.n	80065a4 <ff_wtoupper+0x50>
			case 6:	chr += 8; break;				/* Shift +8 */
 80065b8:	3308      	adds	r3, #8
 80065ba:	e7f3      	b.n	80065a4 <ff_wtoupper+0x50>
			case 7: chr -= 80; break;				/* Shift -80 */
 80065bc:	3b50      	subs	r3, #80	; 0x50
 80065be:	e7f1      	b.n	80065a4 <ff_wtoupper+0x50>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80065c0:	4a05      	ldr	r2, [pc, #20]	; (80065d8 <ff_wtoupper+0x84>)
 80065c2:	189b      	adds	r3, r3, r2
 80065c4:	e7ee      	b.n	80065a4 <ff_wtoupper+0x50>
		if (!cmd) p += nc;
 80065c6:	2800      	cmp	r0, #0
 80065c8:	d1cd      	bne.n	8006566 <ff_wtoupper+0x12>
 80065ca:	0064      	lsls	r4, r4, #1
 80065cc:	1909      	adds	r1, r1, r4
 80065ce:	e7ca      	b.n	8006566 <ff_wtoupper+0x12>
 80065d0:	080077ce 	.word	0x080077ce
 80065d4:	080079c0 	.word	0x080079c0
 80065d8:	ffffe3a0 	.word	0xffffe3a0

080065dc <__errno>:
 80065dc:	4b01      	ldr	r3, [pc, #4]	; (80065e4 <__errno+0x8>)
 80065de:	6818      	ldr	r0, [r3, #0]
 80065e0:	4770      	bx	lr
 80065e2:	46c0      	nop			; (mov r8, r8)
 80065e4:	20000034 	.word	0x20000034

080065e8 <__libc_init_array>:
 80065e8:	b570      	push	{r4, r5, r6, lr}
 80065ea:	2600      	movs	r6, #0
 80065ec:	4d0c      	ldr	r5, [pc, #48]	; (8006620 <__libc_init_array+0x38>)
 80065ee:	4c0d      	ldr	r4, [pc, #52]	; (8006624 <__libc_init_array+0x3c>)
 80065f0:	1b64      	subs	r4, r4, r5
 80065f2:	10a4      	asrs	r4, r4, #2
 80065f4:	42a6      	cmp	r6, r4
 80065f6:	d109      	bne.n	800660c <__libc_init_array+0x24>
 80065f8:	2600      	movs	r6, #0
 80065fa:	f000 fc71 	bl	8006ee0 <_init>
 80065fe:	4d0a      	ldr	r5, [pc, #40]	; (8006628 <__libc_init_array+0x40>)
 8006600:	4c0a      	ldr	r4, [pc, #40]	; (800662c <__libc_init_array+0x44>)
 8006602:	1b64      	subs	r4, r4, r5
 8006604:	10a4      	asrs	r4, r4, #2
 8006606:	42a6      	cmp	r6, r4
 8006608:	d105      	bne.n	8006616 <__libc_init_array+0x2e>
 800660a:	bd70      	pop	{r4, r5, r6, pc}
 800660c:	00b3      	lsls	r3, r6, #2
 800660e:	58eb      	ldr	r3, [r5, r3]
 8006610:	4798      	blx	r3
 8006612:	3601      	adds	r6, #1
 8006614:	e7ee      	b.n	80065f4 <__libc_init_array+0xc>
 8006616:	00b3      	lsls	r3, r6, #2
 8006618:	58eb      	ldr	r3, [r5, r3]
 800661a:	4798      	blx	r3
 800661c:	3601      	adds	r6, #1
 800661e:	e7f2      	b.n	8006606 <__libc_init_array+0x1e>
 8006620:	08007ab8 	.word	0x08007ab8
 8006624:	08007ab8 	.word	0x08007ab8
 8006628:	08007ab8 	.word	0x08007ab8
 800662c:	08007abc 	.word	0x08007abc

08006630 <memcpy>:
 8006630:	2300      	movs	r3, #0
 8006632:	b510      	push	{r4, lr}
 8006634:	429a      	cmp	r2, r3
 8006636:	d100      	bne.n	800663a <memcpy+0xa>
 8006638:	bd10      	pop	{r4, pc}
 800663a:	5ccc      	ldrb	r4, [r1, r3]
 800663c:	54c4      	strb	r4, [r0, r3]
 800663e:	3301      	adds	r3, #1
 8006640:	e7f8      	b.n	8006634 <memcpy+0x4>

08006642 <memset>:
 8006642:	0003      	movs	r3, r0
 8006644:	1882      	adds	r2, r0, r2
 8006646:	4293      	cmp	r3, r2
 8006648:	d100      	bne.n	800664c <memset+0xa>
 800664a:	4770      	bx	lr
 800664c:	7019      	strb	r1, [r3, #0]
 800664e:	3301      	adds	r3, #1
 8006650:	e7f9      	b.n	8006646 <memset+0x4>
	...

08006654 <siprintf>:
 8006654:	b40e      	push	{r1, r2, r3}
 8006656:	b500      	push	{lr}
 8006658:	490b      	ldr	r1, [pc, #44]	; (8006688 <siprintf+0x34>)
 800665a:	b09c      	sub	sp, #112	; 0x70
 800665c:	ab1d      	add	r3, sp, #116	; 0x74
 800665e:	9002      	str	r0, [sp, #8]
 8006660:	9006      	str	r0, [sp, #24]
 8006662:	9107      	str	r1, [sp, #28]
 8006664:	9104      	str	r1, [sp, #16]
 8006666:	4809      	ldr	r0, [pc, #36]	; (800668c <siprintf+0x38>)
 8006668:	4909      	ldr	r1, [pc, #36]	; (8006690 <siprintf+0x3c>)
 800666a:	cb04      	ldmia	r3!, {r2}
 800666c:	9105      	str	r1, [sp, #20]
 800666e:	6800      	ldr	r0, [r0, #0]
 8006670:	a902      	add	r1, sp, #8
 8006672:	9301      	str	r3, [sp, #4]
 8006674:	f000 f89a 	bl	80067ac <_svfiprintf_r>
 8006678:	2300      	movs	r3, #0
 800667a:	9a02      	ldr	r2, [sp, #8]
 800667c:	7013      	strb	r3, [r2, #0]
 800667e:	b01c      	add	sp, #112	; 0x70
 8006680:	bc08      	pop	{r3}
 8006682:	b003      	add	sp, #12
 8006684:	4718      	bx	r3
 8006686:	46c0      	nop			; (mov r8, r8)
 8006688:	7fffffff 	.word	0x7fffffff
 800668c:	20000034 	.word	0x20000034
 8006690:	ffff0208 	.word	0xffff0208

08006694 <strcat>:
 8006694:	0002      	movs	r2, r0
 8006696:	b510      	push	{r4, lr}
 8006698:	7813      	ldrb	r3, [r2, #0]
 800669a:	0014      	movs	r4, r2
 800669c:	3201      	adds	r2, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1fa      	bne.n	8006698 <strcat+0x4>
 80066a2:	5cca      	ldrb	r2, [r1, r3]
 80066a4:	54e2      	strb	r2, [r4, r3]
 80066a6:	3301      	adds	r3, #1
 80066a8:	2a00      	cmp	r2, #0
 80066aa:	d1fa      	bne.n	80066a2 <strcat+0xe>
 80066ac:	bd10      	pop	{r4, pc}

080066ae <strcpy>:
 80066ae:	0003      	movs	r3, r0
 80066b0:	780a      	ldrb	r2, [r1, #0]
 80066b2:	3101      	adds	r1, #1
 80066b4:	701a      	strb	r2, [r3, #0]
 80066b6:	3301      	adds	r3, #1
 80066b8:	2a00      	cmp	r2, #0
 80066ba:	d1f9      	bne.n	80066b0 <strcpy+0x2>
 80066bc:	4770      	bx	lr

080066be <strncpy>:
 80066be:	0003      	movs	r3, r0
 80066c0:	b530      	push	{r4, r5, lr}
 80066c2:	001d      	movs	r5, r3
 80066c4:	2a00      	cmp	r2, #0
 80066c6:	d006      	beq.n	80066d6 <strncpy+0x18>
 80066c8:	780c      	ldrb	r4, [r1, #0]
 80066ca:	3a01      	subs	r2, #1
 80066cc:	3301      	adds	r3, #1
 80066ce:	702c      	strb	r4, [r5, #0]
 80066d0:	3101      	adds	r1, #1
 80066d2:	2c00      	cmp	r4, #0
 80066d4:	d1f5      	bne.n	80066c2 <strncpy+0x4>
 80066d6:	2100      	movs	r1, #0
 80066d8:	189a      	adds	r2, r3, r2
 80066da:	4293      	cmp	r3, r2
 80066dc:	d100      	bne.n	80066e0 <strncpy+0x22>
 80066de:	bd30      	pop	{r4, r5, pc}
 80066e0:	7019      	strb	r1, [r3, #0]
 80066e2:	3301      	adds	r3, #1
 80066e4:	e7f9      	b.n	80066da <strncpy+0x1c>
	...

080066e8 <__ssputs_r>:
 80066e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066ea:	688e      	ldr	r6, [r1, #8]
 80066ec:	b085      	sub	sp, #20
 80066ee:	0007      	movs	r7, r0
 80066f0:	000c      	movs	r4, r1
 80066f2:	9203      	str	r2, [sp, #12]
 80066f4:	9301      	str	r3, [sp, #4]
 80066f6:	429e      	cmp	r6, r3
 80066f8:	d83c      	bhi.n	8006774 <__ssputs_r+0x8c>
 80066fa:	2390      	movs	r3, #144	; 0x90
 80066fc:	898a      	ldrh	r2, [r1, #12]
 80066fe:	00db      	lsls	r3, r3, #3
 8006700:	421a      	tst	r2, r3
 8006702:	d034      	beq.n	800676e <__ssputs_r+0x86>
 8006704:	2503      	movs	r5, #3
 8006706:	6909      	ldr	r1, [r1, #16]
 8006708:	6823      	ldr	r3, [r4, #0]
 800670a:	1a5b      	subs	r3, r3, r1
 800670c:	9302      	str	r3, [sp, #8]
 800670e:	6963      	ldr	r3, [r4, #20]
 8006710:	9802      	ldr	r0, [sp, #8]
 8006712:	435d      	muls	r5, r3
 8006714:	0feb      	lsrs	r3, r5, #31
 8006716:	195d      	adds	r5, r3, r5
 8006718:	9b01      	ldr	r3, [sp, #4]
 800671a:	106d      	asrs	r5, r5, #1
 800671c:	3301      	adds	r3, #1
 800671e:	181b      	adds	r3, r3, r0
 8006720:	42ab      	cmp	r3, r5
 8006722:	d900      	bls.n	8006726 <__ssputs_r+0x3e>
 8006724:	001d      	movs	r5, r3
 8006726:	0553      	lsls	r3, r2, #21
 8006728:	d532      	bpl.n	8006790 <__ssputs_r+0xa8>
 800672a:	0029      	movs	r1, r5
 800672c:	0038      	movs	r0, r7
 800672e:	f000 fb27 	bl	8006d80 <_malloc_r>
 8006732:	1e06      	subs	r6, r0, #0
 8006734:	d109      	bne.n	800674a <__ssputs_r+0x62>
 8006736:	230c      	movs	r3, #12
 8006738:	603b      	str	r3, [r7, #0]
 800673a:	2340      	movs	r3, #64	; 0x40
 800673c:	2001      	movs	r0, #1
 800673e:	89a2      	ldrh	r2, [r4, #12]
 8006740:	4240      	negs	r0, r0
 8006742:	4313      	orrs	r3, r2
 8006744:	81a3      	strh	r3, [r4, #12]
 8006746:	b005      	add	sp, #20
 8006748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800674a:	9a02      	ldr	r2, [sp, #8]
 800674c:	6921      	ldr	r1, [r4, #16]
 800674e:	f7ff ff6f 	bl	8006630 <memcpy>
 8006752:	89a3      	ldrh	r3, [r4, #12]
 8006754:	4a14      	ldr	r2, [pc, #80]	; (80067a8 <__ssputs_r+0xc0>)
 8006756:	401a      	ands	r2, r3
 8006758:	2380      	movs	r3, #128	; 0x80
 800675a:	4313      	orrs	r3, r2
 800675c:	81a3      	strh	r3, [r4, #12]
 800675e:	9b02      	ldr	r3, [sp, #8]
 8006760:	6126      	str	r6, [r4, #16]
 8006762:	18f6      	adds	r6, r6, r3
 8006764:	6026      	str	r6, [r4, #0]
 8006766:	6165      	str	r5, [r4, #20]
 8006768:	9e01      	ldr	r6, [sp, #4]
 800676a:	1aed      	subs	r5, r5, r3
 800676c:	60a5      	str	r5, [r4, #8]
 800676e:	9b01      	ldr	r3, [sp, #4]
 8006770:	429e      	cmp	r6, r3
 8006772:	d900      	bls.n	8006776 <__ssputs_r+0x8e>
 8006774:	9e01      	ldr	r6, [sp, #4]
 8006776:	0032      	movs	r2, r6
 8006778:	9903      	ldr	r1, [sp, #12]
 800677a:	6820      	ldr	r0, [r4, #0]
 800677c:	f000 faa3 	bl	8006cc6 <memmove>
 8006780:	68a3      	ldr	r3, [r4, #8]
 8006782:	2000      	movs	r0, #0
 8006784:	1b9b      	subs	r3, r3, r6
 8006786:	60a3      	str	r3, [r4, #8]
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	199e      	adds	r6, r3, r6
 800678c:	6026      	str	r6, [r4, #0]
 800678e:	e7da      	b.n	8006746 <__ssputs_r+0x5e>
 8006790:	002a      	movs	r2, r5
 8006792:	0038      	movs	r0, r7
 8006794:	f000 fb52 	bl	8006e3c <_realloc_r>
 8006798:	1e06      	subs	r6, r0, #0
 800679a:	d1e0      	bne.n	800675e <__ssputs_r+0x76>
 800679c:	0038      	movs	r0, r7
 800679e:	6921      	ldr	r1, [r4, #16]
 80067a0:	f000 faa4 	bl	8006cec <_free_r>
 80067a4:	e7c7      	b.n	8006736 <__ssputs_r+0x4e>
 80067a6:	46c0      	nop			; (mov r8, r8)
 80067a8:	fffffb7f 	.word	0xfffffb7f

080067ac <_svfiprintf_r>:
 80067ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067ae:	b0a1      	sub	sp, #132	; 0x84
 80067b0:	9003      	str	r0, [sp, #12]
 80067b2:	001d      	movs	r5, r3
 80067b4:	898b      	ldrh	r3, [r1, #12]
 80067b6:	000f      	movs	r7, r1
 80067b8:	0016      	movs	r6, r2
 80067ba:	061b      	lsls	r3, r3, #24
 80067bc:	d511      	bpl.n	80067e2 <_svfiprintf_r+0x36>
 80067be:	690b      	ldr	r3, [r1, #16]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10e      	bne.n	80067e2 <_svfiprintf_r+0x36>
 80067c4:	2140      	movs	r1, #64	; 0x40
 80067c6:	f000 fadb 	bl	8006d80 <_malloc_r>
 80067ca:	6038      	str	r0, [r7, #0]
 80067cc:	6138      	str	r0, [r7, #16]
 80067ce:	2800      	cmp	r0, #0
 80067d0:	d105      	bne.n	80067de <_svfiprintf_r+0x32>
 80067d2:	230c      	movs	r3, #12
 80067d4:	9a03      	ldr	r2, [sp, #12]
 80067d6:	3801      	subs	r0, #1
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	b021      	add	sp, #132	; 0x84
 80067dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067de:	2340      	movs	r3, #64	; 0x40
 80067e0:	617b      	str	r3, [r7, #20]
 80067e2:	2300      	movs	r3, #0
 80067e4:	ac08      	add	r4, sp, #32
 80067e6:	6163      	str	r3, [r4, #20]
 80067e8:	3320      	adds	r3, #32
 80067ea:	7663      	strb	r3, [r4, #25]
 80067ec:	3310      	adds	r3, #16
 80067ee:	76a3      	strb	r3, [r4, #26]
 80067f0:	9507      	str	r5, [sp, #28]
 80067f2:	0035      	movs	r5, r6
 80067f4:	782b      	ldrb	r3, [r5, #0]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d001      	beq.n	80067fe <_svfiprintf_r+0x52>
 80067fa:	2b25      	cmp	r3, #37	; 0x25
 80067fc:	d147      	bne.n	800688e <_svfiprintf_r+0xe2>
 80067fe:	1bab      	subs	r3, r5, r6
 8006800:	9305      	str	r3, [sp, #20]
 8006802:	42b5      	cmp	r5, r6
 8006804:	d00c      	beq.n	8006820 <_svfiprintf_r+0x74>
 8006806:	0032      	movs	r2, r6
 8006808:	0039      	movs	r1, r7
 800680a:	9803      	ldr	r0, [sp, #12]
 800680c:	f7ff ff6c 	bl	80066e8 <__ssputs_r>
 8006810:	1c43      	adds	r3, r0, #1
 8006812:	d100      	bne.n	8006816 <_svfiprintf_r+0x6a>
 8006814:	e0ae      	b.n	8006974 <_svfiprintf_r+0x1c8>
 8006816:	6962      	ldr	r2, [r4, #20]
 8006818:	9b05      	ldr	r3, [sp, #20]
 800681a:	4694      	mov	ip, r2
 800681c:	4463      	add	r3, ip
 800681e:	6163      	str	r3, [r4, #20]
 8006820:	782b      	ldrb	r3, [r5, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d100      	bne.n	8006828 <_svfiprintf_r+0x7c>
 8006826:	e0a5      	b.n	8006974 <_svfiprintf_r+0x1c8>
 8006828:	2201      	movs	r2, #1
 800682a:	2300      	movs	r3, #0
 800682c:	4252      	negs	r2, r2
 800682e:	6062      	str	r2, [r4, #4]
 8006830:	a904      	add	r1, sp, #16
 8006832:	3254      	adds	r2, #84	; 0x54
 8006834:	1852      	adds	r2, r2, r1
 8006836:	1c6e      	adds	r6, r5, #1
 8006838:	6023      	str	r3, [r4, #0]
 800683a:	60e3      	str	r3, [r4, #12]
 800683c:	60a3      	str	r3, [r4, #8]
 800683e:	7013      	strb	r3, [r2, #0]
 8006840:	65a3      	str	r3, [r4, #88]	; 0x58
 8006842:	2205      	movs	r2, #5
 8006844:	7831      	ldrb	r1, [r6, #0]
 8006846:	4854      	ldr	r0, [pc, #336]	; (8006998 <_svfiprintf_r+0x1ec>)
 8006848:	f000 fa32 	bl	8006cb0 <memchr>
 800684c:	1c75      	adds	r5, r6, #1
 800684e:	2800      	cmp	r0, #0
 8006850:	d11f      	bne.n	8006892 <_svfiprintf_r+0xe6>
 8006852:	6822      	ldr	r2, [r4, #0]
 8006854:	06d3      	lsls	r3, r2, #27
 8006856:	d504      	bpl.n	8006862 <_svfiprintf_r+0xb6>
 8006858:	2353      	movs	r3, #83	; 0x53
 800685a:	a904      	add	r1, sp, #16
 800685c:	185b      	adds	r3, r3, r1
 800685e:	2120      	movs	r1, #32
 8006860:	7019      	strb	r1, [r3, #0]
 8006862:	0713      	lsls	r3, r2, #28
 8006864:	d504      	bpl.n	8006870 <_svfiprintf_r+0xc4>
 8006866:	2353      	movs	r3, #83	; 0x53
 8006868:	a904      	add	r1, sp, #16
 800686a:	185b      	adds	r3, r3, r1
 800686c:	212b      	movs	r1, #43	; 0x2b
 800686e:	7019      	strb	r1, [r3, #0]
 8006870:	7833      	ldrb	r3, [r6, #0]
 8006872:	2b2a      	cmp	r3, #42	; 0x2a
 8006874:	d016      	beq.n	80068a4 <_svfiprintf_r+0xf8>
 8006876:	0035      	movs	r5, r6
 8006878:	2100      	movs	r1, #0
 800687a:	200a      	movs	r0, #10
 800687c:	68e3      	ldr	r3, [r4, #12]
 800687e:	782a      	ldrb	r2, [r5, #0]
 8006880:	1c6e      	adds	r6, r5, #1
 8006882:	3a30      	subs	r2, #48	; 0x30
 8006884:	2a09      	cmp	r2, #9
 8006886:	d94e      	bls.n	8006926 <_svfiprintf_r+0x17a>
 8006888:	2900      	cmp	r1, #0
 800688a:	d111      	bne.n	80068b0 <_svfiprintf_r+0x104>
 800688c:	e017      	b.n	80068be <_svfiprintf_r+0x112>
 800688e:	3501      	adds	r5, #1
 8006890:	e7b0      	b.n	80067f4 <_svfiprintf_r+0x48>
 8006892:	4b41      	ldr	r3, [pc, #260]	; (8006998 <_svfiprintf_r+0x1ec>)
 8006894:	6822      	ldr	r2, [r4, #0]
 8006896:	1ac0      	subs	r0, r0, r3
 8006898:	2301      	movs	r3, #1
 800689a:	4083      	lsls	r3, r0
 800689c:	4313      	orrs	r3, r2
 800689e:	002e      	movs	r6, r5
 80068a0:	6023      	str	r3, [r4, #0]
 80068a2:	e7ce      	b.n	8006842 <_svfiprintf_r+0x96>
 80068a4:	9b07      	ldr	r3, [sp, #28]
 80068a6:	1d19      	adds	r1, r3, #4
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	9107      	str	r1, [sp, #28]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	db01      	blt.n	80068b4 <_svfiprintf_r+0x108>
 80068b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80068b2:	e004      	b.n	80068be <_svfiprintf_r+0x112>
 80068b4:	425b      	negs	r3, r3
 80068b6:	60e3      	str	r3, [r4, #12]
 80068b8:	2302      	movs	r3, #2
 80068ba:	4313      	orrs	r3, r2
 80068bc:	6023      	str	r3, [r4, #0]
 80068be:	782b      	ldrb	r3, [r5, #0]
 80068c0:	2b2e      	cmp	r3, #46	; 0x2e
 80068c2:	d10a      	bne.n	80068da <_svfiprintf_r+0x12e>
 80068c4:	786b      	ldrb	r3, [r5, #1]
 80068c6:	2b2a      	cmp	r3, #42	; 0x2a
 80068c8:	d135      	bne.n	8006936 <_svfiprintf_r+0x18a>
 80068ca:	9b07      	ldr	r3, [sp, #28]
 80068cc:	3502      	adds	r5, #2
 80068ce:	1d1a      	adds	r2, r3, #4
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	9207      	str	r2, [sp, #28]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	db2b      	blt.n	8006930 <_svfiprintf_r+0x184>
 80068d8:	9309      	str	r3, [sp, #36]	; 0x24
 80068da:	4e30      	ldr	r6, [pc, #192]	; (800699c <_svfiprintf_r+0x1f0>)
 80068dc:	2203      	movs	r2, #3
 80068de:	0030      	movs	r0, r6
 80068e0:	7829      	ldrb	r1, [r5, #0]
 80068e2:	f000 f9e5 	bl	8006cb0 <memchr>
 80068e6:	2800      	cmp	r0, #0
 80068e8:	d006      	beq.n	80068f8 <_svfiprintf_r+0x14c>
 80068ea:	2340      	movs	r3, #64	; 0x40
 80068ec:	1b80      	subs	r0, r0, r6
 80068ee:	4083      	lsls	r3, r0
 80068f0:	6822      	ldr	r2, [r4, #0]
 80068f2:	3501      	adds	r5, #1
 80068f4:	4313      	orrs	r3, r2
 80068f6:	6023      	str	r3, [r4, #0]
 80068f8:	7829      	ldrb	r1, [r5, #0]
 80068fa:	2206      	movs	r2, #6
 80068fc:	4828      	ldr	r0, [pc, #160]	; (80069a0 <_svfiprintf_r+0x1f4>)
 80068fe:	1c6e      	adds	r6, r5, #1
 8006900:	7621      	strb	r1, [r4, #24]
 8006902:	f000 f9d5 	bl	8006cb0 <memchr>
 8006906:	2800      	cmp	r0, #0
 8006908:	d03c      	beq.n	8006984 <_svfiprintf_r+0x1d8>
 800690a:	4b26      	ldr	r3, [pc, #152]	; (80069a4 <_svfiprintf_r+0x1f8>)
 800690c:	2b00      	cmp	r3, #0
 800690e:	d125      	bne.n	800695c <_svfiprintf_r+0x1b0>
 8006910:	2207      	movs	r2, #7
 8006912:	9b07      	ldr	r3, [sp, #28]
 8006914:	3307      	adds	r3, #7
 8006916:	4393      	bics	r3, r2
 8006918:	3308      	adds	r3, #8
 800691a:	9307      	str	r3, [sp, #28]
 800691c:	6963      	ldr	r3, [r4, #20]
 800691e:	9a04      	ldr	r2, [sp, #16]
 8006920:	189b      	adds	r3, r3, r2
 8006922:	6163      	str	r3, [r4, #20]
 8006924:	e765      	b.n	80067f2 <_svfiprintf_r+0x46>
 8006926:	4343      	muls	r3, r0
 8006928:	0035      	movs	r5, r6
 800692a:	2101      	movs	r1, #1
 800692c:	189b      	adds	r3, r3, r2
 800692e:	e7a6      	b.n	800687e <_svfiprintf_r+0xd2>
 8006930:	2301      	movs	r3, #1
 8006932:	425b      	negs	r3, r3
 8006934:	e7d0      	b.n	80068d8 <_svfiprintf_r+0x12c>
 8006936:	2300      	movs	r3, #0
 8006938:	200a      	movs	r0, #10
 800693a:	001a      	movs	r2, r3
 800693c:	3501      	adds	r5, #1
 800693e:	6063      	str	r3, [r4, #4]
 8006940:	7829      	ldrb	r1, [r5, #0]
 8006942:	1c6e      	adds	r6, r5, #1
 8006944:	3930      	subs	r1, #48	; 0x30
 8006946:	2909      	cmp	r1, #9
 8006948:	d903      	bls.n	8006952 <_svfiprintf_r+0x1a6>
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0c5      	beq.n	80068da <_svfiprintf_r+0x12e>
 800694e:	9209      	str	r2, [sp, #36]	; 0x24
 8006950:	e7c3      	b.n	80068da <_svfiprintf_r+0x12e>
 8006952:	4342      	muls	r2, r0
 8006954:	0035      	movs	r5, r6
 8006956:	2301      	movs	r3, #1
 8006958:	1852      	adds	r2, r2, r1
 800695a:	e7f1      	b.n	8006940 <_svfiprintf_r+0x194>
 800695c:	ab07      	add	r3, sp, #28
 800695e:	9300      	str	r3, [sp, #0]
 8006960:	003a      	movs	r2, r7
 8006962:	0021      	movs	r1, r4
 8006964:	4b10      	ldr	r3, [pc, #64]	; (80069a8 <_svfiprintf_r+0x1fc>)
 8006966:	9803      	ldr	r0, [sp, #12]
 8006968:	e000      	b.n	800696c <_svfiprintf_r+0x1c0>
 800696a:	bf00      	nop
 800696c:	9004      	str	r0, [sp, #16]
 800696e:	9b04      	ldr	r3, [sp, #16]
 8006970:	3301      	adds	r3, #1
 8006972:	d1d3      	bne.n	800691c <_svfiprintf_r+0x170>
 8006974:	89bb      	ldrh	r3, [r7, #12]
 8006976:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006978:	065b      	lsls	r3, r3, #25
 800697a:	d400      	bmi.n	800697e <_svfiprintf_r+0x1d2>
 800697c:	e72d      	b.n	80067da <_svfiprintf_r+0x2e>
 800697e:	2001      	movs	r0, #1
 8006980:	4240      	negs	r0, r0
 8006982:	e72a      	b.n	80067da <_svfiprintf_r+0x2e>
 8006984:	ab07      	add	r3, sp, #28
 8006986:	9300      	str	r3, [sp, #0]
 8006988:	003a      	movs	r2, r7
 800698a:	0021      	movs	r1, r4
 800698c:	4b06      	ldr	r3, [pc, #24]	; (80069a8 <_svfiprintf_r+0x1fc>)
 800698e:	9803      	ldr	r0, [sp, #12]
 8006990:	f000 f87c 	bl	8006a8c <_printf_i>
 8006994:	e7ea      	b.n	800696c <_svfiprintf_r+0x1c0>
 8006996:	46c0      	nop			; (mov r8, r8)
 8006998:	08007a7c 	.word	0x08007a7c
 800699c:	08007a82 	.word	0x08007a82
 80069a0:	08007a86 	.word	0x08007a86
 80069a4:	00000000 	.word	0x00000000
 80069a8:	080066e9 	.word	0x080066e9

080069ac <_printf_common>:
 80069ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069ae:	0015      	movs	r5, r2
 80069b0:	9301      	str	r3, [sp, #4]
 80069b2:	688a      	ldr	r2, [r1, #8]
 80069b4:	690b      	ldr	r3, [r1, #16]
 80069b6:	000c      	movs	r4, r1
 80069b8:	9000      	str	r0, [sp, #0]
 80069ba:	4293      	cmp	r3, r2
 80069bc:	da00      	bge.n	80069c0 <_printf_common+0x14>
 80069be:	0013      	movs	r3, r2
 80069c0:	0022      	movs	r2, r4
 80069c2:	602b      	str	r3, [r5, #0]
 80069c4:	3243      	adds	r2, #67	; 0x43
 80069c6:	7812      	ldrb	r2, [r2, #0]
 80069c8:	2a00      	cmp	r2, #0
 80069ca:	d001      	beq.n	80069d0 <_printf_common+0x24>
 80069cc:	3301      	adds	r3, #1
 80069ce:	602b      	str	r3, [r5, #0]
 80069d0:	6823      	ldr	r3, [r4, #0]
 80069d2:	069b      	lsls	r3, r3, #26
 80069d4:	d502      	bpl.n	80069dc <_printf_common+0x30>
 80069d6:	682b      	ldr	r3, [r5, #0]
 80069d8:	3302      	adds	r3, #2
 80069da:	602b      	str	r3, [r5, #0]
 80069dc:	6822      	ldr	r2, [r4, #0]
 80069de:	2306      	movs	r3, #6
 80069e0:	0017      	movs	r7, r2
 80069e2:	401f      	ands	r7, r3
 80069e4:	421a      	tst	r2, r3
 80069e6:	d027      	beq.n	8006a38 <_printf_common+0x8c>
 80069e8:	0023      	movs	r3, r4
 80069ea:	3343      	adds	r3, #67	; 0x43
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	1e5a      	subs	r2, r3, #1
 80069f0:	4193      	sbcs	r3, r2
 80069f2:	6822      	ldr	r2, [r4, #0]
 80069f4:	0692      	lsls	r2, r2, #26
 80069f6:	d430      	bmi.n	8006a5a <_printf_common+0xae>
 80069f8:	0022      	movs	r2, r4
 80069fa:	9901      	ldr	r1, [sp, #4]
 80069fc:	9800      	ldr	r0, [sp, #0]
 80069fe:	9e08      	ldr	r6, [sp, #32]
 8006a00:	3243      	adds	r2, #67	; 0x43
 8006a02:	47b0      	blx	r6
 8006a04:	1c43      	adds	r3, r0, #1
 8006a06:	d025      	beq.n	8006a54 <_printf_common+0xa8>
 8006a08:	2306      	movs	r3, #6
 8006a0a:	6820      	ldr	r0, [r4, #0]
 8006a0c:	682a      	ldr	r2, [r5, #0]
 8006a0e:	68e1      	ldr	r1, [r4, #12]
 8006a10:	2500      	movs	r5, #0
 8006a12:	4003      	ands	r3, r0
 8006a14:	2b04      	cmp	r3, #4
 8006a16:	d103      	bne.n	8006a20 <_printf_common+0x74>
 8006a18:	1a8d      	subs	r5, r1, r2
 8006a1a:	43eb      	mvns	r3, r5
 8006a1c:	17db      	asrs	r3, r3, #31
 8006a1e:	401d      	ands	r5, r3
 8006a20:	68a3      	ldr	r3, [r4, #8]
 8006a22:	6922      	ldr	r2, [r4, #16]
 8006a24:	4293      	cmp	r3, r2
 8006a26:	dd01      	ble.n	8006a2c <_printf_common+0x80>
 8006a28:	1a9b      	subs	r3, r3, r2
 8006a2a:	18ed      	adds	r5, r5, r3
 8006a2c:	2700      	movs	r7, #0
 8006a2e:	42bd      	cmp	r5, r7
 8006a30:	d120      	bne.n	8006a74 <_printf_common+0xc8>
 8006a32:	2000      	movs	r0, #0
 8006a34:	e010      	b.n	8006a58 <_printf_common+0xac>
 8006a36:	3701      	adds	r7, #1
 8006a38:	68e3      	ldr	r3, [r4, #12]
 8006a3a:	682a      	ldr	r2, [r5, #0]
 8006a3c:	1a9b      	subs	r3, r3, r2
 8006a3e:	42bb      	cmp	r3, r7
 8006a40:	ddd2      	ble.n	80069e8 <_printf_common+0x3c>
 8006a42:	0022      	movs	r2, r4
 8006a44:	2301      	movs	r3, #1
 8006a46:	9901      	ldr	r1, [sp, #4]
 8006a48:	9800      	ldr	r0, [sp, #0]
 8006a4a:	9e08      	ldr	r6, [sp, #32]
 8006a4c:	3219      	adds	r2, #25
 8006a4e:	47b0      	blx	r6
 8006a50:	1c43      	adds	r3, r0, #1
 8006a52:	d1f0      	bne.n	8006a36 <_printf_common+0x8a>
 8006a54:	2001      	movs	r0, #1
 8006a56:	4240      	negs	r0, r0
 8006a58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006a5a:	2030      	movs	r0, #48	; 0x30
 8006a5c:	18e1      	adds	r1, r4, r3
 8006a5e:	3143      	adds	r1, #67	; 0x43
 8006a60:	7008      	strb	r0, [r1, #0]
 8006a62:	0021      	movs	r1, r4
 8006a64:	1c5a      	adds	r2, r3, #1
 8006a66:	3145      	adds	r1, #69	; 0x45
 8006a68:	7809      	ldrb	r1, [r1, #0]
 8006a6a:	18a2      	adds	r2, r4, r2
 8006a6c:	3243      	adds	r2, #67	; 0x43
 8006a6e:	3302      	adds	r3, #2
 8006a70:	7011      	strb	r1, [r2, #0]
 8006a72:	e7c1      	b.n	80069f8 <_printf_common+0x4c>
 8006a74:	0022      	movs	r2, r4
 8006a76:	2301      	movs	r3, #1
 8006a78:	9901      	ldr	r1, [sp, #4]
 8006a7a:	9800      	ldr	r0, [sp, #0]
 8006a7c:	9e08      	ldr	r6, [sp, #32]
 8006a7e:	321a      	adds	r2, #26
 8006a80:	47b0      	blx	r6
 8006a82:	1c43      	adds	r3, r0, #1
 8006a84:	d0e6      	beq.n	8006a54 <_printf_common+0xa8>
 8006a86:	3701      	adds	r7, #1
 8006a88:	e7d1      	b.n	8006a2e <_printf_common+0x82>
	...

08006a8c <_printf_i>:
 8006a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a8e:	b08b      	sub	sp, #44	; 0x2c
 8006a90:	9206      	str	r2, [sp, #24]
 8006a92:	000a      	movs	r2, r1
 8006a94:	3243      	adds	r2, #67	; 0x43
 8006a96:	9307      	str	r3, [sp, #28]
 8006a98:	9005      	str	r0, [sp, #20]
 8006a9a:	9204      	str	r2, [sp, #16]
 8006a9c:	7e0a      	ldrb	r2, [r1, #24]
 8006a9e:	000c      	movs	r4, r1
 8006aa0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006aa2:	2a78      	cmp	r2, #120	; 0x78
 8006aa4:	d806      	bhi.n	8006ab4 <_printf_i+0x28>
 8006aa6:	2a62      	cmp	r2, #98	; 0x62
 8006aa8:	d808      	bhi.n	8006abc <_printf_i+0x30>
 8006aaa:	2a00      	cmp	r2, #0
 8006aac:	d100      	bne.n	8006ab0 <_printf_i+0x24>
 8006aae:	e0c0      	b.n	8006c32 <_printf_i+0x1a6>
 8006ab0:	2a58      	cmp	r2, #88	; 0x58
 8006ab2:	d052      	beq.n	8006b5a <_printf_i+0xce>
 8006ab4:	0026      	movs	r6, r4
 8006ab6:	3642      	adds	r6, #66	; 0x42
 8006ab8:	7032      	strb	r2, [r6, #0]
 8006aba:	e022      	b.n	8006b02 <_printf_i+0x76>
 8006abc:	0010      	movs	r0, r2
 8006abe:	3863      	subs	r0, #99	; 0x63
 8006ac0:	2815      	cmp	r0, #21
 8006ac2:	d8f7      	bhi.n	8006ab4 <_printf_i+0x28>
 8006ac4:	f7f9 fb3c 	bl	8000140 <__gnu_thumb1_case_shi>
 8006ac8:	001f0016 	.word	0x001f0016
 8006acc:	fff6fff6 	.word	0xfff6fff6
 8006ad0:	fff6fff6 	.word	0xfff6fff6
 8006ad4:	fff6001f 	.word	0xfff6001f
 8006ad8:	fff6fff6 	.word	0xfff6fff6
 8006adc:	00a8fff6 	.word	0x00a8fff6
 8006ae0:	009a0036 	.word	0x009a0036
 8006ae4:	fff6fff6 	.word	0xfff6fff6
 8006ae8:	fff600b9 	.word	0xfff600b9
 8006aec:	fff60036 	.word	0xfff60036
 8006af0:	009efff6 	.word	0x009efff6
 8006af4:	0026      	movs	r6, r4
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	3642      	adds	r6, #66	; 0x42
 8006afa:	1d11      	adds	r1, r2, #4
 8006afc:	6019      	str	r1, [r3, #0]
 8006afe:	6813      	ldr	r3, [r2, #0]
 8006b00:	7033      	strb	r3, [r6, #0]
 8006b02:	2301      	movs	r3, #1
 8006b04:	e0a7      	b.n	8006c56 <_printf_i+0x1ca>
 8006b06:	6808      	ldr	r0, [r1, #0]
 8006b08:	6819      	ldr	r1, [r3, #0]
 8006b0a:	1d0a      	adds	r2, r1, #4
 8006b0c:	0605      	lsls	r5, r0, #24
 8006b0e:	d50b      	bpl.n	8006b28 <_printf_i+0x9c>
 8006b10:	680d      	ldr	r5, [r1, #0]
 8006b12:	601a      	str	r2, [r3, #0]
 8006b14:	2d00      	cmp	r5, #0
 8006b16:	da03      	bge.n	8006b20 <_printf_i+0x94>
 8006b18:	232d      	movs	r3, #45	; 0x2d
 8006b1a:	9a04      	ldr	r2, [sp, #16]
 8006b1c:	426d      	negs	r5, r5
 8006b1e:	7013      	strb	r3, [r2, #0]
 8006b20:	4b61      	ldr	r3, [pc, #388]	; (8006ca8 <_printf_i+0x21c>)
 8006b22:	270a      	movs	r7, #10
 8006b24:	9303      	str	r3, [sp, #12]
 8006b26:	e032      	b.n	8006b8e <_printf_i+0x102>
 8006b28:	680d      	ldr	r5, [r1, #0]
 8006b2a:	601a      	str	r2, [r3, #0]
 8006b2c:	0641      	lsls	r1, r0, #25
 8006b2e:	d5f1      	bpl.n	8006b14 <_printf_i+0x88>
 8006b30:	b22d      	sxth	r5, r5
 8006b32:	e7ef      	b.n	8006b14 <_printf_i+0x88>
 8006b34:	680d      	ldr	r5, [r1, #0]
 8006b36:	6819      	ldr	r1, [r3, #0]
 8006b38:	1d08      	adds	r0, r1, #4
 8006b3a:	6018      	str	r0, [r3, #0]
 8006b3c:	062e      	lsls	r6, r5, #24
 8006b3e:	d501      	bpl.n	8006b44 <_printf_i+0xb8>
 8006b40:	680d      	ldr	r5, [r1, #0]
 8006b42:	e003      	b.n	8006b4c <_printf_i+0xc0>
 8006b44:	066d      	lsls	r5, r5, #25
 8006b46:	d5fb      	bpl.n	8006b40 <_printf_i+0xb4>
 8006b48:	680d      	ldr	r5, [r1, #0]
 8006b4a:	b2ad      	uxth	r5, r5
 8006b4c:	4b56      	ldr	r3, [pc, #344]	; (8006ca8 <_printf_i+0x21c>)
 8006b4e:	270a      	movs	r7, #10
 8006b50:	9303      	str	r3, [sp, #12]
 8006b52:	2a6f      	cmp	r2, #111	; 0x6f
 8006b54:	d117      	bne.n	8006b86 <_printf_i+0xfa>
 8006b56:	2708      	movs	r7, #8
 8006b58:	e015      	b.n	8006b86 <_printf_i+0xfa>
 8006b5a:	3145      	adds	r1, #69	; 0x45
 8006b5c:	700a      	strb	r2, [r1, #0]
 8006b5e:	4a52      	ldr	r2, [pc, #328]	; (8006ca8 <_printf_i+0x21c>)
 8006b60:	9203      	str	r2, [sp, #12]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	6821      	ldr	r1, [r4, #0]
 8006b66:	ca20      	ldmia	r2!, {r5}
 8006b68:	601a      	str	r2, [r3, #0]
 8006b6a:	0608      	lsls	r0, r1, #24
 8006b6c:	d550      	bpl.n	8006c10 <_printf_i+0x184>
 8006b6e:	07cb      	lsls	r3, r1, #31
 8006b70:	d502      	bpl.n	8006b78 <_printf_i+0xec>
 8006b72:	2320      	movs	r3, #32
 8006b74:	4319      	orrs	r1, r3
 8006b76:	6021      	str	r1, [r4, #0]
 8006b78:	2710      	movs	r7, #16
 8006b7a:	2d00      	cmp	r5, #0
 8006b7c:	d103      	bne.n	8006b86 <_printf_i+0xfa>
 8006b7e:	2320      	movs	r3, #32
 8006b80:	6822      	ldr	r2, [r4, #0]
 8006b82:	439a      	bics	r2, r3
 8006b84:	6022      	str	r2, [r4, #0]
 8006b86:	0023      	movs	r3, r4
 8006b88:	2200      	movs	r2, #0
 8006b8a:	3343      	adds	r3, #67	; 0x43
 8006b8c:	701a      	strb	r2, [r3, #0]
 8006b8e:	6863      	ldr	r3, [r4, #4]
 8006b90:	60a3      	str	r3, [r4, #8]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	db03      	blt.n	8006b9e <_printf_i+0x112>
 8006b96:	2204      	movs	r2, #4
 8006b98:	6821      	ldr	r1, [r4, #0]
 8006b9a:	4391      	bics	r1, r2
 8006b9c:	6021      	str	r1, [r4, #0]
 8006b9e:	2d00      	cmp	r5, #0
 8006ba0:	d102      	bne.n	8006ba8 <_printf_i+0x11c>
 8006ba2:	9e04      	ldr	r6, [sp, #16]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d00c      	beq.n	8006bc2 <_printf_i+0x136>
 8006ba8:	9e04      	ldr	r6, [sp, #16]
 8006baa:	0028      	movs	r0, r5
 8006bac:	0039      	movs	r1, r7
 8006bae:	f7f9 fb57 	bl	8000260 <__aeabi_uidivmod>
 8006bb2:	9b03      	ldr	r3, [sp, #12]
 8006bb4:	3e01      	subs	r6, #1
 8006bb6:	5c5b      	ldrb	r3, [r3, r1]
 8006bb8:	7033      	strb	r3, [r6, #0]
 8006bba:	002b      	movs	r3, r5
 8006bbc:	0005      	movs	r5, r0
 8006bbe:	429f      	cmp	r7, r3
 8006bc0:	d9f3      	bls.n	8006baa <_printf_i+0x11e>
 8006bc2:	2f08      	cmp	r7, #8
 8006bc4:	d109      	bne.n	8006bda <_printf_i+0x14e>
 8006bc6:	6823      	ldr	r3, [r4, #0]
 8006bc8:	07db      	lsls	r3, r3, #31
 8006bca:	d506      	bpl.n	8006bda <_printf_i+0x14e>
 8006bcc:	6863      	ldr	r3, [r4, #4]
 8006bce:	6922      	ldr	r2, [r4, #16]
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	dc02      	bgt.n	8006bda <_printf_i+0x14e>
 8006bd4:	2330      	movs	r3, #48	; 0x30
 8006bd6:	3e01      	subs	r6, #1
 8006bd8:	7033      	strb	r3, [r6, #0]
 8006bda:	9b04      	ldr	r3, [sp, #16]
 8006bdc:	1b9b      	subs	r3, r3, r6
 8006bde:	6123      	str	r3, [r4, #16]
 8006be0:	9b07      	ldr	r3, [sp, #28]
 8006be2:	0021      	movs	r1, r4
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	9805      	ldr	r0, [sp, #20]
 8006be8:	9b06      	ldr	r3, [sp, #24]
 8006bea:	aa09      	add	r2, sp, #36	; 0x24
 8006bec:	f7ff fede 	bl	80069ac <_printf_common>
 8006bf0:	1c43      	adds	r3, r0, #1
 8006bf2:	d135      	bne.n	8006c60 <_printf_i+0x1d4>
 8006bf4:	2001      	movs	r0, #1
 8006bf6:	4240      	negs	r0, r0
 8006bf8:	b00b      	add	sp, #44	; 0x2c
 8006bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bfc:	2220      	movs	r2, #32
 8006bfe:	6809      	ldr	r1, [r1, #0]
 8006c00:	430a      	orrs	r2, r1
 8006c02:	6022      	str	r2, [r4, #0]
 8006c04:	0022      	movs	r2, r4
 8006c06:	2178      	movs	r1, #120	; 0x78
 8006c08:	3245      	adds	r2, #69	; 0x45
 8006c0a:	7011      	strb	r1, [r2, #0]
 8006c0c:	4a27      	ldr	r2, [pc, #156]	; (8006cac <_printf_i+0x220>)
 8006c0e:	e7a7      	b.n	8006b60 <_printf_i+0xd4>
 8006c10:	0648      	lsls	r0, r1, #25
 8006c12:	d5ac      	bpl.n	8006b6e <_printf_i+0xe2>
 8006c14:	b2ad      	uxth	r5, r5
 8006c16:	e7aa      	b.n	8006b6e <_printf_i+0xe2>
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	680d      	ldr	r5, [r1, #0]
 8006c1c:	1d10      	adds	r0, r2, #4
 8006c1e:	6949      	ldr	r1, [r1, #20]
 8006c20:	6018      	str	r0, [r3, #0]
 8006c22:	6813      	ldr	r3, [r2, #0]
 8006c24:	062e      	lsls	r6, r5, #24
 8006c26:	d501      	bpl.n	8006c2c <_printf_i+0x1a0>
 8006c28:	6019      	str	r1, [r3, #0]
 8006c2a:	e002      	b.n	8006c32 <_printf_i+0x1a6>
 8006c2c:	066d      	lsls	r5, r5, #25
 8006c2e:	d5fb      	bpl.n	8006c28 <_printf_i+0x19c>
 8006c30:	8019      	strh	r1, [r3, #0]
 8006c32:	2300      	movs	r3, #0
 8006c34:	9e04      	ldr	r6, [sp, #16]
 8006c36:	6123      	str	r3, [r4, #16]
 8006c38:	e7d2      	b.n	8006be0 <_printf_i+0x154>
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	1d11      	adds	r1, r2, #4
 8006c3e:	6019      	str	r1, [r3, #0]
 8006c40:	6816      	ldr	r6, [r2, #0]
 8006c42:	2100      	movs	r1, #0
 8006c44:	0030      	movs	r0, r6
 8006c46:	6862      	ldr	r2, [r4, #4]
 8006c48:	f000 f832 	bl	8006cb0 <memchr>
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	d001      	beq.n	8006c54 <_printf_i+0x1c8>
 8006c50:	1b80      	subs	r0, r0, r6
 8006c52:	6060      	str	r0, [r4, #4]
 8006c54:	6863      	ldr	r3, [r4, #4]
 8006c56:	6123      	str	r3, [r4, #16]
 8006c58:	2300      	movs	r3, #0
 8006c5a:	9a04      	ldr	r2, [sp, #16]
 8006c5c:	7013      	strb	r3, [r2, #0]
 8006c5e:	e7bf      	b.n	8006be0 <_printf_i+0x154>
 8006c60:	6923      	ldr	r3, [r4, #16]
 8006c62:	0032      	movs	r2, r6
 8006c64:	9906      	ldr	r1, [sp, #24]
 8006c66:	9805      	ldr	r0, [sp, #20]
 8006c68:	9d07      	ldr	r5, [sp, #28]
 8006c6a:	47a8      	blx	r5
 8006c6c:	1c43      	adds	r3, r0, #1
 8006c6e:	d0c1      	beq.n	8006bf4 <_printf_i+0x168>
 8006c70:	6823      	ldr	r3, [r4, #0]
 8006c72:	079b      	lsls	r3, r3, #30
 8006c74:	d415      	bmi.n	8006ca2 <_printf_i+0x216>
 8006c76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c78:	68e0      	ldr	r0, [r4, #12]
 8006c7a:	4298      	cmp	r0, r3
 8006c7c:	dabc      	bge.n	8006bf8 <_printf_i+0x16c>
 8006c7e:	0018      	movs	r0, r3
 8006c80:	e7ba      	b.n	8006bf8 <_printf_i+0x16c>
 8006c82:	0022      	movs	r2, r4
 8006c84:	2301      	movs	r3, #1
 8006c86:	9906      	ldr	r1, [sp, #24]
 8006c88:	9805      	ldr	r0, [sp, #20]
 8006c8a:	9e07      	ldr	r6, [sp, #28]
 8006c8c:	3219      	adds	r2, #25
 8006c8e:	47b0      	blx	r6
 8006c90:	1c43      	adds	r3, r0, #1
 8006c92:	d0af      	beq.n	8006bf4 <_printf_i+0x168>
 8006c94:	3501      	adds	r5, #1
 8006c96:	68e3      	ldr	r3, [r4, #12]
 8006c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c9a:	1a9b      	subs	r3, r3, r2
 8006c9c:	42ab      	cmp	r3, r5
 8006c9e:	dcf0      	bgt.n	8006c82 <_printf_i+0x1f6>
 8006ca0:	e7e9      	b.n	8006c76 <_printf_i+0x1ea>
 8006ca2:	2500      	movs	r5, #0
 8006ca4:	e7f7      	b.n	8006c96 <_printf_i+0x20a>
 8006ca6:	46c0      	nop			; (mov r8, r8)
 8006ca8:	08007a8d 	.word	0x08007a8d
 8006cac:	08007a9e 	.word	0x08007a9e

08006cb0 <memchr>:
 8006cb0:	b2c9      	uxtb	r1, r1
 8006cb2:	1882      	adds	r2, r0, r2
 8006cb4:	4290      	cmp	r0, r2
 8006cb6:	d101      	bne.n	8006cbc <memchr+0xc>
 8006cb8:	2000      	movs	r0, #0
 8006cba:	4770      	bx	lr
 8006cbc:	7803      	ldrb	r3, [r0, #0]
 8006cbe:	428b      	cmp	r3, r1
 8006cc0:	d0fb      	beq.n	8006cba <memchr+0xa>
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	e7f6      	b.n	8006cb4 <memchr+0x4>

08006cc6 <memmove>:
 8006cc6:	b510      	push	{r4, lr}
 8006cc8:	4288      	cmp	r0, r1
 8006cca:	d902      	bls.n	8006cd2 <memmove+0xc>
 8006ccc:	188b      	adds	r3, r1, r2
 8006cce:	4298      	cmp	r0, r3
 8006cd0:	d303      	bcc.n	8006cda <memmove+0x14>
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	e007      	b.n	8006ce6 <memmove+0x20>
 8006cd6:	5c8b      	ldrb	r3, [r1, r2]
 8006cd8:	5483      	strb	r3, [r0, r2]
 8006cda:	3a01      	subs	r2, #1
 8006cdc:	d2fb      	bcs.n	8006cd6 <memmove+0x10>
 8006cde:	bd10      	pop	{r4, pc}
 8006ce0:	5ccc      	ldrb	r4, [r1, r3]
 8006ce2:	54c4      	strb	r4, [r0, r3]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d1fa      	bne.n	8006ce0 <memmove+0x1a>
 8006cea:	e7f8      	b.n	8006cde <memmove+0x18>

08006cec <_free_r>:
 8006cec:	b570      	push	{r4, r5, r6, lr}
 8006cee:	0005      	movs	r5, r0
 8006cf0:	2900      	cmp	r1, #0
 8006cf2:	d010      	beq.n	8006d16 <_free_r+0x2a>
 8006cf4:	1f0c      	subs	r4, r1, #4
 8006cf6:	6823      	ldr	r3, [r4, #0]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	da00      	bge.n	8006cfe <_free_r+0x12>
 8006cfc:	18e4      	adds	r4, r4, r3
 8006cfe:	0028      	movs	r0, r5
 8006d00:	f000 f8d4 	bl	8006eac <__malloc_lock>
 8006d04:	4a1d      	ldr	r2, [pc, #116]	; (8006d7c <_free_r+0x90>)
 8006d06:	6813      	ldr	r3, [r2, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d105      	bne.n	8006d18 <_free_r+0x2c>
 8006d0c:	6063      	str	r3, [r4, #4]
 8006d0e:	6014      	str	r4, [r2, #0]
 8006d10:	0028      	movs	r0, r5
 8006d12:	f000 f8d3 	bl	8006ebc <__malloc_unlock>
 8006d16:	bd70      	pop	{r4, r5, r6, pc}
 8006d18:	42a3      	cmp	r3, r4
 8006d1a:	d908      	bls.n	8006d2e <_free_r+0x42>
 8006d1c:	6821      	ldr	r1, [r4, #0]
 8006d1e:	1860      	adds	r0, r4, r1
 8006d20:	4283      	cmp	r3, r0
 8006d22:	d1f3      	bne.n	8006d0c <_free_r+0x20>
 8006d24:	6818      	ldr	r0, [r3, #0]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	1841      	adds	r1, r0, r1
 8006d2a:	6021      	str	r1, [r4, #0]
 8006d2c:	e7ee      	b.n	8006d0c <_free_r+0x20>
 8006d2e:	001a      	movs	r2, r3
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <_free_r+0x4e>
 8006d36:	42a3      	cmp	r3, r4
 8006d38:	d9f9      	bls.n	8006d2e <_free_r+0x42>
 8006d3a:	6811      	ldr	r1, [r2, #0]
 8006d3c:	1850      	adds	r0, r2, r1
 8006d3e:	42a0      	cmp	r0, r4
 8006d40:	d10b      	bne.n	8006d5a <_free_r+0x6e>
 8006d42:	6820      	ldr	r0, [r4, #0]
 8006d44:	1809      	adds	r1, r1, r0
 8006d46:	1850      	adds	r0, r2, r1
 8006d48:	6011      	str	r1, [r2, #0]
 8006d4a:	4283      	cmp	r3, r0
 8006d4c:	d1e0      	bne.n	8006d10 <_free_r+0x24>
 8006d4e:	6818      	ldr	r0, [r3, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	1841      	adds	r1, r0, r1
 8006d54:	6011      	str	r1, [r2, #0]
 8006d56:	6053      	str	r3, [r2, #4]
 8006d58:	e7da      	b.n	8006d10 <_free_r+0x24>
 8006d5a:	42a0      	cmp	r0, r4
 8006d5c:	d902      	bls.n	8006d64 <_free_r+0x78>
 8006d5e:	230c      	movs	r3, #12
 8006d60:	602b      	str	r3, [r5, #0]
 8006d62:	e7d5      	b.n	8006d10 <_free_r+0x24>
 8006d64:	6821      	ldr	r1, [r4, #0]
 8006d66:	1860      	adds	r0, r4, r1
 8006d68:	4283      	cmp	r3, r0
 8006d6a:	d103      	bne.n	8006d74 <_free_r+0x88>
 8006d6c:	6818      	ldr	r0, [r3, #0]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	1841      	adds	r1, r0, r1
 8006d72:	6021      	str	r1, [r4, #0]
 8006d74:	6063      	str	r3, [r4, #4]
 8006d76:	6054      	str	r4, [r2, #4]
 8006d78:	e7ca      	b.n	8006d10 <_free_r+0x24>
 8006d7a:	46c0      	nop			; (mov r8, r8)
 8006d7c:	20000b38 	.word	0x20000b38

08006d80 <_malloc_r>:
 8006d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d82:	2303      	movs	r3, #3
 8006d84:	1ccd      	adds	r5, r1, #3
 8006d86:	439d      	bics	r5, r3
 8006d88:	3508      	adds	r5, #8
 8006d8a:	0006      	movs	r6, r0
 8006d8c:	2d0c      	cmp	r5, #12
 8006d8e:	d21f      	bcs.n	8006dd0 <_malloc_r+0x50>
 8006d90:	250c      	movs	r5, #12
 8006d92:	42a9      	cmp	r1, r5
 8006d94:	d81e      	bhi.n	8006dd4 <_malloc_r+0x54>
 8006d96:	0030      	movs	r0, r6
 8006d98:	f000 f888 	bl	8006eac <__malloc_lock>
 8006d9c:	4925      	ldr	r1, [pc, #148]	; (8006e34 <_malloc_r+0xb4>)
 8006d9e:	680a      	ldr	r2, [r1, #0]
 8006da0:	0014      	movs	r4, r2
 8006da2:	2c00      	cmp	r4, #0
 8006da4:	d11a      	bne.n	8006ddc <_malloc_r+0x5c>
 8006da6:	4f24      	ldr	r7, [pc, #144]	; (8006e38 <_malloc_r+0xb8>)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d104      	bne.n	8006db8 <_malloc_r+0x38>
 8006dae:	0021      	movs	r1, r4
 8006db0:	0030      	movs	r0, r6
 8006db2:	f000 f869 	bl	8006e88 <_sbrk_r>
 8006db6:	6038      	str	r0, [r7, #0]
 8006db8:	0029      	movs	r1, r5
 8006dba:	0030      	movs	r0, r6
 8006dbc:	f000 f864 	bl	8006e88 <_sbrk_r>
 8006dc0:	1c43      	adds	r3, r0, #1
 8006dc2:	d12b      	bne.n	8006e1c <_malloc_r+0x9c>
 8006dc4:	230c      	movs	r3, #12
 8006dc6:	0030      	movs	r0, r6
 8006dc8:	6033      	str	r3, [r6, #0]
 8006dca:	f000 f877 	bl	8006ebc <__malloc_unlock>
 8006dce:	e003      	b.n	8006dd8 <_malloc_r+0x58>
 8006dd0:	2d00      	cmp	r5, #0
 8006dd2:	dade      	bge.n	8006d92 <_malloc_r+0x12>
 8006dd4:	230c      	movs	r3, #12
 8006dd6:	6033      	str	r3, [r6, #0]
 8006dd8:	2000      	movs	r0, #0
 8006dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ddc:	6823      	ldr	r3, [r4, #0]
 8006dde:	1b5b      	subs	r3, r3, r5
 8006de0:	d419      	bmi.n	8006e16 <_malloc_r+0x96>
 8006de2:	2b0b      	cmp	r3, #11
 8006de4:	d903      	bls.n	8006dee <_malloc_r+0x6e>
 8006de6:	6023      	str	r3, [r4, #0]
 8006de8:	18e4      	adds	r4, r4, r3
 8006dea:	6025      	str	r5, [r4, #0]
 8006dec:	e003      	b.n	8006df6 <_malloc_r+0x76>
 8006dee:	6863      	ldr	r3, [r4, #4]
 8006df0:	42a2      	cmp	r2, r4
 8006df2:	d10e      	bne.n	8006e12 <_malloc_r+0x92>
 8006df4:	600b      	str	r3, [r1, #0]
 8006df6:	0030      	movs	r0, r6
 8006df8:	f000 f860 	bl	8006ebc <__malloc_unlock>
 8006dfc:	0020      	movs	r0, r4
 8006dfe:	2207      	movs	r2, #7
 8006e00:	300b      	adds	r0, #11
 8006e02:	1d23      	adds	r3, r4, #4
 8006e04:	4390      	bics	r0, r2
 8006e06:	1ac2      	subs	r2, r0, r3
 8006e08:	4298      	cmp	r0, r3
 8006e0a:	d0e6      	beq.n	8006dda <_malloc_r+0x5a>
 8006e0c:	1a1b      	subs	r3, r3, r0
 8006e0e:	50a3      	str	r3, [r4, r2]
 8006e10:	e7e3      	b.n	8006dda <_malloc_r+0x5a>
 8006e12:	6053      	str	r3, [r2, #4]
 8006e14:	e7ef      	b.n	8006df6 <_malloc_r+0x76>
 8006e16:	0022      	movs	r2, r4
 8006e18:	6864      	ldr	r4, [r4, #4]
 8006e1a:	e7c2      	b.n	8006da2 <_malloc_r+0x22>
 8006e1c:	2303      	movs	r3, #3
 8006e1e:	1cc4      	adds	r4, r0, #3
 8006e20:	439c      	bics	r4, r3
 8006e22:	42a0      	cmp	r0, r4
 8006e24:	d0e1      	beq.n	8006dea <_malloc_r+0x6a>
 8006e26:	1a21      	subs	r1, r4, r0
 8006e28:	0030      	movs	r0, r6
 8006e2a:	f000 f82d 	bl	8006e88 <_sbrk_r>
 8006e2e:	1c43      	adds	r3, r0, #1
 8006e30:	d1db      	bne.n	8006dea <_malloc_r+0x6a>
 8006e32:	e7c7      	b.n	8006dc4 <_malloc_r+0x44>
 8006e34:	20000b38 	.word	0x20000b38
 8006e38:	20000b3c 	.word	0x20000b3c

08006e3c <_realloc_r>:
 8006e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e3e:	0007      	movs	r7, r0
 8006e40:	000d      	movs	r5, r1
 8006e42:	0016      	movs	r6, r2
 8006e44:	2900      	cmp	r1, #0
 8006e46:	d105      	bne.n	8006e54 <_realloc_r+0x18>
 8006e48:	0011      	movs	r1, r2
 8006e4a:	f7ff ff99 	bl	8006d80 <_malloc_r>
 8006e4e:	0004      	movs	r4, r0
 8006e50:	0020      	movs	r0, r4
 8006e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e54:	2a00      	cmp	r2, #0
 8006e56:	d103      	bne.n	8006e60 <_realloc_r+0x24>
 8006e58:	f7ff ff48 	bl	8006cec <_free_r>
 8006e5c:	0034      	movs	r4, r6
 8006e5e:	e7f7      	b.n	8006e50 <_realloc_r+0x14>
 8006e60:	f000 f834 	bl	8006ecc <_malloc_usable_size_r>
 8006e64:	002c      	movs	r4, r5
 8006e66:	42b0      	cmp	r0, r6
 8006e68:	d2f2      	bcs.n	8006e50 <_realloc_r+0x14>
 8006e6a:	0031      	movs	r1, r6
 8006e6c:	0038      	movs	r0, r7
 8006e6e:	f7ff ff87 	bl	8006d80 <_malloc_r>
 8006e72:	1e04      	subs	r4, r0, #0
 8006e74:	d0ec      	beq.n	8006e50 <_realloc_r+0x14>
 8006e76:	0029      	movs	r1, r5
 8006e78:	0032      	movs	r2, r6
 8006e7a:	f7ff fbd9 	bl	8006630 <memcpy>
 8006e7e:	0029      	movs	r1, r5
 8006e80:	0038      	movs	r0, r7
 8006e82:	f7ff ff33 	bl	8006cec <_free_r>
 8006e86:	e7e3      	b.n	8006e50 <_realloc_r+0x14>

08006e88 <_sbrk_r>:
 8006e88:	2300      	movs	r3, #0
 8006e8a:	b570      	push	{r4, r5, r6, lr}
 8006e8c:	4d06      	ldr	r5, [pc, #24]	; (8006ea8 <_sbrk_r+0x20>)
 8006e8e:	0004      	movs	r4, r0
 8006e90:	0008      	movs	r0, r1
 8006e92:	602b      	str	r3, [r5, #0]
 8006e94:	f7fb ff28 	bl	8002ce8 <_sbrk>
 8006e98:	1c43      	adds	r3, r0, #1
 8006e9a:	d103      	bne.n	8006ea4 <_sbrk_r+0x1c>
 8006e9c:	682b      	ldr	r3, [r5, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d000      	beq.n	8006ea4 <_sbrk_r+0x1c>
 8006ea2:	6023      	str	r3, [r4, #0]
 8006ea4:	bd70      	pop	{r4, r5, r6, pc}
 8006ea6:	46c0      	nop			; (mov r8, r8)
 8006ea8:	20001b8c 	.word	0x20001b8c

08006eac <__malloc_lock>:
 8006eac:	b510      	push	{r4, lr}
 8006eae:	4802      	ldr	r0, [pc, #8]	; (8006eb8 <__malloc_lock+0xc>)
 8006eb0:	f000 f814 	bl	8006edc <__retarget_lock_acquire_recursive>
 8006eb4:	bd10      	pop	{r4, pc}
 8006eb6:	46c0      	nop			; (mov r8, r8)
 8006eb8:	20001b94 	.word	0x20001b94

08006ebc <__malloc_unlock>:
 8006ebc:	b510      	push	{r4, lr}
 8006ebe:	4802      	ldr	r0, [pc, #8]	; (8006ec8 <__malloc_unlock+0xc>)
 8006ec0:	f000 f80d 	bl	8006ede <__retarget_lock_release_recursive>
 8006ec4:	bd10      	pop	{r4, pc}
 8006ec6:	46c0      	nop			; (mov r8, r8)
 8006ec8:	20001b94 	.word	0x20001b94

08006ecc <_malloc_usable_size_r>:
 8006ecc:	1f0b      	subs	r3, r1, #4
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	1f18      	subs	r0, r3, #4
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	da01      	bge.n	8006eda <_malloc_usable_size_r+0xe>
 8006ed6:	580b      	ldr	r3, [r1, r0]
 8006ed8:	18c0      	adds	r0, r0, r3
 8006eda:	4770      	bx	lr

08006edc <__retarget_lock_acquire_recursive>:
 8006edc:	4770      	bx	lr

08006ede <__retarget_lock_release_recursive>:
 8006ede:	4770      	bx	lr

08006ee0 <_init>:
 8006ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ee2:	46c0      	nop			; (mov r8, r8)
 8006ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ee6:	bc08      	pop	{r3}
 8006ee8:	469e      	mov	lr, r3
 8006eea:	4770      	bx	lr

08006eec <_fini>:
 8006eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eee:	46c0      	nop			; (mov r8, r8)
 8006ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ef2:	bc08      	pop	{r3}
 8006ef4:	469e      	mov	lr, r3
 8006ef6:	4770      	bx	lr
