+====================================+====================================+===============================================================================================================================+
| Launch Setup Clock                 | Launch Hold Clock                  | Pin                                                                                                                           |
+====================================+====================================+===============================================================================================================================+
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R         |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R         |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R         |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R         |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R        |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S         |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/R       |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R         |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R         |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/R     |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/R    |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/R      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R         |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S   |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S      |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/R |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/R         |
| clk_fpga_0                         | clk_fpga_0                         | main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R         |
| clk_out1_main_design_clk_wiz_0_1_1 | clk_out1_main_design_clk_wiz_0_1_1 | main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D                                                                   |
| clk_out1_main_design_clk_wiz_0_1_1 | clk_out1_main_design_clk_wiz_0_1_1 | main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D                                                                   |
| clk_out1_main_design_clk_wiz_0_1_1 | clk_out1_main_design_clk_wiz_0_1_1 | main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D                                                                   |
| clk_out1_main_design_clk_wiz_0_1_1 | clk_out1_main_design_clk_wiz_0_1_1 | main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D                                                                   |
| clk_out1_main_design_clk_wiz_0_1_1 | clk_out1_main_design_clk_wiz_0_1_1 | main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/D                                                                   |
| clk_out1_main_design_clk_wiz_0_1_1 | clk_out1_main_design_clk_wiz_0_1_1 | main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D                                                                   |
| clk_out1_main_design_clk_wiz_0_1_1 | clk_out1_main_design_clk_wiz_0_1_1 | main_design_i/noip_lvds_stream_1/U0/i_reg[3]/D                                                                                |
| clk_out1_main_design_clk_wiz_0_1_1 | clk_out1_main_design_clk_wiz_0_1_1 | main_design_i/noip_lvds_stream_1/U0/i_reg[2]/D                                                                                |
| clk_out1_main_design_clk_wiz_0_1_1 | clk_out1_main_design_clk_wiz_0_1_1 | main_design_i/noip_lvds_stream_1/U0/i_reg[0]/D                                                                                |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/D                                                                   |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D                                                                   |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D                                                                   |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D                                                                   |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D                                                                   |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D                                                                   |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/D                                                                   |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/i_reg[1]/D                                                                                |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/i_reg[2]/D                                                                                |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/i_reg[0]/D                                                                                |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/D                                                                          |
| lvds_clk_0                         | lvds_clk_0                         | main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/D                                                                   |
+------------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
