{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598448882631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598448882639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 16:34:42 2020 " "Processing started: Wed Aug 26 16:34:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598448882639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448882639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448882639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598448883109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tilemap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tilemap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TileMap " "Found entity 1: TileMap" {  } { { "RTL/VGA/TileMap.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/TileMap.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_moveCollision " "Found entity 1: smileyface_moveCollision" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892889 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(24) " "Verilog HDL information at game_controller.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/game_controller.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598448892891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/game_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/objects_mux_all.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598448892894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyBitMap.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/KEYBOARD/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_with_mss_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_WITH_MSS_ALL " "Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numberpos.v 1 1 " "Found 1 design units, including 1 entities, in source file numberpos.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPos " "Found entity 1: numberPos" {  } { { "numberPos.v" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/numberPos.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_project_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_project_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_project_demo " "Found entity 1: top_project_demo" {  } { { "RTL/VGA/top_project_demo.bdf" "" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tile_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tile_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_array " "Found entity 1: tile_array" {  } { { "RTL/VGA/tile_array.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tile Tile tile_object.sv(18) " "Verilog HDL Declaration information at tile_object.sv(18): object \"tile\" differs only in case from object \"Tile\" in the same scope" {  } { { "RTL/VGA/tile_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598448892984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tile_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tile_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_object " "Found entity 1: tile_object" {  } { { "RTL/VGA/tile_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448892985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448892985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_project_demo " "Elaborating entity \"top_project_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598448893023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/top_project_demo.bdf" "inst" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 408 1048 1264 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893048 "|top_project_demo|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893048 "|top_project_demo|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:inst11 " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:inst11\"" {  } { { "RTL/VGA/top_project_demo.bdf" "inst11" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 408 672 920 584 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyBitMap smileyBitMap:inst1 " "Elaborating entity \"smileyBitMap\" for hierarchy \"smileyBitMap:inst1\"" {  } { { "RTL/VGA/top_project_demo.bdf" "inst1" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 80 1280 1520 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893065 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598448893310 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598448893310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst6\"" {  } { { "RTL/VGA/top_project_demo.bdf" "inst6" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 120 944 1168 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyface_moveCollision smileyface_moveCollision:inst19 " "Elaborating entity \"smileyface_moveCollision\" for hierarchy \"smileyface_moveCollision:inst19\"" {  } { { "RTL/VGA/top_project_demo.bdf" "inst19" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 168 592 824 344 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE smileyface_moveCollision.sv(43) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(43): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598448893331 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE smileyface_moveCollision.sv(44) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(44): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598448893331 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftX_FixedPoint smileyface_moveCollision.sv(114) " "Verilog HDL Always Construct warning at smileyface_moveCollision.sv(114): inferring latch(es) for variable \"topLeftX_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598448893333 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(140) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(140): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893333 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(141) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(141): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893333 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[0\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[0\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893335 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[1\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[1\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[2\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[2\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[3\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[3\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[4\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[4\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[5\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[5\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[6\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[6\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[7\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[7\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[8\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[8\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[9\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[9\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[10\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[10\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[11\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[11\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[12\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[12\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[13\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[13\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[14\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[14\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[15\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[15\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[16\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[16\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[17\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[17\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[18\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[18\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[19\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[19\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[20\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[20\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[21\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[21\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[22\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[22\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[23\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[23\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893336 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[24\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[24\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893337 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[25\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[25\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893337 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[26\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[26\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893337 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[27\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[27\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893337 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[28\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[28\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893337 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[29\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[29\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893337 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[30\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[30\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893337 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_FixedPoint\[31\] smileyface_moveCollision.sv(114) " "Inferred latch for \"topLeftX_FixedPoint\[31\]\" at smileyface_moveCollision.sv(114)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/smileyface_moveCollision.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448893337 "|top_project_demo|smileyface_moveCollision:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TileMap TileMap:inst5 " "Elaborating entity \"TileMap\" for hierarchy \"TileMap:inst5\"" {  } { { "RTL/VGA/top_project_demo.bdf" "inst5" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 928 216 440 1072 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 TileMap.sv(23) " "Verilog HDL assignment warning at TileMap.sv(23): truncated value with size 2 to match size of target (1)" {  } { { "RTL/VGA/TileMap.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/TileMap.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893348 "|top_project_demo|TileMap:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 TileMap.sv(24) " "Verilog HDL assignment warning at TileMap.sv(24): truncated value with size 2 to match size of target (1)" {  } { { "RTL/VGA/TileMap.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/TileMap.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893349 "|top_project_demo|TileMap:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 TileMap.sv(25) " "Verilog HDL assignment warning at TileMap.sv(25): truncated value with size 2 to match size of target (1)" {  } { { "RTL/VGA/TileMap.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/TileMap.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893349 "|top_project_demo|TileMap:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_object tile_object:inst7 " "Elaborating entity \"tile_object\" for hierarchy \"tile_object:inst7\"" {  } { { "RTL/VGA/top_project_demo.bdf" "inst7" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 784 208 416 896 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tile_object.sv(21) " "Verilog HDL assignment warning at tile_object.sv(21): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tile_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893356 "|top_project_demo|tile_object:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tile_object.sv(22) " "Verilog HDL assignment warning at tile_object.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tile_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893356 "|top_project_demo|tile_object:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tile_object.sv(42) " "Verilog HDL assignment warning at tile_object.sv(42): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tile_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893357 "|top_project_demo|tile_object:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tile_object.sv(43) " "Verilog HDL assignment warning at tile_object.sv(43): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tile_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893357 "|top_project_demo|tile_object:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_array tile_object:inst7\|tile_array:Tile " "Elaborating entity \"tile_array\" for hierarchy \"tile_object:inst7\|tile_array:Tile\"" {  } { { "RTL/VGA/tile_object.sv" "Tile" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "160 128 tile_array.sv(14) " "Verilog HDL assignment warning at tile_array.sv(14): truncated value with size 160 to match size of target (128)" {  } { { "RTL/VGA/tile_array.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_array.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893363 "|top_project_demo|tile_object:inst7|tile_array:Tile"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tile_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tile_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598448893364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_drawSquare back_ground_drawSquare:inst13 " "Elaborating entity \"back_ground_drawSquare\" for hierarchy \"back_ground_drawSquare:inst13\"" {  } { { "RTL/VGA/top_project_demo.bdf" "inst13" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 504 128 352 616 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(37) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(37): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/back_ground_drawSquare.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893369 "|top_project_demo|back_ground_drawSquare:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(44) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(44): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/back_ground_drawSquare.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893370 "|top_project_demo|back_ground_drawSquare:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(53) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(53): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/back_ground_drawSquare.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893370 "|top_project_demo|back_ground_drawSquare:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(64) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(64): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/back_ground_drawSquare.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598448893370 "|top_project_demo|back_ground_drawSquare:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:inst12 " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:inst12\"" {  } { { "RTL/VGA/top_project_demo.bdf" "inst12" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 584 680 920 728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448893375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6i84 " "Found entity 1: altsyncram_6i84" {  } { { "db/altsyncram_6i84.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/altsyncram_6i84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448895460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448895460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448895672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448895672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448895757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448895757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9i " "Found entity 1: cntr_f9i" {  } { { "db/cntr_f9i.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/cntr_f9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448895876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448895876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448895924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448895924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448895997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448895997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448896082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448896082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448896127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448896127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448896192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448896192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448896235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448896235 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448896719 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598448896854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.26.16:35:01 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2020.08.26.16:35:01 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448901289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448904376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448904525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448907508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448907656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448907806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448907969 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448907975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448907976 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598448908660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448908882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448908882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448908958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448908958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448908959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448908959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448909031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448909031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448909117 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448909117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448909117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448909185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448909185 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tile_object:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tile_object:inst7\|Div0\"" {  } { { "RTL/VGA/tile_object.sv" "Div0" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598448910999 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tile_object:inst7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tile_object:inst7\|Div1\"" {  } { { "RTL/VGA/tile_object.sv" "Div1" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598448910999 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598448910999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tile_object:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tile_object:inst7\|lpm_divide:Div0\"" {  } { { "RTL/VGA/tile_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448911089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tile_object:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"tile_object:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598448911089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598448911089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598448911089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598448911089 ""}  } { { "RTL/VGA/tile_object.sv" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/tile_object.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598448911089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448911134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448911134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448911150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448911150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Projects/Lab1A/project/25.08.20_15.08_restored/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598448911172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448911172 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/VGA/top_project_demo.bdf" "" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 560 1352 1528 576 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598448912761 "|top_project_demo|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598448912761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448912874 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598448913322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448913776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448914317 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/Lab1A/project/25.08.20_15.08_restored/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Projects/Lab1A/project/25.08.20_15.08_restored/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448914741 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 165 231 0 0 66 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 165 of its 231 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 66 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1598448915879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598448915932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598448915932 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "RTL/VGA/top_project_demo.bdf" "" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 184 112 288 200 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598448916375 "|top_project_demo|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "RTL/VGA/top_project_demo.bdf" "" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 184 112 288 200 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598448916375 "|top_project_demo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "RTL/VGA/top_project_demo.bdf" "" { Schematic "C:/Projects/Lab1A/project/25.08.20_15.08_restored/RTL/VGA/top_project_demo.bdf" { { 184 112 288 200 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598448916375 "|top_project_demo|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598448916375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2671 " "Implemented 2671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598448916382 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598448916382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2533 " "Implemented 2533 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598448916382 ""} { "Info" "ICUT_CUT_TM_RAMS" "99 " "Implemented 99 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598448916382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598448916382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598448916410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 26 16:35:16 2020 " "Processing ended: Wed Aug 26 16:35:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598448916410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598448916410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598448916410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598448916410 ""}
