// Seed: 396823050
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_4(
      .id_0(id_5 | 1 == id_2),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_1 || 1 || 1'b0 || 1),
      .id_4(),
      .id_5(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    output supply0 id_4,
    output wire id_5
);
  wire id_7;
  or (id_5, id_0, id_3, id_1, id_2);
  module_0(
      id_7, id_7, id_7
  );
endmodule
