	component embedded_system is
		port (
			clk_clk        : in  std_logic                     := 'X'; -- clk
			resetn_reset_n : in  std_logic                     := 'X'; -- reset_n
			to_hex_export  : out std_logic_vector(15 downto 0)         -- export
		);
	end component embedded_system;

