{"vcs1":{"timestamp_begin":1728704720.374871817, "rt":1.55, "ut":0.72, "st":0.26}}
{"vcselab":{"timestamp_begin":1728704722.003871434, "rt":0.86, "ut":0.24, "st":0.13}}
{"link":{"timestamp_begin":1728704722.926444899, "rt":0.33, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728704719.800005945}
{"VCS_COMP_START_TIME": 1728704719.800005945}
{"VCS_COMP_END_TIME": 1728704724.714995898}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331768}}
{"stitch_vcselab": {"peak_mem": 231552}}
