// Seed: 4196479406
module module_0 ();
  id_1 :
  assert property (@(negedge id_1) 1)
  else id_1 <= 1;
  module_2();
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    input supply1 id_2,
    input tri id_3,
    output logic id_4
);
  initial begin
    id_4 <= #id_2 1;
    if (id_1) $display;
    id_4 <= id_1;
    id_4 <= 1'b0;
  end
  module_0();
  assign id_4 = 1;
  assign id_4 = id_1;
endmodule
module module_2;
  wire id_1;
endmodule
