###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        29712   # Number of WRITE/WRITEP commands
num_reads_done                 =       642186   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       502257   # Number of read row buffer hits
num_read_cmds                  =       642186   # Number of READ/READP commands
num_writes_done                =        29712   # Number of read requests issued
num_write_row_hits             =        15708   # Number of write row buffer hits
num_act_cmds                   =       154494   # Number of ACT commands
num_pre_cmds                   =       154464   # Number of PRE commands
num_ondemand_pres              =       131894   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9206979   # Cyles of rank active rank.0
rank_active_cycles.1           =      8919863   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       793021   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1080137   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       624517   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8834   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4501   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7388   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4567   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          836   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          648   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          857   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1487   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1118   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17145   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           30   # Write cmd latency (cycles)
write_latency[80-99]           =           75   # Write cmd latency (cycles)
write_latency[100-119]         =          108   # Write cmd latency (cycles)
write_latency[120-139]         =          135   # Write cmd latency (cycles)
write_latency[140-159]         =          248   # Write cmd latency (cycles)
write_latency[160-179]         =          293   # Write cmd latency (cycles)
write_latency[180-199]         =          498   # Write cmd latency (cycles)
write_latency[200-]            =        28318   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       242713   # Read request latency (cycles)
read_latency[40-59]            =        85000   # Read request latency (cycles)
read_latency[60-79]            =        81496   # Read request latency (cycles)
read_latency[80-99]            =        39814   # Read request latency (cycles)
read_latency[100-119]          =        30671   # Read request latency (cycles)
read_latency[120-139]          =        28296   # Read request latency (cycles)
read_latency[140-159]          =        19494   # Read request latency (cycles)
read_latency[160-179]          =        15147   # Read request latency (cycles)
read_latency[180-199]          =        12357   # Read request latency (cycles)
read_latency[200-]             =        87198   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.48322e+08   # Write energy
read_energy                    =  2.58929e+09   # Read energy
act_energy                     =  4.22696e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.8065e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.18466e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74515e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56599e+09   # Active standby energy rank.1
average_read_latency           =      108.957   # Average read request latency (cycles)
average_interarrival           =      14.8828   # Average request interarrival latency (cycles)
total_energy                   =  1.60752e+10   # Total energy (pJ)
average_power                  =      1607.52   # Average power (mW)
average_bandwidth              =      5.73353   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        33149   # Number of WRITE/WRITEP commands
num_reads_done                 =       696374   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       552599   # Number of read row buffer hits
num_read_cmds                  =       696372   # Number of READ/READP commands
num_writes_done                =        33149   # Number of read requests issued
num_write_row_hits             =        17636   # Number of write row buffer hits
num_act_cmds                   =       159885   # Number of ACT commands
num_pre_cmds                   =       159857   # Number of PRE commands
num_ondemand_pres              =       136578   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9060036   # Cyles of rank active rank.0
rank_active_cycles.1           =      9025648   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       939964   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       974352   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       683099   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8342   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4333   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7443   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4453   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          723   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          627   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          816   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1493   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1097   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17097   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           31   # Write cmd latency (cycles)
write_latency[80-99]           =           53   # Write cmd latency (cycles)
write_latency[100-119]         =           86   # Write cmd latency (cycles)
write_latency[120-139]         =          138   # Write cmd latency (cycles)
write_latency[140-159]         =          233   # Write cmd latency (cycles)
write_latency[160-179]         =          376   # Write cmd latency (cycles)
write_latency[180-199]         =          476   # Write cmd latency (cycles)
write_latency[200-]            =        31750   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       248075   # Read request latency (cycles)
read_latency[40-59]            =        92578   # Read request latency (cycles)
read_latency[60-79]            =        88054   # Read request latency (cycles)
read_latency[80-99]            =        44760   # Read request latency (cycles)
read_latency[100-119]          =        34237   # Read request latency (cycles)
read_latency[120-139]          =        30217   # Read request latency (cycles)
read_latency[140-159]          =        21365   # Read request latency (cycles)
read_latency[160-179]          =        16973   # Read request latency (cycles)
read_latency[180-199]          =        13805   # Read request latency (cycles)
read_latency[200-]             =       106308   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.6548e+08   # Write energy
read_energy                    =  2.80777e+09   # Read energy
act_energy                     =  4.37445e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.51183e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.67689e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.65346e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.632e+09   # Active standby energy rank.1
average_read_latency           =      122.222   # Average read request latency (cycles)
average_interarrival           =      13.7072   # Average request interarrival latency (cycles)
total_energy                   =  1.63197e+10   # Total energy (pJ)
average_power                  =      1631.97   # Average power (mW)
average_bandwidth              =      6.22526   # Average bandwidth
