Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/wisig/sam/latest2.0/wnKyocera-dev (1)/wnKyocera-dev/misc/AGFB014/ip/vio.ip" --block-symbol-file --output-directory="/home/wisig/sam/latest2.0/wnKyocera-dev (1)/wnKyocera-dev/misc/AGFB014/ip/vio" --family=Agilex --part=AGFB027R24C2E2VR2
Warning: in_system_sources_probes_0: Used altera_in_system_sources_probes 19.2.1 (instead of 19.2.0)
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/wisig/sam/latest2.0/wnKyocera-dev (1)/wnKyocera-dev/misc/AGFB014/ip/vio.ip" --synthesis=VERILOG --output-directory="/home/wisig/sam/latest2.0/wnKyocera-dev (1)/wnKyocera-dev/misc/AGFB014/ip/vio" --family=Agilex --part=AGFB027R24C2E2VR2
Warning: in_system_sources_probes_0: Used altera_in_system_sources_probes 19.2.1 (instead of 19.2.0)
Info: vio: "Transforming system: vio"
Info: vio: "Naming system components in system: vio"
Info: vio: "Processing generation queue"
Info: vio: "Generating: vio"
Info: vio: "Generating: altsource_probe_top"
Info: vio: Done "vio" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
