-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gemv_Test_Scale_Loader_Distributor is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    scale_mem_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    scale_mem_empty_n : IN STD_LOGIC;
    scale_mem_read : OUT STD_LOGIC;
    scale_mem_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_mem_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    scale_dispacher_0_full_n : IN STD_LOGIC;
    scale_dispacher_0_write : OUT STD_LOGIC;
    scale_dispacher_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    scale_dispacher_1_full_n : IN STD_LOGIC;
    scale_dispacher_1_write : OUT STD_LOGIC;
    scale_dispacher_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    scale_dispacher_2_full_n : IN STD_LOGIC;
    scale_dispacher_2_write : OUT STD_LOGIC;
    scale_dispacher_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    scale_dispacher_3_full_n : IN STD_LOGIC;
    scale_dispacher_3_write : OUT STD_LOGIC;
    scale_dispacher_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of Gemv_Test_Scale_Loader_Distributor is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal scale_mem_blk_n : STD_LOGIC;
    signal Iterations_fu_171_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal Iterations_reg_303 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal trunc_ln35_fu_179_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln35_reg_308 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_1_reg_313 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_reg_318 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_reg_323 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_4_reg_328 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_5_reg_333 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_6_reg_338 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_7_reg_343 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_8_reg_348 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_9_reg_353 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_s_reg_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_10_reg_363 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_11_reg_368 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_12_reg_373 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_13_reg_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_14_reg_383 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start : STD_LOGIC;
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done : STD_LOGIC;
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_idle : STD_LOGIC;
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_ready : STD_LOGIC;
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_write : STD_LOGIC;
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_write : STD_LOGIC;
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_write : STD_LOGIC;
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_write : STD_LOGIC;
    signal grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal scale_mem_read_local : STD_LOGIC;
    signal sub_ln61_fu_139_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_145_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_10_fu_131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_1_fu_155_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_8_fu_161_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gemv_Test_Scale_Loader_Distributor_Pipeline_load_from_hbm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        scale_dispacher_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_0_full_n : IN STD_LOGIC;
        scale_dispacher_0_write : OUT STD_LOGIC;
        scale_dispacher_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_1_full_n : IN STD_LOGIC;
        scale_dispacher_1_write : OUT STD_LOGIC;
        scale_dispacher_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_2_full_n : IN STD_LOGIC;
        scale_dispacher_2_write : OUT STD_LOGIC;
        scale_dispacher_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_3_full_n : IN STD_LOGIC;
        scale_dispacher_3_write : OUT STD_LOGIC;
        scale_dispacher_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        Iterations : IN STD_LOGIC_VECTOR (20 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        data_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_14 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100 : component Gemv_Test_Scale_Loader_Distributor_Pipeline_load_from_hbm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start,
        ap_done => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done,
        ap_idle => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_idle,
        ap_ready => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_ready,
        scale_dispacher_0_din => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_din,
        scale_dispacher_0_full_n => scale_dispacher_0_full_n,
        scale_dispacher_0_write => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_write,
        scale_dispacher_0_num_data_valid => ap_const_lv3_0,
        scale_dispacher_0_fifo_cap => ap_const_lv3_0,
        scale_dispacher_1_din => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_din,
        scale_dispacher_1_full_n => scale_dispacher_1_full_n,
        scale_dispacher_1_write => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_write,
        scale_dispacher_1_num_data_valid => ap_const_lv3_0,
        scale_dispacher_1_fifo_cap => ap_const_lv3_0,
        scale_dispacher_2_din => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_din,
        scale_dispacher_2_full_n => scale_dispacher_2_full_n,
        scale_dispacher_2_write => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_write,
        scale_dispacher_2_num_data_valid => ap_const_lv3_0,
        scale_dispacher_2_fifo_cap => ap_const_lv3_0,
        scale_dispacher_3_din => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_din,
        scale_dispacher_3_full_n => scale_dispacher_3_full_n,
        scale_dispacher_3_write => grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_write,
        scale_dispacher_3_num_data_valid => ap_const_lv3_0,
        scale_dispacher_3_fifo_cap => ap_const_lv3_0,
        Iterations => Iterations_reg_303,
        empty => trunc_ln35_reg_308,
        data_1 => data_1_reg_313,
        data_2 => data_2_reg_318,
        data_3 => data_3_reg_323,
        data_4 => data_4_reg_328,
        data_5 => data_5_reg_333,
        data_6 => data_6_reg_338,
        data_7 => data_7_reg_343,
        data_8 => data_8_reg_348,
        data_9 => data_9_reg_353,
        data_15 => data_s_reg_358,
        data_10 => data_10_reg_363,
        data_11 => data_11_reg_368,
        data_12 => data_12_reg_373,
        data_13 => data_13_reg_378,
        data_14 => data_14_reg_383);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                Iterations_reg_303 <= Iterations_fu_171_p3;
                data_10_reg_363 <= scale_mem_dout(383 downto 352);
                data_11_reg_368 <= scale_mem_dout(415 downto 384);
                data_12_reg_373 <= scale_mem_dout(447 downto 416);
                data_13_reg_378 <= scale_mem_dout(479 downto 448);
                data_14_reg_383 <= scale_mem_dout(511 downto 480);
                data_1_reg_313 <= scale_mem_dout(63 downto 32);
                data_2_reg_318 <= scale_mem_dout(95 downto 64);
                data_3_reg_323 <= scale_mem_dout(127 downto 96);
                data_4_reg_328 <= scale_mem_dout(159 downto 128);
                data_5_reg_333 <= scale_mem_dout(191 downto 160);
                data_6_reg_338 <= scale_mem_dout(223 downto 192);
                data_7_reg_343 <= scale_mem_dout(255 downto 224);
                data_8_reg_348 <= scale_mem_dout(287 downto 256);
                data_9_reg_353 <= scale_mem_dout(319 downto 288);
                data_s_reg_358 <= scale_mem_dout(351 downto 320);
                trunc_ln35_reg_308 <= trunc_ln35_fu_179_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    Iterations_fu_171_p3 <= 
        sub_ln61_1_fu_155_p2 when (tmp_10_fu_131_p3(0) = '1') else 
        tmp_8_fu_161_p4;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done)
    begin
        if ((grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, scale_mem_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (scale_mem_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start <= grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_ap_start_reg;
    scale_dispacher_0_din <= grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_din;
    scale_dispacher_0_write <= grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_0_write;
    scale_dispacher_1_din <= grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_din;
    scale_dispacher_1_write <= grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_1_write;
    scale_dispacher_2_din <= grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_din;
    scale_dispacher_2_write <= grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_2_write;
    scale_dispacher_3_din <= grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_din;
    scale_dispacher_3_write <= grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100_scale_dispacher_3_write;

    scale_mem_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, scale_mem_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_mem_blk_n <= scale_mem_empty_n;
        else 
            scale_mem_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    scale_mem_read <= scale_mem_read_local;

    scale_mem_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_mem_read_local <= ap_const_logic_1;
        else 
            scale_mem_read_local <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln61_1_fu_155_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(tmp_fu_145_p4));
    sub_ln61_fu_139_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_read));
    tmp_10_fu_131_p3 <= p_read(31 downto 31);
    tmp_8_fu_161_p4 <= p_read(31 downto 11);
    tmp_fu_145_p4 <= sub_ln61_fu_139_p2(31 downto 11);
    trunc_ln35_fu_179_p1 <= scale_mem_dout(32 - 1 downto 0);
end behav;
