Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 09:51:58 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.646       -7.800                     26                 1081        0.024        0.000                      0                 1081        3.750        0.000                       0                   423  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.646       -7.800                     26                 1077        0.024        0.000                      0                 1077        3.750        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.065        0.000                      0                    4        1.141        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           26  Failing Endpoints,  Worst Slack       -0.646ns,  Total Violation       -7.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.509ns  (logic 3.348ns (31.857%)  route 7.161ns (68.143%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         0.898     6.480    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  sm/D_states_q[2]_i_13/O
                         net (fo=5, routed)           0.770     7.373    sm/D_states_q[2]_i_13_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  sm/ram_reg_i_246/O
                         net (fo=1, routed)           0.425     7.922    sm/ram_reg_i_246_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     8.046    sm/ram_reg_i_189_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     8.260 r  sm/ram_reg_i_95/O
                         net (fo=22, routed)          0.774     9.034    L_reg/M_sm_ra1[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.297     9.331 r  L_reg/ram_reg_i_75/O
                         net (fo=3, routed)           0.772    10.103    L_reg/ram_reg_i_75_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.227 r  L_reg/ram_reg_i_21/O
                         net (fo=10, routed)          0.856    11.083    L_reg/D_states_q_reg[1]_rep[5]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  L_reg/ram_reg_i_284/O
                         net (fo=1, routed)           0.000    11.207    L_reg/ram_reg_i_284_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.583 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.583    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.837 r  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.650    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.017 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.017    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.234 r  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.620    13.854    sm/M_alum_out[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.299    14.153 f  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.311    14.464    sm/D_states_q[2]_i_20_n_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.588 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.581    15.169    sm/D_states_q[2]_i_5_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.293 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.342    15.635    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X44Y82         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.430    14.834    sm/clk_IBUF_BUFG
    SLICE_X44Y82         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X44Y82         FDSE (Setup_fdse_C_D)       -0.067    14.990    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.208ns  (logic 3.438ns (33.679%)  route 6.770ns (66.321%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         0.898     6.480    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  sm/D_states_q[2]_i_13/O
                         net (fo=5, routed)           0.770     7.373    sm/D_states_q[2]_i_13_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  sm/ram_reg_i_246/O
                         net (fo=1, routed)           0.425     7.922    sm/ram_reg_i_246_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     8.046    sm/ram_reg_i_189_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     8.260 r  sm/ram_reg_i_95/O
                         net (fo=22, routed)          0.774     9.034    L_reg/M_sm_ra1[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.297     9.331 r  L_reg/ram_reg_i_75/O
                         net (fo=3, routed)           0.772    10.103    L_reg/ram_reg_i_75_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.227 r  L_reg/ram_reg_i_21/O
                         net (fo=10, routed)          0.856    11.083    L_reg/D_states_q_reg[1]_rep[5]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  L_reg/ram_reg_i_284/O
                         net (fo=1, routed)           0.000    11.207    L_reg/ram_reg_i_284_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.583 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.583    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.837 r  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.650    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.017 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.017    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.234 r  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.592    13.827    sm/M_alum_out[0]
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.299    14.126 f  sm/D_states_q[4]_i_3/O
                         net (fo=5, routed)           0.201    14.326    sm/D_states_q[4]_i_3_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.450 r  sm/D_states_q[5]_i_3/O
                         net (fo=1, routed)           0.000    14.450    sm/D_states_q[5]_i_3_n_0
    SLICE_X38Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    14.664 r  sm/D_states_q_reg[5]_i_1/O
                         net (fo=4, routed)           0.670    15.334    sm/D_states_d__0[5]
    SLICE_X40Y81         FDSE                                         r  sm/D_states_q_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X40Y81         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X40Y81         FDSE (Setup_fdse_C_D)       -0.254    14.814    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 3.348ns (32.307%)  route 7.015ns (67.693%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         0.898     6.480    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  sm/D_states_q[2]_i_13/O
                         net (fo=5, routed)           0.770     7.373    sm/D_states_q[2]_i_13_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  sm/ram_reg_i_246/O
                         net (fo=1, routed)           0.425     7.922    sm/ram_reg_i_246_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     8.046    sm/ram_reg_i_189_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     8.260 r  sm/ram_reg_i_95/O
                         net (fo=22, routed)          0.774     9.034    L_reg/M_sm_ra1[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.297     9.331 r  L_reg/ram_reg_i_75/O
                         net (fo=3, routed)           0.772    10.103    L_reg/ram_reg_i_75_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.227 r  L_reg/ram_reg_i_21/O
                         net (fo=10, routed)          0.856    11.083    L_reg/D_states_q_reg[1]_rep[5]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  L_reg/ram_reg_i_284/O
                         net (fo=1, routed)           0.000    11.207    L_reg/ram_reg_i_284_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.583 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.583    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.837 f  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.650    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.017 f  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.017    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.234 f  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.581    13.815    sm/M_alum_out[0]
    SLICE_X43Y82         LUT2 (Prop_lut2_I1_O)        0.299    14.114 r  sm/D_states_q[3]_i_14/O
                         net (fo=2, routed)           0.308    14.422    sm/D_states_q[3]_i_14_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I5_O)        0.124    14.546 r  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.629    15.175    sm/D_states_q[3]_i_4_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    15.299 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.190    15.489    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.428    14.832    sm/clk_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.081    14.974    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.514ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 3.425ns (32.946%)  route 6.971ns (67.054%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.543     5.127    sm/clk_IBUF_BUFG
    SLICE_X40Y81         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDSE (Prop_fdse_C_Q)         0.456     5.583 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=87, routed)          0.867     6.450    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  sm/D_states_q[7]_i_7/O
                         net (fo=2, routed)           0.997     7.571    sm/D_states_q[7]_i_7_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  sm/ram_reg_i_221/O
                         net (fo=1, routed)           0.685     8.381    sm/ram_reg_i_221_n_0
    SLICE_X40Y77         MUXF7 (Prop_muxf7_S_O)       0.276     8.657 r  sm/ram_reg_i_135/O
                         net (fo=15, routed)          0.774     9.430    sm/M_sm_bsel[0]
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.299     9.729 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=4, routed)           0.744    10.473    L_reg/M_alum_b[0]
    SLICE_X41Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.597 r  L_reg/D_registers_q[7][3]_i_20/O
                         net (fo=4, routed)           0.336    10.933    sm/ram_reg_i_249
    SLICE_X42Y80         LUT5 (Prop_lut5_I4_O)        0.124    11.057 r  sm/ram_reg_i_287/O
                         net (fo=1, routed)           0.000    11.057    L_reg/S[0]
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.570 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.570    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.824 r  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.638    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.005 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.005    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.222 r  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.620    13.842    sm/M_alum_out[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.299    14.141 f  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.311    14.452    sm/D_states_q[2]_i_20_n_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.576 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.336    14.912    sm/D_states_q[2]_i_5_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.036 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.487    15.523    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.426    14.830    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.272    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X40Y80         FDSE (Setup_fdse_C_D)       -0.058    15.009    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                 -0.514    

Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 3.348ns (31.952%)  route 7.130ns (68.048%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         0.898     6.480    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  sm/D_states_q[2]_i_13/O
                         net (fo=5, routed)           0.770     7.373    sm/D_states_q[2]_i_13_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  sm/ram_reg_i_246/O
                         net (fo=1, routed)           0.425     7.922    sm/ram_reg_i_246_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     8.046    sm/ram_reg_i_189_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     8.260 r  sm/ram_reg_i_95/O
                         net (fo=22, routed)          0.774     9.034    L_reg/M_sm_ra1[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.297     9.331 r  L_reg/ram_reg_i_75/O
                         net (fo=3, routed)           0.772    10.103    L_reg/ram_reg_i_75_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.227 r  L_reg/ram_reg_i_21/O
                         net (fo=10, routed)          0.856    11.083    L_reg/D_states_q_reg[1]_rep[5]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  L_reg/ram_reg_i_284/O
                         net (fo=1, routed)           0.000    11.207    L_reg/ram_reg_i_284_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.583 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.583    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.837 r  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.650    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.017 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.017    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.234 r  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.632    13.866    sm/M_alum_out[0]
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.299    14.165 r  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.612    14.777    sm/D_states_q[1]_i_16_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I4_O)        0.124    14.901 r  sm/D_states_q[1]_i_4/O
                         net (fo=4, routed)           0.579    15.480    sm/D_states_q[1]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.604 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    15.604    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X43Y83         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.430    14.834    sm/clk_IBUF_BUFG
    SLICE_X43Y83         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.272    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X43Y83         FDSE (Setup_fdse_C_D)        0.031    15.102    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 3.348ns (32.212%)  route 7.046ns (67.788%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         0.898     6.480    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  sm/D_states_q[2]_i_13/O
                         net (fo=5, routed)           0.770     7.373    sm/D_states_q[2]_i_13_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  sm/ram_reg_i_246/O
                         net (fo=1, routed)           0.425     7.922    sm/ram_reg_i_246_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     8.046    sm/ram_reg_i_189_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     8.260 r  sm/ram_reg_i_95/O
                         net (fo=22, routed)          0.774     9.034    L_reg/M_sm_ra1[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.297     9.331 r  L_reg/ram_reg_i_75/O
                         net (fo=3, routed)           0.772    10.103    L_reg/ram_reg_i_75_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.227 r  L_reg/ram_reg_i_21/O
                         net (fo=10, routed)          0.856    11.083    L_reg/D_states_q_reg[1]_rep[5]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  L_reg/ram_reg_i_284/O
                         net (fo=1, routed)           0.000    11.207    L_reg/ram_reg_i_284_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.583 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.583    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.837 r  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.650    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.017 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.017    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.234 r  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.620    13.854    sm/M_alum_out[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.299    14.153 f  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.311    14.464    sm/D_states_q[2]_i_20_n_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.588 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.469    15.057    sm/D_states_q[2]_i_5_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.339    15.520    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X42Y84         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.431    14.835    sm/clk_IBUF_BUFG
    SLICE_X42Y84         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X42Y84         FDSE (Setup_fdse_C_D)       -0.028    15.044    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -15.520    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.453ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 3.348ns (32.438%)  route 6.973ns (67.562%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         0.898     6.480    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  sm/D_states_q[2]_i_13/O
                         net (fo=5, routed)           0.770     7.373    sm/D_states_q[2]_i_13_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  sm/ram_reg_i_246/O
                         net (fo=1, routed)           0.425     7.922    sm/ram_reg_i_246_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     8.046    sm/ram_reg_i_189_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     8.260 r  sm/ram_reg_i_95/O
                         net (fo=22, routed)          0.774     9.034    L_reg/M_sm_ra1[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.297     9.331 r  L_reg/ram_reg_i_75/O
                         net (fo=3, routed)           0.772    10.103    L_reg/ram_reg_i_75_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.227 r  L_reg/ram_reg_i_21/O
                         net (fo=10, routed)          0.856    11.083    L_reg/D_states_q_reg[1]_rep[5]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  L_reg/ram_reg_i_284/O
                         net (fo=1, routed)           0.000    11.207    L_reg/ram_reg_i_284_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.583 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.583    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.837 f  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.650    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.017 f  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.017    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.234 f  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.554    13.788    sm/M_alum_out[0]
    SLICE_X44Y82         LUT6 (Prop_lut6_I1_O)        0.299    14.087 r  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.291    14.378    sm/D_states_q[3]_i_7_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.502 r  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           0.632    15.133    sm/D_states_q[3]_i_2_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    15.257 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.190    15.447    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.428    14.832    sm/clk_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.061    14.994    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -15.447    
  -------------------------------------------------------------------
                         slack                                 -0.453    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 3.438ns (34.032%)  route 6.664ns (65.968%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         0.898     6.480    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  sm/D_states_q[2]_i_13/O
                         net (fo=5, routed)           0.770     7.373    sm/D_states_q[2]_i_13_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  sm/ram_reg_i_246/O
                         net (fo=1, routed)           0.425     7.922    sm/ram_reg_i_246_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     8.046    sm/ram_reg_i_189_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     8.260 r  sm/ram_reg_i_95/O
                         net (fo=22, routed)          0.774     9.034    L_reg/M_sm_ra1[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.297     9.331 r  L_reg/ram_reg_i_75/O
                         net (fo=3, routed)           0.772    10.103    L_reg/ram_reg_i_75_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.227 r  L_reg/ram_reg_i_21/O
                         net (fo=10, routed)          0.856    11.083    L_reg/D_states_q_reg[1]_rep[5]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  L_reg/ram_reg_i_284/O
                         net (fo=1, routed)           0.000    11.207    L_reg/ram_reg_i_284_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.583 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.583    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.837 r  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.650    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.017 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.017    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.234 r  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.592    13.827    sm/M_alum_out[0]
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.299    14.126 f  sm/D_states_q[4]_i_3/O
                         net (fo=5, routed)           0.201    14.326    sm/D_states_q[4]_i_3_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.450 r  sm/D_states_q[5]_i_3/O
                         net (fo=1, routed)           0.000    14.450    sm/D_states_q[5]_i_3_n_0
    SLICE_X38Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    14.664 r  sm/D_states_q_reg[5]_i_1/O
                         net (fo=4, routed)           0.564    15.228    sm/D_states_d__0[5]
    SLICE_X36Y82         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X36Y82         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X36Y82         FDSE (Setup_fdse_C_D)       -0.231    14.823    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -15.228    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.381ns  (logic 3.348ns (32.252%)  route 7.033ns (67.748%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         0.898     6.480    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  sm/D_states_q[2]_i_13/O
                         net (fo=5, routed)           0.770     7.373    sm/D_states_q[2]_i_13_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  sm/ram_reg_i_246/O
                         net (fo=1, routed)           0.425     7.922    sm/ram_reg_i_246_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     8.046    sm/ram_reg_i_189_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     8.260 r  sm/ram_reg_i_95/O
                         net (fo=22, routed)          0.774     9.034    L_reg/M_sm_ra1[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.297     9.331 r  L_reg/ram_reg_i_75/O
                         net (fo=3, routed)           0.772    10.103    L_reg/ram_reg_i_75_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.227 r  L_reg/ram_reg_i_21/O
                         net (fo=10, routed)          0.856    11.083    L_reg/D_states_q_reg[1]_rep[5]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  L_reg/ram_reg_i_284/O
                         net (fo=1, routed)           0.000    11.207    L_reg/ram_reg_i_284_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.583 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.583    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.837 r  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.650    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.017 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.017    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.234 r  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.563    13.797    sm/M_alum_out[0]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.299    14.096 f  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.574    14.670    sm/D_states_q[1]_i_5_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.794 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.589    15.383    sm/D_states_q[1]_i_2_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.507 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.507    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X41Y83         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.430    14.834    sm/clk_IBUF_BUFG
    SLICE_X41Y83         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.272    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X41Y83         FDSE (Setup_fdse_C_D)        0.031    15.102    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 3.438ns (34.032%)  route 6.664ns (65.968%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         0.898     6.480    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  sm/D_states_q[2]_i_13/O
                         net (fo=5, routed)           0.770     7.373    sm/D_states_q[2]_i_13_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  sm/ram_reg_i_246/O
                         net (fo=1, routed)           0.425     7.922    sm/ram_reg_i_246_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     8.046    sm/ram_reg_i_189_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     8.260 r  sm/ram_reg_i_95/O
                         net (fo=22, routed)          0.774     9.034    L_reg/M_sm_ra1[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.297     9.331 r  L_reg/ram_reg_i_75/O
                         net (fo=3, routed)           0.772    10.103    L_reg/ram_reg_i_75_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.227 r  L_reg/ram_reg_i_21/O
                         net (fo=10, routed)          0.856    11.083    L_reg/D_states_q_reg[1]_rep[5]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  L_reg/ram_reg_i_284/O
                         net (fo=1, routed)           0.000    11.207    L_reg/ram_reg_i_284_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.583 r  L_reg/ram_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    11.583    L_reg/ram_reg_i_249_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.837 r  L_reg/ram_reg_i_206/CO[0]
                         net (fo=1, routed)           0.814    12.650    sm/D_states_q[1]_i_30_0[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.367    13.017 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.000    13.017    sm/ram_reg_i_107_n_0
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    13.234 r  sm/ram_reg_i_47/O
                         net (fo=20, routed)          0.592    13.827    sm/M_alum_out[0]
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.299    14.126 f  sm/D_states_q[4]_i_3/O
                         net (fo=5, routed)           0.201    14.326    sm/D_states_q[4]_i_3_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.450 r  sm/D_states_q[5]_i_3/O
                         net (fo=1, routed)           0.000    14.450    sm/D_states_q[5]_i_3_n_0
    SLICE_X38Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    14.664 r  sm/D_states_q_reg[5]_i_1/O
                         net (fo=4, routed)           0.564    15.228    sm/D_states_d__0[5]
    SLICE_X38Y83         FDSE                                         r  sm/D_states_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.428    14.832    sm/clk_IBUF_BUFG
    SLICE_X38Y83         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X38Y83         FDSE (Setup_fdse_C_D)       -0.218    14.837    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -15.228    
  -------------------------------------------------------------------
                         slack                                 -0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y93         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y93         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y93         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y93         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y93         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y93         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y93         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y93         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.863    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y94         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.831     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y94         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.863    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y94         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.831     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y94         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.863    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y94         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.831     2.020    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y94         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.863    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y94         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.831     2.020    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y94         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.967%)  route 0.274ns (66.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.919    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y92         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.830     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y92         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.967%)  route 0.274ns (66.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.919    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y92         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.830     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y92         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y79   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y79   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y78   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y92   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y92   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y92   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y92   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.766ns (16.943%)  route 3.755ns (83.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X42Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDSE (Prop_fdse_C_Q)         0.518     5.649 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=94, routed)          1.027     6.676    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X39Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.800 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          2.043     8.843    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.967 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.652    fifo_reset_cond/AS[0]
    SLICE_X40Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    14.717    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.766ns (16.943%)  route 3.755ns (83.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X42Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDSE (Prop_fdse_C_Q)         0.518     5.649 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=94, routed)          1.027     6.676    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X39Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.800 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          2.043     8.843    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.967 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.652    fifo_reset_cond/AS[0]
    SLICE_X40Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    14.717    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.766ns (16.943%)  route 3.755ns (83.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X42Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDSE (Prop_fdse_C_Q)         0.518     5.649 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=94, routed)          1.027     6.676    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X39Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.800 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          2.043     8.843    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.967 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.652    fifo_reset_cond/AS[0]
    SLICE_X40Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    14.717    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.766ns (16.943%)  route 3.755ns (83.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X42Y84         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDSE (Prop_fdse_C_Q)         0.518     5.649 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=94, routed)          1.027     6.676    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X39Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.800 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          2.043     8.843    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.967 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.685     9.652    fifo_reset_cond/AS[0]
    SLICE_X40Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    14.717    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.245%)  route 0.856ns (78.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.555     1.499    sm/clk_IBUF_BUFG
    SLICE_X36Y82         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDSE (Prop_fdse_C_Q)         0.141     1.640 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=87, routed)          0.286     1.926    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  sm/D_accel_timer_q[3]_i_5/O
                         net (fo=14, routed)          0.316     2.287    sm/D_accel_timer_q[3]_i_5_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.332 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.586    fifo_reset_cond/AS[0]
    SLICE_X40Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.830     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X40Y90         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.245%)  route 0.856ns (78.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.555     1.499    sm/clk_IBUF_BUFG
    SLICE_X36Y82         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDSE (Prop_fdse_C_Q)         0.141     1.640 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=87, routed)          0.286     1.926    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  sm/D_accel_timer_q[3]_i_5/O
                         net (fo=14, routed)          0.316     2.287    sm/D_accel_timer_q[3]_i_5_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.332 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.586    fifo_reset_cond/AS[0]
    SLICE_X40Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.830     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X40Y90         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.245%)  route 0.856ns (78.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.555     1.499    sm/clk_IBUF_BUFG
    SLICE_X36Y82         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDSE (Prop_fdse_C_Q)         0.141     1.640 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=87, routed)          0.286     1.926    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  sm/D_accel_timer_q[3]_i_5/O
                         net (fo=14, routed)          0.316     2.287    sm/D_accel_timer_q[3]_i_5_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.332 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.586    fifo_reset_cond/AS[0]
    SLICE_X40Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.830     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X40Y90         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.245%)  route 0.856ns (78.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.555     1.499    sm/clk_IBUF_BUFG
    SLICE_X36Y82         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDSE (Prop_fdse_C_Q)         0.141     1.640 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=87, routed)          0.286     1.926    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  sm/D_accel_timer_q[3]_i_5/O
                         net (fo=14, routed)          0.316     2.287    sm/D_accel_timer_q[3]_i_5_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.332 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.586    fifo_reset_cond/AS[0]
    SLICE_X40Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.830     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X40Y90         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.141    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.595ns  (logic 10.973ns (31.719%)  route 23.622ns (68.281%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.478     5.597 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.977     7.574    L_reg/Q[7]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.296     7.870 f  L_reg/L_318bb652_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.492     8.362    L_reg/L_318bb652_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.486 f  L_reg/L_318bb652_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.831     9.317    L_reg/L_318bb652_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.679    10.120    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.152    10.272 r  L_reg/L_318bb652_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.605    10.877    L_reg/L_318bb652_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.209 r  L_reg/L_318bb652_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.209    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.742 r  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.742    bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.057 f  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.343    13.400    L_reg/L_318bb652_remainder0_1[7]
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.307    13.707 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.020    14.727    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.152    14.879 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.457    15.335    L_reg/i__carry_i_31__0_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    15.661 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.850    16.511    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    16.635 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.818    17.453    L_reg/i__carry_i_35__0_n_0
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124    17.577 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.684    18.261    L_reg/i__carry_i_16__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.385 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.558    18.943    bseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.493 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.502    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.300    21.041    L_reg/L_318bb652_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.301    21.342 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.883    22.225    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X41Y71         LUT5 (Prop_lut5_I4_O)        0.150    22.375 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           1.022    23.397    L_reg/i__carry_i_12__1_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.326    23.723 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.967    24.690    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I3_O)        0.124    24.814 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.443    25.257    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.381 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.520    25.901    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.408 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.408    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.522 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.522    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.835 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    27.493    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    27.799 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    28.081    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.205 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.452    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.576 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.656    30.233    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.357 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.762    31.119    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.243 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.189    32.432    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT4 (Prop_lut4_I2_O)        0.152    32.584 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.370    35.954    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    39.714 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.714    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.471ns  (logic 10.729ns (31.125%)  route 23.742ns (68.875%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.478     5.597 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.977     7.574    L_reg/Q[7]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.296     7.870 f  L_reg/L_318bb652_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.492     8.362    L_reg/L_318bb652_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.486 f  L_reg/L_318bb652_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.831     9.317    L_reg/L_318bb652_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.679    10.120    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.152    10.272 r  L_reg/L_318bb652_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.605    10.877    L_reg/L_318bb652_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.209 r  L_reg/L_318bb652_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.209    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.742 r  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.742    bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.057 f  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.343    13.400    L_reg/L_318bb652_remainder0_1[7]
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.307    13.707 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.020    14.727    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.152    14.879 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.457    15.335    L_reg/i__carry_i_31__0_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    15.661 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.850    16.511    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    16.635 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.818    17.453    L_reg/i__carry_i_35__0_n_0
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124    17.577 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.684    18.261    L_reg/i__carry_i_16__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.385 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.558    18.943    bseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.493 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.502    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.300    21.041    L_reg/L_318bb652_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.301    21.342 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.883    22.225    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X41Y71         LUT5 (Prop_lut5_I4_O)        0.150    22.375 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           1.022    23.397    L_reg/i__carry_i_12__1_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.326    23.723 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.967    24.690    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I3_O)        0.124    24.814 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.443    25.257    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.381 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.520    25.901    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.408 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.408    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.522 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.522    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.835 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    27.493    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    27.799 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    28.081    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.205 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.452    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.576 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.656    30.233    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.357 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.762    31.119    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.243 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.990    32.233    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT4 (Prop_lut4_I1_O)        0.124    32.357 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.689    36.046    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    39.590 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.590    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.435ns  (logic 10.730ns (31.160%)  route 23.705ns (68.840%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.478     5.597 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.977     7.574    L_reg/Q[7]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.296     7.870 f  L_reg/L_318bb652_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.492     8.362    L_reg/L_318bb652_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.486 f  L_reg/L_318bb652_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.831     9.317    L_reg/L_318bb652_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.679    10.120    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.152    10.272 r  L_reg/L_318bb652_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.605    10.877    L_reg/L_318bb652_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.209 r  L_reg/L_318bb652_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.209    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.742 r  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.742    bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.057 f  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.343    13.400    L_reg/L_318bb652_remainder0_1[7]
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.307    13.707 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.020    14.727    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.152    14.879 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.457    15.335    L_reg/i__carry_i_31__0_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    15.661 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.850    16.511    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    16.635 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.818    17.453    L_reg/i__carry_i_35__0_n_0
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124    17.577 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.684    18.261    L_reg/i__carry_i_16__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.385 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.558    18.943    bseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.493 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.502    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.300    21.041    L_reg/L_318bb652_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.301    21.342 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.883    22.225    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X41Y71         LUT5 (Prop_lut5_I4_O)        0.150    22.375 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           1.022    23.397    L_reg/i__carry_i_12__1_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.326    23.723 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.967    24.690    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I3_O)        0.124    24.814 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.443    25.257    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.381 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.520    25.901    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.408 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.408    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.522 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.522    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.835 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    27.493    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    27.799 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    28.081    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.205 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.452    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.576 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.656    30.233    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.357 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.762    31.119    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.243 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.189    32.432    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT4 (Prop_lut4_I2_O)        0.124    32.556 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.453    36.009    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.554 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.554    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.420ns  (logic 10.949ns (31.811%)  route 23.471ns (68.189%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.478     5.597 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.977     7.574    L_reg/Q[7]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.296     7.870 f  L_reg/L_318bb652_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.492     8.362    L_reg/L_318bb652_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.486 f  L_reg/L_318bb652_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.831     9.317    L_reg/L_318bb652_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.679    10.120    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.152    10.272 r  L_reg/L_318bb652_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.605    10.877    L_reg/L_318bb652_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.209 r  L_reg/L_318bb652_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.209    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.742 r  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.742    bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.057 f  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.343    13.400    L_reg/L_318bb652_remainder0_1[7]
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.307    13.707 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.020    14.727    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.152    14.879 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.457    15.335    L_reg/i__carry_i_31__0_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    15.661 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.850    16.511    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    16.635 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.818    17.453    L_reg/i__carry_i_35__0_n_0
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124    17.577 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.684    18.261    L_reg/i__carry_i_16__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.385 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.558    18.943    bseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.493 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.502    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.300    21.041    L_reg/L_318bb652_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.301    21.342 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.883    22.225    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X41Y71         LUT5 (Prop_lut5_I4_O)        0.150    22.375 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           1.022    23.397    L_reg/i__carry_i_12__1_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.326    23.723 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.967    24.690    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I3_O)        0.124    24.814 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.443    25.257    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.381 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.520    25.901    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.408 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.408    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.522 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.522    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.835 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    27.493    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    27.799 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    28.081    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.205 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.452    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.576 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.656    30.233    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.357 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.762    31.119    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.243 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.197    32.440    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT4 (Prop_lut4_I2_O)        0.146    32.586 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.211    35.797    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    39.539 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.539    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.414ns  (logic 10.955ns (31.833%)  route 23.459ns (68.167%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.478     5.597 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.977     7.574    L_reg/Q[7]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.296     7.870 f  L_reg/L_318bb652_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.492     8.362    L_reg/L_318bb652_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.486 f  L_reg/L_318bb652_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.831     9.317    L_reg/L_318bb652_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.679    10.120    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.152    10.272 r  L_reg/L_318bb652_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.605    10.877    L_reg/L_318bb652_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.209 r  L_reg/L_318bb652_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.209    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.742 r  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.742    bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.057 f  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.343    13.400    L_reg/L_318bb652_remainder0_1[7]
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.307    13.707 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.020    14.727    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.152    14.879 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.457    15.335    L_reg/i__carry_i_31__0_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    15.661 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.850    16.511    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    16.635 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.818    17.453    L_reg/i__carry_i_35__0_n_0
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124    17.577 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.684    18.261    L_reg/i__carry_i_16__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.385 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.558    18.943    bseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.493 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.502    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.300    21.041    L_reg/L_318bb652_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.301    21.342 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.883    22.225    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X41Y71         LUT5 (Prop_lut5_I4_O)        0.150    22.375 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           1.022    23.397    L_reg/i__carry_i_12__1_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.326    23.723 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.967    24.690    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I3_O)        0.124    24.814 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.443    25.257    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.381 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.520    25.901    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.408 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.408    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.522 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.522    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.835 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    27.493    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    27.799 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    28.081    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.205 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.452    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.576 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.656    30.233    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.357 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.762    31.119    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.243 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.990    32.233    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT4 (Prop_lut4_I2_O)        0.153    32.386 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.406    35.792    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    39.533 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.533    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.317ns  (logic 10.717ns (31.230%)  route 23.600ns (68.770%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.478     5.597 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.977     7.574    L_reg/Q[7]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.296     7.870 f  L_reg/L_318bb652_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.492     8.362    L_reg/L_318bb652_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.486 f  L_reg/L_318bb652_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.831     9.317    L_reg/L_318bb652_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.679    10.120    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.152    10.272 r  L_reg/L_318bb652_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.605    10.877    L_reg/L_318bb652_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.209 r  L_reg/L_318bb652_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.209    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.742 r  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.742    bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.057 f  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.343    13.400    L_reg/L_318bb652_remainder0_1[7]
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.307    13.707 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.020    14.727    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.152    14.879 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.457    15.335    L_reg/i__carry_i_31__0_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    15.661 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.850    16.511    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    16.635 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.818    17.453    L_reg/i__carry_i_35__0_n_0
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124    17.577 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.684    18.261    L_reg/i__carry_i_16__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.385 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.558    18.943    bseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.493 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.502    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.300    21.041    L_reg/L_318bb652_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.301    21.342 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.883    22.225    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X41Y71         LUT5 (Prop_lut5_I4_O)        0.150    22.375 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           1.022    23.397    L_reg/i__carry_i_12__1_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.326    23.723 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.967    24.690    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I3_O)        0.124    24.814 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.443    25.257    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.381 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.520    25.901    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.408 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.408    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.522 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.522    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.835 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    27.493    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    27.799 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    28.081    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.205 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.452    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.576 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.656    30.233    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.357 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.762    31.119    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.243 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.197    32.440    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT4 (Prop_lut4_I3_O)        0.124    32.564 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.340    35.904    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    39.436 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.436    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.234ns  (logic 10.729ns (31.339%)  route 23.505ns (68.661%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.478     5.597 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.977     7.574    L_reg/Q[7]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.296     7.870 f  L_reg/L_318bb652_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.492     8.362    L_reg/L_318bb652_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.486 f  L_reg/L_318bb652_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.831     9.317    L_reg/L_318bb652_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.679    10.120    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.152    10.272 r  L_reg/L_318bb652_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.605    10.877    L_reg/L_318bb652_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.209 r  L_reg/L_318bb652_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.209    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.742 r  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.742    bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.057 f  bseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.343    13.400    L_reg/L_318bb652_remainder0_1[7]
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.307    13.707 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.020    14.727    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.152    14.879 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.457    15.335    L_reg/i__carry_i_31__0_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    15.661 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.850    16.511    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    16.635 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.818    17.453    L_reg/i__carry_i_35__0_n_0
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124    17.577 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.684    18.261    L_reg/i__carry_i_16__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.385 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.558    18.943    bseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.493 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.502    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.300    21.041    L_reg/L_318bb652_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.301    21.342 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.883    22.225    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X41Y71         LUT5 (Prop_lut5_I4_O)        0.150    22.375 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           1.022    23.397    L_reg/i__carry_i_12__1_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.326    23.723 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.967    24.690    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I3_O)        0.124    24.814 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.443    25.257    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.381 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.520    25.901    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.408 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.408    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.522 r  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.522    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.835 f  bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    27.493    bseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    27.799 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    28.081    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.205 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.452    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.576 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.656    30.233    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.357 f  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.762    31.119    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.243 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.801    32.044    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.168 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.642    35.809    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.353 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.353    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.684ns  (logic 10.802ns (32.069%)  route 22.882ns (67.931%))
  Logic Levels:           29  (CARRY4=6 LUT2=3 LUT3=2 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=12, routed)          2.203     7.779    L_reg/M_reg_pac[7]
    SLICE_X46Y74         LUT3 (Prop_lut3_I2_O)        0.146     7.925 f  L_reg/L_318bb652_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.958     8.883    L_reg/L_318bb652_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.328     9.211 f  L_reg/L_318bb652_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.492     9.704    L_reg/L_318bb652_remainder0__0_carry_i_18_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124     9.828 f  L_reg/L_318bb652_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.960    10.788    L_reg/L_318bb652_remainder0__0_carry_i_12_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.912 f  L_reg/L_318bb652_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.463    11.375    L_reg/L_318bb652_remainder0__0_carry_i_14_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.150    11.525 r  L_reg/L_318bb652_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.734    12.259    L_reg/L_318bb652_remainder0__0_carry_i_8_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.328    12.587 r  L_reg/L_318bb652_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.587    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.988 r  aseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.988    aseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.322 r  aseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.762    14.084    L_reg/L_318bb652_remainder0[5]
    SLICE_X43Y69         LUT3 (Prop_lut3_I2_O)        0.329    14.413 r  L_reg/i__carry_i_27__0/O
                         net (fo=7, routed)           1.280    15.693    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.326    16.019 r  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.931    16.950    L_reg/i__carry_i_33_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.074 f  L_reg/i__carry_i_34/O
                         net (fo=2, routed)           0.963    18.037    L_reg/i__carry_i_34_n_0
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.150    18.187 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.821    19.008    L_reg/i__carry_i_16_n_0
    SLICE_X43Y67         LUT4 (Prop_lut4_I3_O)        0.332    19.340 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.887    20.227    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    20.351 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.959 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           0.837    21.797    aseg_driver/decimal_renderer/O[3]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.337    22.134 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=1, routed)           0.996    23.130    L_reg/aseg_OBUF[10]_inst_i_17_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.327    23.457 r  L_reg/i__carry_i_15/O
                         net (fo=9, routed)           0.818    24.274    L_reg/i__carry_i_15_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124    24.398 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.684    25.083    L_reg/i__carry_i_9_n_0
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.124    25.207 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.481    25.688    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.073 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.073    aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.187    aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.827    27.348    aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.303    27.651 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    28.084    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    28.208 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.096    29.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124    29.428 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.647    30.075    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.199 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.590    30.790    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124    30.914 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.838    31.751    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.146    31.897 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.179    35.076    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    38.804 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.804    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.544ns  (logic 10.826ns (32.274%)  route 22.718ns (67.726%))
  Logic Levels:           29  (CARRY4=6 LUT2=3 LUT3=2 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=12, routed)          2.203     7.779    L_reg/M_reg_pac[7]
    SLICE_X46Y74         LUT3 (Prop_lut3_I2_O)        0.146     7.925 f  L_reg/L_318bb652_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.958     8.883    L_reg/L_318bb652_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.328     9.211 f  L_reg/L_318bb652_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.492     9.704    L_reg/L_318bb652_remainder0__0_carry_i_18_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124     9.828 f  L_reg/L_318bb652_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.960    10.788    L_reg/L_318bb652_remainder0__0_carry_i_12_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.912 f  L_reg/L_318bb652_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.463    11.375    L_reg/L_318bb652_remainder0__0_carry_i_14_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.150    11.525 r  L_reg/L_318bb652_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.734    12.259    L_reg/L_318bb652_remainder0__0_carry_i_8_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.328    12.587 r  L_reg/L_318bb652_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.587    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.988 r  aseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.988    aseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.322 r  aseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.762    14.084    L_reg/L_318bb652_remainder0[5]
    SLICE_X43Y69         LUT3 (Prop_lut3_I2_O)        0.329    14.413 r  L_reg/i__carry_i_27__0/O
                         net (fo=7, routed)           1.280    15.693    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.326    16.019 r  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.931    16.950    L_reg/i__carry_i_33_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.074 f  L_reg/i__carry_i_34/O
                         net (fo=2, routed)           0.963    18.037    L_reg/i__carry_i_34_n_0
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.150    18.187 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.821    19.008    L_reg/i__carry_i_16_n_0
    SLICE_X43Y67         LUT4 (Prop_lut4_I3_O)        0.332    19.340 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.887    20.227    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    20.351 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.959 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           0.837    21.797    aseg_driver/decimal_renderer/O[3]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.337    22.134 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=1, routed)           0.996    23.130    L_reg/aseg_OBUF[10]_inst_i_17_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.327    23.457 r  L_reg/i__carry_i_15/O
                         net (fo=9, routed)           0.818    24.274    L_reg/i__carry_i_15_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124    24.398 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.684    25.083    L_reg/i__carry_i_9_n_0
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.124    25.207 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.481    25.688    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.073 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.073    aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.187    aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.827    27.348    aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.303    27.651 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    28.084    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    28.208 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.096    29.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124    29.428 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.647    30.075    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.199 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.590    30.790    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124    30.914 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.830    31.743    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I3_O)        0.152    31.895 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.023    34.918    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.746    38.664 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.664    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.538ns  (logic 10.817ns (32.253%)  route 22.721ns (67.747%))
  Logic Levels:           29  (CARRY4=6 LUT2=3 LUT3=2 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=12, routed)          2.203     7.779    L_reg/M_reg_pac[7]
    SLICE_X46Y74         LUT3 (Prop_lut3_I2_O)        0.146     7.925 f  L_reg/L_318bb652_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.958     8.883    L_reg/L_318bb652_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.328     9.211 f  L_reg/L_318bb652_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.492     9.704    L_reg/L_318bb652_remainder0__0_carry_i_18_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124     9.828 f  L_reg/L_318bb652_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.960    10.788    L_reg/L_318bb652_remainder0__0_carry_i_12_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.912 f  L_reg/L_318bb652_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.463    11.375    L_reg/L_318bb652_remainder0__0_carry_i_14_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.150    11.525 r  L_reg/L_318bb652_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.734    12.259    L_reg/L_318bb652_remainder0__0_carry_i_8_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.328    12.587 r  L_reg/L_318bb652_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.587    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.988 r  aseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.988    aseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.322 r  aseg_driver/decimal_renderer/L_318bb652_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.762    14.084    L_reg/L_318bb652_remainder0[5]
    SLICE_X43Y69         LUT3 (Prop_lut3_I2_O)        0.329    14.413 r  L_reg/i__carry_i_27__0/O
                         net (fo=7, routed)           1.280    15.693    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.326    16.019 r  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.931    16.950    L_reg/i__carry_i_33_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.074 f  L_reg/i__carry_i_34/O
                         net (fo=2, routed)           0.963    18.037    L_reg/i__carry_i_34_n_0
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.150    18.187 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.821    19.008    L_reg/i__carry_i_16_n_0
    SLICE_X43Y67         LUT4 (Prop_lut4_I3_O)        0.332    19.340 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.887    20.227    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    20.351 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.959 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           0.837    21.797    aseg_driver/decimal_renderer/O[3]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.337    22.134 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=1, routed)           0.996    23.130    L_reg/aseg_OBUF[10]_inst_i_17_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.327    23.457 r  L_reg/i__carry_i_15/O
                         net (fo=9, routed)           0.818    24.274    L_reg/i__carry_i_15_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124    24.398 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.684    25.083    L_reg/i__carry_i_9_n_0
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.124    25.207 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.481    25.688    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.073 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.073    aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.187    aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 r  aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.827    27.348    aseg_driver/decimal_renderer/L_318bb652_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.303    27.651 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    28.084    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    28.208 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.096    29.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124    29.428 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.647    30.075    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.199 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.590    30.790    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124    30.914 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.815    31.729    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.153    31.882 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.040    34.922    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    38.658 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.658    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.396ns (72.327%)  route 0.534ns (27.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.585     1.529    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y69         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.693 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.534     2.227    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.459 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.459    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1986057360[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.415ns (70.234%)  route 0.600ns (29.766%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.592     1.536    forLoop_idx_0_1986057360[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_1986057360[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1986057360[1].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.173     1.850    forLoop_idx_0_1986057360[1].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  forLoop_idx_0_1986057360[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.427     2.322    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.551 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.551    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.515ns (69.886%)  route 0.653ns (30.114%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.554     1.498    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164     1.662 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.172     1.834    timerseg_driver/ctr/S[0]
    SLICE_X57Y74         LUT2 (Prop_lut2_I1_O)        0.048     1.882 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.480     2.363    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.303     3.666 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.666    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1986057360[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.421ns (66.300%)  route 0.722ns (33.700%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.590     1.534    forLoop_idx_0_1986057360[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_1986057360[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1986057360[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.203     1.878    forLoop_idx_0_1986057360[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.923 r  forLoop_idx_0_1986057360[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.519     2.442    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.676 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.676    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.438ns (62.248%)  route 0.872ns (37.752%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.554     1.498    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.172     1.834    timerseg_driver/ctr/S[0]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.579    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         1.229     3.809 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.809    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.369ns (56.599%)  route 1.050ns (43.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.050     2.693    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.921 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.921    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_983692089[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.983ns  (logic 1.625ns (40.793%)  route 2.358ns (59.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.887     3.388    forLoop_idx_0_983692089[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.512 r  forLoop_idx_0_983692089[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.471     3.983    forLoop_idx_0_983692089[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_983692089[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.495     4.899    forLoop_idx_0_983692089[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_983692089[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_983692089[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.615ns (40.557%)  route 2.367ns (59.443%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.658     3.149    forLoop_idx_0_983692089[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.273 r  forLoop_idx_0_983692089[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.709     3.982    forLoop_idx_0_983692089[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y81         SRLC32E                                      r  forLoop_idx_0_983692089[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.433     4.837    forLoop_idx_0_983692089[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y81         SRLC32E                                      r  forLoop_idx_0_983692089[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_983692089[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 1.619ns (42.815%)  route 2.162ns (57.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.643     3.137    forLoop_idx_0_983692089[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.261 r  forLoop_idx_0_983692089[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.519     3.781    forLoop_idx_0_983692089[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_983692089[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.497     4.901    forLoop_idx_0_983692089[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_983692089[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 1.628ns (44.351%)  route 2.042ns (55.649%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.026     2.530    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.654 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.017     3.670    reset_cond/M_reset_cond_in
    SLICE_X65Y69         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y69         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 1.628ns (44.351%)  route 2.042ns (55.649%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.026     2.530    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.654 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.017     3.670    reset_cond/M_reset_cond_in
    SLICE_X64Y69         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y69         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 1.628ns (44.351%)  route 2.042ns (55.649%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.026     2.530    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.654 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.017     3.670    reset_cond/M_reset_cond_in
    SLICE_X64Y69         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y69         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 1.628ns (44.351%)  route 2.042ns (55.649%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.026     2.530    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.654 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.017     3.670    reset_cond/M_reset_cond_in
    SLICE_X64Y69         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y69         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 1.628ns (44.351%)  route 2.042ns (55.649%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.026     2.530    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.654 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.017     3.670    reset_cond/M_reset_cond_in
    SLICE_X64Y69         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y69         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.351ns  (logic 1.618ns (48.293%)  route 1.733ns (51.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.185     2.679    forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     2.803 r  forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.548     3.351    forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.504     4.908    forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 1.611ns (48.637%)  route 1.701ns (51.363%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.067     2.554    forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.678 r  forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.634     3.312    forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.504     4.908    forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_983692089[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.306ns (35.124%)  route 0.565ns (64.876%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.456     0.717    forLoop_idx_0_983692089[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.762 r  forLoop_idx_0_983692089[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.109     0.871    forLoop_idx_0_983692089[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y84         SRLC32E                                      r  forLoop_idx_0_983692089[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.857     2.047    forLoop_idx_0_983692089[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y84         SRLC32E                                      r  forLoop_idx_0_983692089[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.311ns (34.847%)  route 0.582ns (65.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.669    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.714 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.179     0.893    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y79         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.850     2.040    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y79         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.300ns (31.514%)  route 0.651ns (68.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.429     0.684    forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.222     0.951    forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.858     2.047    forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1986057360[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.307ns (31.858%)  route 0.657ns (68.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.468     0.730    forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.775 r  forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.189     0.964    forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.858     2.047    forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1986057360[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_983692089[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.307ns (27.584%)  route 0.807ns (72.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.638     0.900    forLoop_idx_0_983692089[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.945 r  forLoop_idx_0_983692089[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.169     1.114    forLoop_idx_0_983692089[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_983692089[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.850     2.040    forLoop_idx_0_983692089[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_983692089[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.316ns (28.077%)  route 0.810ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.409     1.127    reset_cond/M_reset_cond_in
    SLICE_X65Y69         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y69         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.316ns (28.077%)  route 0.810ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.409     1.127    reset_cond/M_reset_cond_in
    SLICE_X64Y69         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y69         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.316ns (28.077%)  route 0.810ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.409     1.127    reset_cond/M_reset_cond_in
    SLICE_X64Y69         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y69         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.316ns (28.077%)  route 0.810ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.409     1.127    reset_cond/M_reset_cond_in
    SLICE_X64Y69         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y69         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.316ns (28.077%)  route 0.810ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.409     1.127    reset_cond/M_reset_cond_in
    SLICE_X64Y69         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y69         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





