Source Block: hdl/library/util_dac_unpack/util_dac_unpack.v@189:209@HdlStmProcess
    if (fifo_valid == 1'b1) begin
        buffer <= dma_data;
    end
  end

  always @(posedge clk) begin
     dma_rd <= 1'b0;
     if (dac_enable != dac_enable_d1) begin
       counter <= 'h00;
     end else if (dac_chan_valid == 1'b1) begin
       counter <= counter + enable_reduce(CHANNELS);
       if (counter == 'h00)
         dma_rd <= 1'b1;
     end
     dac_enable_d1 <= dac_enable;
  end

  generate
    genvar i;
    for (i = 0; i < CHANNELS; i = i + 1) begin : gen_data_array
      assign data_array[i] = buffer[DATA_WIDTH+i*DATA_WIDTH-1:i*DATA_WIDTH];

Diff Content:
- 197        counter <= 'h00;
- 199        counter <= counter + enable_reduce(CHANNELS);
- 200        if (counter == 'h00)
+ 197        req_counter <= 'h00;
+ 200        req_counter <= req_counter + enable_reduce(CHANNELS);
+ 200        if (req_counter == 'h00) begin
+ 201        end

Clone Blocks:
