Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Thu Oct 24 13:04:15 2013
| Host         : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
| Command      : report_utilization -file reference_nic_wrapper_utilization_synth.rpt -pb reference_nic_wrapper_utilization_synth.pb
| Design       : reference_nic_wrapper
| Device       : xc7vx690t
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 29563 |     0 |    433200 |  6.82 |
|   LUT as Logic             | 27081 |     0 |    433200 |  6.25 |
|   LUT as Memory            |  2482 |     0 |    174200 |  1.42 |
|     LUT as Distributed RAM |  1632 |     0 |           |       |
|     LUT as Shift Register  |   850 |     0 |           |       |
| Slice Registers            | 38806 |     1 |    866400 |  4.47 |
|   Register as Flip Flop    | 38806 |     1 |    866400 |  4.47 |
|   Register as Latch        |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                   |   313 |     0 |    216600 |  0.14 |
| F8 Muxes                   |     4 |     0 |    108300 |  0.01 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 83.5 |     0 |      1470 |  5.68 |
|   RAMB36/FIFO*    |   75 |     0 |      1470 |  5.10 |
|     RAMB36E1 only |   75 |       |           |       |
|   RAMB18          |   17 |     0 |      2940 |  0.57 |
|     RAMB18E1 only |   17 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      3600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    3 |     0 |       850 |  0.35 |
| Bonded IPADs                |    2 |     0 |       110 |  1.81 |
| Bonded OPADs                |    0 |     0 |        72 |  0.00 |
| GTHE2_CHANNEL               |    4 |     0 |        36 | 11.11 |
| GTHE2_COMMON                |    1 |     0 |         9 | 11.11 |
| IBUFGDS                     |    0 |     0 |       816 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    1 |     0 |        40 |  2.50 |
| ILOGIC                      |    0 |     0 |       850 |  0.00 |
| OLOGIC                      |    0 |     0 |       850 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    8 |     0 |        32 | 25.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    2 |     0 |        20 | 10.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    5 |     0 |       240 |  2.08 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+---------------+-------+
|    Ref Name   |  Used |
+---------------+-------+
| FDRE          | 34899 |
| LUT6          | 11309 |
| LUT3          |  8780 |
| LUT5          |  5774 |
| LUT2          |  3480 |
| LUT4          |  3120 |
| FDCE          |  2419 |
| RAMD32        |  1884 |
| LUT1          |  1282 |
| FDSE          |  1163 |
| SRL16E        |   843 |
| CARRY4        |   693 |
| FDPE          |   325 |
| MUXF7         |   313 |
| RAMS32        |   260 |
| RAMB36E1      |    75 |
| RAMB18E1      |    17 |
| RAMD64E       |     8 |
| BUFG          |     8 |
| SRLC16E       |     7 |
| MUXF8         |     4 |
| GTHE2_CHANNEL |     4 |
| BUFH          |     4 |
| IBUF          |     3 |
| MMCME2_ADV    |     2 |
| IBUFDS_GTE2   |     1 |
| IBUFDS        |     1 |
| GTHE2_COMMON  |     1 |
| BUFHCE        |     1 |
| BSCANE2       |     1 |
| AND2B1L       |     1 |
+---------------+-------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


