# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# File: C:\Users\welly\Documents\GitHub\LT39A\pratica05\pratica05.csv
# Generated on: Fri Aug 23 14:43:16 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
AddressIn[3],Input,PIN_AD27,5,B5_N2,PIN_AD27,2.5 V,,,,,
AddressIn[2],Input,PIN_AC27,5,B5_N2,PIN_AC27,2.5 V,,,,,
AddressIn[1],Input,PIN_AC28,5,B5_N2,PIN_AC28,2.5 V,,,,,
AddressIn[0],Input,PIN_AB28,5,B5_N1,PIN_AB28,2.5 V,,,,,
DB[7],Output,PIN_M5,1,B1_N2,PIN_Y26,,,,,,
DB[6],Output,PIN_M3,1,B1_N1,PIN_AA25,,,,,,
DB[5],Output,PIN_K2,1,B1_N1,PIN_W25,,,,,,
DB[4],Output,PIN_K1,1,B1_N1,PIN_AA26,,,,,,
DB[3],Output,PIN_K7,1,B1_N1,PIN_W26,,,,,,
DB[2],Output,PIN_L2,1,B1_N2,PIN_W27,,,,,,
DB[1],Output,PIN_L1,1,B1_N2,PIN_AB25,,,,,,
DB[0],Output,PIN_L3,1,B1_N1,PIN_Y24,,,,,,
E,Output,PIN_L4,1,B1_N1,PIN_T4,,,,,,
LCD_Blon,Output,PIN_L6,1,B1_N2,PIN_U25,,,,,,
LCD_On,Output,PIN_L5,1,B1_N1,PIN_V4,,,,,,
RS,Output,PIN_M2,1,B1_N2,PIN_AB27,,,,,,
RW,Output,PIN_M1,1,B1_N2,PIN_AE18,,,,,,
clock,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
col[2],Input,PIN_J10,8,B8_N1,PIN_AB26,,,,,,
col[1],Input,PIN_J14,8,B8_N0,PIN_AD26,,,,,,
col[0],Input,PIN_H13,8,B8_N0,PIN_AC26,,,,,,
reset,Input,PIN_Y23,5,B5_N2,PIN_Y23,2.5 V,,,,,
row[3],Output,PIN_H14,8,B8_N0,PIN_AE27,,,,,,
row[2],Output,PIN_F14,8,B8_N0,PIN_AD28,,,,,,
row[1],Output,PIN_E10,8,B8_N1,PIN_AE28,,,,,,
row[0],Output,PIN_D9,8,B8_N1,PIN_AA23,,,,,,
