Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Jul 21 18:00:04 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-406627721.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.163        0.000                      0                11552        0.079        0.000                      0                11550        0.264        0.000                       0                  3583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk50                {0.000 10.000}       20.000          50.000          
  crg_pll_clk200     {0.000 2.500}        5.000           200.000         
  crg_pll_fb         {0.000 10.000}       20.000          50.000          
  crg_pll_sys        {0.000 5.000}        10.000          100.000         
  crg_pll_sys4x      {0.000 1.250}        2.500           400.000         
  crg_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                  7.000        0.000                       0                     1  
  crg_pll_clk200           3.448        0.000                      0                   13        0.260        0.000                      0                   13        0.264        0.000                       0                    10  
  crg_pll_fb                                                                                                                                                          18.751        0.000                       0                     2  
  crg_pll_sys              1.163        0.000                      0                11537        0.079        0.000                      0                11537        3.870        0.000                       0                  3437  
  crg_pll_sys4x                                                                                                                                                        0.908        0.000                       0                   127  
  crg_pll_sys4x_dqs                                                                                                                                                    0.908        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                crg_pll_clk200        3.669        0.000                      0                    1                                                                        
                crg_pll_sys           3.658        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_clk200
  To Clock:  crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.484ns (35.984%)  route 0.861ns (64.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.379     5.847 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.717     6.564    crg_reset_counter[2]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.105     6.669 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.813    crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X0Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.484ns (35.984%)  route 0.861ns (64.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.379     5.847 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.717     6.564    crg_reset_counter[2]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.105     6.669 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.813    crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X0Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.484ns (35.984%)  route 0.861ns (64.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.379     5.847 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.717     6.564    crg_reset_counter[2]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.105     6.669 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.813    crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X0Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.484ns (35.984%)  route 0.861ns (64.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.379     5.847 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.717     6.564    crg_reset_counter[2]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.105     6.669 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.813    crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X0Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.590ns (40.520%)  route 0.866ns (59.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.866     6.682    crg_reset_counter[1]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.242     6.924 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.924    crg_reset_counter[2]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X0Y79          FDSE (Setup_fdse_C_D)        0.032    10.461    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.461    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.600ns (40.926%)  route 0.866ns (59.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.866     6.682    crg_reset_counter[1]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.252     6.934 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     6.934    crg_reset_counter[3]_i_2_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X0Y79          FDSE (Setup_fdse_C_D)        0.069    10.498    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.498    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.600ns (41.103%)  route 0.860ns (58.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.860     6.676    crg_reset_counter[1]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.252     6.928 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.928    crg_reset_counter[1]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X0Y79          FDSE (Setup_fdse_C_D)        0.069    10.498    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.498    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.484ns (36.959%)  route 0.826ns (63.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.379     5.847 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.826     6.673    crg_reset_counter[0]
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.105     6.778 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     6.778    crg_ic_reset_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.288    10.444    
                         clock uncertainty           -0.039    10.405    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.030    10.435    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.348ns (46.894%)  route 0.394ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.469ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.414     5.469    clk200_clk
    SLICE_X0Y80          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.348     5.817 r  FDPE_3/Q
                         net (fo=5, routed)           0.394     6.211    clk200_rst
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.287    10.443    
                         clock uncertainty           -0.039    10.404    
    SLICE_X0Y79          FDSE (Setup_fdse_C_S)       -0.489     9.915    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.348ns (46.894%)  route 0.394ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.469ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.414     5.469    clk200_clk
    SLICE_X0Y80          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.348     5.817 r  FDPE_3/Q
                         net (fo=5, routed)           0.394     6.211    clk200_rst
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.287    10.443    
                         clock uncertainty           -0.039    10.404    
    SLICE_X0Y79          FDSE (Setup_fdse_C_S)       -0.489     9.915    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  3.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.147%)  route 0.183ns (49.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.183     2.160    crg_reset_counter[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.043     2.203 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.203    crg_reset_counter[3]_i_2_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X0Y79          FDSE (Hold_fdse_C_D)         0.107     1.943    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.309%)  route 0.188ns (50.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.165    crg_reset_counter[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.042     2.207 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.207    crg_reset_counter[1]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X0Y79          FDSE (Hold_fdse_C_D)         0.107     1.943    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.251%)  route 0.177ns (48.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.177     2.154    crg_reset_counter[2]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.045     2.199 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.199    crg_reset_counter[2]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X0Y79          FDSE (Hold_fdse_C_D)         0.092     1.928    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.716%)  route 0.188ns (50.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 f  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.165    crg_reset_counter[0]
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.210 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.210    crg_reset_counter0[0]
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X0Y79          FDSE (Hold_fdse_C_D)         0.091     1.927    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.400%)  route 0.168ns (42.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.128     1.964 r  crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.168     2.131    crg_reset_counter[3]
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.098     2.229 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.229    crg_ic_reset_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.535     1.849    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091     1.940    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.752%)  route 0.186ns (59.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.585     1.837    clk200_clk
    SLICE_X0Y80          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.128     1.965 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.151    clk200_rst
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X0Y79          FDSE (Hold_fdse_C_S)        -0.072     1.778    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.752%)  route 0.186ns (59.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.585     1.837    clk200_clk
    SLICE_X0Y80          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.128     1.965 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.151    clk200_rst
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X0Y79          FDSE (Hold_fdse_C_S)        -0.072     1.778    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.752%)  route 0.186ns (59.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.585     1.837    clk200_clk
    SLICE_X0Y80          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.128     1.965 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.151    clk200_rst
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X0Y79          FDSE (Hold_fdse_C_S)        -0.072     1.778    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.752%)  route 0.186ns (59.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.585     1.837    clk200_clk
    SLICE_X0Y80          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.128     1.965 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.151    clk200_rst
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X0Y79          FDSE (Hold_fdse_C_S)        -0.072     1.778    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.226ns (55.363%)  route 0.182ns (44.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.128     1.964 r  crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.128     2.091    crg_reset_counter[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.098     2.189 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.055     2.244    crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X0Y79          FDSE (Hold_fdse_C_CE)       -0.039     1.797    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y80      FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y80      FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X1Y79      crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y79      crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y79      crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y79      crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y79      crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y80      FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y80      FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y80      FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y80      FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y80      FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y80      FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y80      FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y80      FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :            0  Failing Endpoints,  Worst Slack        1.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain9_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 3.752ns (45.680%)  route 4.462ns (54.320%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y20         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.078     8.655    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X8Y53          LUT6 (Prop_lut6_I0_O)        0.105     8.760 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.204 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.204    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.304 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.304    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.518    10.029    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X12Y55         LUT6 (Prop_lut6_I3_O)        0.297    10.326 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.446    10.773    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X14Y57         LUT4 (Prop_lut4_I3_O)        0.105    10.878 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.400    11.277    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.264    11.541 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           1.089    12.631    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I1_O)        0.105    12.736 r  lm32_cpu/load_store_unit/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           0.931    13.666    data_port_we[9]
    RAMB18_X2Y32         RAMB18E1                                     r  data_mem_grain9_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.283    15.133    sys_clk
    RAMB18_X2Y32         RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.211    15.344    
                         clock uncertainty           -0.039    15.305    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.829    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -13.666    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain9_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 3.752ns (45.680%)  route 4.462ns (54.320%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y20         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.078     8.655    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X8Y53          LUT6 (Prop_lut6_I0_O)        0.105     8.760 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.204 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.204    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.304 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.304    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.518    10.029    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X12Y55         LUT6 (Prop_lut6_I3_O)        0.297    10.326 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.446    10.773    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X14Y57         LUT4 (Prop_lut4_I3_O)        0.105    10.878 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.400    11.277    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.264    11.541 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           1.089    12.631    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I1_O)        0.105    12.736 r  lm32_cpu/load_store_unit/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           0.931    13.666    data_port_we[9]
    RAMB18_X2Y32         RAMB18E1                                     r  data_mem_grain9_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.283    15.133    sys_clk
    RAMB18_X2Y32         RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.211    15.344    
                         clock uncertainty           -0.039    15.305    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    14.829    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -13.666    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain24_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 3.752ns (46.683%)  route 4.285ns (53.317%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y20         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.078     8.655    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X8Y53          LUT6 (Prop_lut6_I0_O)        0.105     8.760 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.204 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.204    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.304 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.304    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.518    10.029    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X12Y55         LUT6 (Prop_lut6_I3_O)        0.297    10.326 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.446    10.773    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X14Y57         LUT4 (Prop_lut4_I3_O)        0.105    10.878 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.400    11.278    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.264    11.542 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           0.915    12.457    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I1_O)        0.105    12.562 r  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_9/O
                         net (fo=2, routed)           0.928    13.490    data_port_we[24]
    RAMB18_X0Y36         RAMB18E1                                     r  data_mem_grain24_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.287    15.137    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  data_mem_grain24_reg/CLKARDCLK
                         clock pessimism              0.271    15.408    
                         clock uncertainty           -0.039    15.368    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.892    data_mem_grain24_reg
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 sdram_bankmachine5_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 2.531ns (29.682%)  route 5.996ns (70.318%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.371     5.425    sys_clk
    SLICE_X12Y41         FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.433     5.858 r  sdram_bankmachine5_consume_reg[0]/Q
                         net (fo=27, routed)          1.138     6.996    storage_8_reg_0_7_12_17/ADDRA0
    SLICE_X14Y36         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     7.114 r  storage_8_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.687     7.801    p_0_in3_in[4]
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.264     8.065 r  bankmachine5_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.065    bankmachine5_state[1]_i_12_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.522 r  bankmachine5_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.522    bankmachine5_state_reg[1]_i_8_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.738 f  bankmachine5_state_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.563     9.301    sdram_bankmachine5_hit
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.309     9.610 r  sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.565    10.175    sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.105    10.280 r  sdram_choose_req_grant[2]_i_9/O
                         net (fo=10, routed)          0.826    11.106    sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.105    11.211 r  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.211    new_master_rdata_valid0_i_4_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.178    11.389 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.837    12.226    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I3_O)        0.241    12.467 r  sdram_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.952    13.419    sdram_bankmachine5_consume[2]_i_2_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I0_O)        0.105    13.524 r  sdram_bankmachine0_consume[0]_i_1/O
                         net (fo=1, routed)           0.429    13.952    sdram_bankmachine0_consume[0]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  sdram_bankmachine0_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.261    15.111    sys_clk
    SLICE_X12Y41         FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
                         clock pessimism              0.314    15.425    
                         clock uncertainty           -0.039    15.386    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.015    15.371    sdram_bankmachine0_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 sdram_bankmachine5_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine3_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 2.531ns (30.116%)  route 5.873ns (69.884%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.371     5.425    sys_clk
    SLICE_X12Y41         FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.433     5.858 r  sdram_bankmachine5_consume_reg[0]/Q
                         net (fo=27, routed)          1.138     6.996    storage_8_reg_0_7_12_17/ADDRA0
    SLICE_X14Y36         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     7.114 r  storage_8_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.687     7.801    p_0_in3_in[4]
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.264     8.065 r  bankmachine5_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.065    bankmachine5_state[1]_i_12_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.522 r  bankmachine5_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.522    bankmachine5_state_reg[1]_i_8_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.738 f  bankmachine5_state_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.563     9.301    sdram_bankmachine5_hit
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.309     9.610 r  sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.565    10.175    sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.105    10.280 r  sdram_choose_req_grant[2]_i_9/O
                         net (fo=10, routed)          0.826    11.106    sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.105    11.211 r  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.211    new_master_rdata_valid0_i_4_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.178    11.389 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.837    12.226    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I3_O)        0.241    12.467 r  sdram_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.806    13.273    sdram_bankmachine5_consume[2]_i_2_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.105    13.378 r  sdram_bankmachine3_consume[0]_i_1/O
                         net (fo=1, routed)           0.452    13.830    sdram_bankmachine3_consume[0]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  sdram_bankmachine3_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.262    15.112    sys_clk
    SLICE_X11Y42         FDRE                                         r  sdram_bankmachine3_consume_reg[0]/C
                         clock pessimism              0.270    15.382    
                         clock uncertainty           -0.039    15.343    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.081    15.262    sdram_bankmachine3_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 sdram_bankmachine5_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine1_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.531ns (29.923%)  route 5.927ns (70.077%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.371     5.425    sys_clk
    SLICE_X12Y41         FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.433     5.858 r  sdram_bankmachine5_consume_reg[0]/Q
                         net (fo=27, routed)          1.138     6.996    storage_8_reg_0_7_12_17/ADDRA0
    SLICE_X14Y36         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     7.114 r  storage_8_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.687     7.801    p_0_in3_in[4]
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.264     8.065 r  bankmachine5_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.065    bankmachine5_state[1]_i_12_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.522 r  bankmachine5_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.522    bankmachine5_state_reg[1]_i_8_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.738 f  bankmachine5_state_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.563     9.301    sdram_bankmachine5_hit
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.309     9.610 r  sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.565    10.175    sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.105    10.280 r  sdram_choose_req_grant[2]_i_9/O
                         net (fo=10, routed)          0.826    11.106    sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.105    11.211 r  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.211    new_master_rdata_valid0_i_4_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.178    11.389 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.837    12.226    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I3_O)        0.241    12.467 r  sdram_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.883    13.350    sdram_bankmachine5_consume[2]_i_2_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.105    13.455 r  sdram_bankmachine1_consume[0]_i_1/O
                         net (fo=1, routed)           0.429    13.884    sdram_bankmachine1_consume[0]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  sdram_bankmachine1_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.259    15.109    sys_clk
    SLICE_X8Y37          FDRE                                         r  sdram_bankmachine1_consume_reg[0]/C
                         clock pessimism              0.270    15.379    
                         clock uncertainty           -0.039    15.340    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)       -0.004    15.336    sdram_bankmachine1_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 sdram_bankmachine5_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 2.531ns (29.906%)  route 5.932ns (70.094%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.371     5.425    sys_clk
    SLICE_X12Y41         FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.433     5.858 r  sdram_bankmachine5_consume_reg[0]/Q
                         net (fo=27, routed)          1.138     6.996    storage_8_reg_0_7_12_17/ADDRA0
    SLICE_X14Y36         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     7.114 r  storage_8_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.687     7.801    p_0_in3_in[4]
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.264     8.065 r  bankmachine5_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.065    bankmachine5_state[1]_i_12_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.522 r  bankmachine5_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.522    bankmachine5_state_reg[1]_i_8_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.738 f  bankmachine5_state_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.563     9.301    sdram_bankmachine5_hit
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.309     9.610 r  sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.565    10.175    sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.105    10.280 r  sdram_choose_req_grant[2]_i_9/O
                         net (fo=10, routed)          0.826    11.106    sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.105    11.211 r  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.211    new_master_rdata_valid0_i_4_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.178    11.389 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.837    12.226    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I3_O)        0.241    12.467 r  sdram_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.919    13.386    sdram_bankmachine5_consume[2]_i_2_n_0
    SLICE_X13Y42         LUT5 (Prop_lut5_I3_O)        0.105    13.491 r  sdram_bankmachine5_consume[0]_i_1/O
                         net (fo=1, routed)           0.398    13.889    sdram_bankmachine5_consume[0]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  sdram_bankmachine5_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.261    15.111    sys_clk
    SLICE_X12Y41         FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
                         clock pessimism              0.314    15.425    
                         clock uncertainty           -0.039    15.386    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.027    15.359    sdram_bankmachine5_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain13_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 3.752ns (47.560%)  route 4.137ns (52.440%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y20         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.078     8.655    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X8Y53          LUT6 (Prop_lut6_I0_O)        0.105     8.760 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.204 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.204    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.304 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.304    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.518    10.029    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X12Y55         LUT6 (Prop_lut6_I3_O)        0.297    10.326 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.446    10.773    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X14Y57         LUT4 (Prop_lut4_I3_O)        0.105    10.878 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.150    11.027    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.264    11.291 f  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           1.153    12.445    lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10_n_0
    SLICE_X40Y74         LUT4 (Prop_lut4_I1_O)        0.105    12.550 r  lm32_cpu/load_store_unit/data_mem_grain13_reg_i_9/O
                         net (fo=2, routed)           0.792    13.342    data_port_we[13]
    RAMB18_X1Y33         RAMB18E1                                     r  data_mem_grain13_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.282    15.132    sys_clk
    RAMB18_X1Y33         RAMB18E1                                     r  data_mem_grain13_reg/CLKARDCLK
                         clock pessimism              0.211    15.343    
                         clock uncertainty           -0.039    15.304    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    14.828    data_mem_grain13_reg
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 sdram_bankmachine5_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 2.531ns (30.504%)  route 5.766ns (69.496%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.371     5.425    sys_clk
    SLICE_X12Y41         FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.433     5.858 r  sdram_bankmachine5_consume_reg[0]/Q
                         net (fo=27, routed)          1.138     6.996    storage_8_reg_0_7_12_17/ADDRA0
    SLICE_X14Y36         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     7.114 r  storage_8_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.687     7.801    p_0_in3_in[4]
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.264     8.065 r  bankmachine5_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.065    bankmachine5_state[1]_i_12_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.522 r  bankmachine5_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.522    bankmachine5_state_reg[1]_i_8_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.738 f  bankmachine5_state_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.563     9.301    sdram_bankmachine5_hit
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.309     9.610 r  sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.565    10.175    sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.105    10.280 r  sdram_choose_req_grant[2]_i_9/O
                         net (fo=10, routed)          0.826    11.106    sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.105    11.211 r  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.211    new_master_rdata_valid0_i_4_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.178    11.389 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.837    12.226    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I3_O)        0.241    12.467 r  sdram_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.711    13.178    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.105    13.283 r  lm32_cpu/load_store_unit/sdram_bankmachine5_level[3]_i_1/O
                         net (fo=4, routed)           0.440    13.723    lm32_cpu_n_123
    SLICE_X12Y43         FDRE                                         r  sdram_bankmachine5_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.262    15.112    sys_clk
    SLICE_X12Y43         FDRE                                         r  sdram_bankmachine5_level_reg[1]/C
                         clock pessimism              0.287    15.399    
                         clock uncertainty           -0.039    15.360    
    SLICE_X12Y43         FDRE (Setup_fdre_C_CE)      -0.136    15.224    sdram_bankmachine5_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain0_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 3.593ns (45.674%)  route 4.274ns (54.326%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3436, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y20         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.078     8.655    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X8Y53          LUT6 (Prop_lut6_I0_O)        0.105     8.760 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     8.760    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.204 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.204    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.304 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.304    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.518    10.029    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X12Y55         LUT6 (Prop_lut6_I3_O)        0.297    10.326 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.446    10.773    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X14Y57         LUT4 (Prop_lut4_I3_O)        0.105    10.878 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.253    11.131    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.105    11.236 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_11/O
                         net (fo=4, routed)           1.037    12.272    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_11_n_0
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.105    12.377 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_9/O
                         net (fo=2, routed)           0.942    13.319    data_port_we[0]
    RAMB18_X1Y32         RAMB18E1                                     r  data_mem_grain0_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3436, routed)        1.282    15.132    sys_clk
    RAMB18_X1Y32         RAMB18E1                                     r  data_mem_grain0_reg/CLKARDCLK
                         clock pessimism              0.211    15.343    
                         clock uncertainty           -0.039    15.304    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.828    data_mem_grain0_reg
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  1.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.548     1.800    sys_clk
    SLICE_X39Y75         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     1.928 r  basesoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.147    storage_2_reg_0_15_6_7/ADDRD1
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.813     2.345    storage_2_reg_0_15_6_7/WCLK
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.532     1.813    
    SLICE_X38Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.068    storage_2_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.548     1.800    sys_clk
    SLICE_X39Y75         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     1.928 r  basesoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.147    storage_2_reg_0_15_6_7/ADDRD1
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.813     2.345    storage_2_reg_0_15_6_7/WCLK
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.532     1.813    
    SLICE_X38Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.068    storage_2_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.548     1.800    sys_clk
    SLICE_X39Y75         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     1.928 r  basesoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.147    storage_2_reg_0_15_6_7/ADDRD1
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.813     2.345    storage_2_reg_0_15_6_7/WCLK
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.532     1.813    
    SLICE_X38Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.068    storage_2_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.548     1.800    sys_clk
    SLICE_X39Y75         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     1.928 r  basesoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.147    storage_2_reg_0_15_6_7/ADDRD1
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.813     2.345    storage_2_reg_0_15_6_7/WCLK
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.532     1.813    
    SLICE_X38Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.068    storage_2_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.548     1.800    sys_clk
    SLICE_X39Y75         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     1.928 r  basesoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.147    storage_2_reg_0_15_6_7/ADDRD1
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.813     2.345    storage_2_reg_0_15_6_7/WCLK
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.532     1.813    
    SLICE_X38Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.068    storage_2_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.548     1.800    sys_clk
    SLICE_X39Y75         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     1.928 r  basesoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.147    storage_2_reg_0_15_6_7/ADDRD1
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.813     2.345    storage_2_reg_0_15_6_7/WCLK
    SLICE_X38Y75         RAMD32                                       r  storage_2_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.532     1.813    
    SLICE_X38Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.068    storage_2_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.548     1.800    sys_clk
    SLICE_X39Y75         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     1.928 r  basesoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.147    storage_2_reg_0_15_6_7/ADDRD1
    SLICE_X38Y75         RAMS32                                       r  storage_2_reg_0_15_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.813     2.345    storage_2_reg_0_15_6_7/WCLK
    SLICE_X38Y75         RAMS32                                       r  storage_2_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.532     1.813    
    SLICE_X38Y75         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.068    storage_2_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.548     1.800    sys_clk
    SLICE_X39Y75         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     1.928 r  basesoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.147    storage_2_reg_0_15_6_7/ADDRD1
    SLICE_X38Y75         RAMS32                                       r  storage_2_reg_0_15_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.813     2.345    storage_2_reg_0_15_6_7/WCLK
    SLICE_X38Y75         RAMS32                                       r  storage_2_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.532     1.813    
    SLICE_X38Y75         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.068    storage_2_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_phy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.591%)  route 0.117ns (45.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.548     1.800    sys_clk
    SLICE_X41Y74         FDRE                                         r  basesoc_uart_phy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     1.941 r  basesoc_uart_phy_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.117     2.058    storage_2_reg_0_15_0_5/DIA0
    SLICE_X38Y74         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.813     2.345    storage_2_reg_0_15_0_5/WCLK
    SLICE_X38Y74         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.513     1.832    
    SLICE_X38Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.979    storage_2_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sdram_bankmachine3_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3436, routed)        0.564     1.816    sys_clk
    SLICE_X13Y38         FDRE                                         r  sdram_bankmachine3_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  sdram_bankmachine3_produce_reg[1]/Q
                         net (fo=34, routed)          0.270     2.227    storage_6_reg_0_7_6_11/ADDRD1
    SLICE_X12Y38         RAMD32                                       r  storage_6_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3436, routed)        0.834     2.365    storage_6_reg_0_7_6_11/WCLK
    SLICE_X12Y38         RAMD32                                       r  storage_6_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.536     1.829    
    SLICE_X12Y38         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.138    storage_6_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK        n/a            3.272         10.000      6.728      DSP48_X1Y24     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.272         10.000      6.728      DSP48_X1Y22     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y88    IDELAYE2/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y91    IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y76    IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y86    IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y77    IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y85    IDELAYE2_13/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y78    IDELAYE2_14/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X46Y56    lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y59    lm32_cpu/registers_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y59    lm32_cpu/registers_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y59    lm32_cpu/registers_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y59    lm32_cpu/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y59    lm32_cpu/registers_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y59    lm32_cpu/registers_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y59    lm32_cpu/registers_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y59    lm32_cpu/registers_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y58    lm32_cpu/registers_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y58    lm32_cpu/registers_reg_r2_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x
  To Clock:  crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y1   BUFG_3/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y77    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x_dqs
  To Clock:  crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y3   BUFG_4/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y94    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y82    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y58    OSERDESE2_30/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y70    OSERDESE2_32/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.669ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.059ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.074     0.074    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y80          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     2.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.252 r  BUFG_2/O
                         net (fo=8, routed)           0.585     3.837    clk200_clk
    SLICE_X0Y80          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.837    
                         clock uncertainty           -0.088     3.748    
    SLICE_X0Y80          FDPE (Setup_fdpe_C_D)       -0.005     3.743    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.743    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  3.669    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  crg_pll_sys

Setup :            0  Failing Endpoints,  Worst Slack        3.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.059ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.065     0.065    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y48         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     2.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     3.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.252 r  BUFG/O
                         net (fo=3436, routed)        0.596     3.848    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     3.848    
                         clock uncertainty           -0.089     3.758    
    SLICE_X64Y48         FDPE (Setup_fdpe_C_D)       -0.035     3.723    FDPE_1
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.658    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal      |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock         |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+
clk50     | serial_rx    | FDRE           | -        |     0.142 (r) | FAST    |     2.064 (r) | SLOW    | crg_pll_sys   |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.563 (r) | FAST    |     3.789 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.491 (f) | FAST    |     3.789 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.554 (r) | FAST    |     3.783 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.482 (f) | FAST    |     3.783 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.527 (r) | FAST    |     3.756 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.455 (f) | FAST    |     3.756 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.551 (r) | FAST    |     3.780 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.479 (f) | FAST    |     3.780 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.767 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.767 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.565 (r) | FAST    |     3.793 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.493 (f) | FAST    |     3.793 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.768 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.768 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.789 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.789 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.555 (r) | FAST    |     3.777 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.483 (f) | FAST    |     3.777 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.537 (r) | FAST    |     3.763 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.465 (f) | FAST    |     3.763 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.558 (r) | FAST    |     3.780 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.486 (f) | FAST    |     3.780 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.543 (r) | FAST    |     3.769 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.471 (f) | FAST    |     3.769 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.539 (r) | FAST    |     3.762 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.467 (f) | FAST    |     3.762 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.540 (r) | FAST    |     3.766 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.468 (f) | FAST    |     3.766 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.544 (r) | FAST    |     3.767 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.472 (f) | FAST    |     3.767 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.541 (r) | FAST    |     3.767 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.469 (f) | FAST    |     3.767 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.593 (r) | FAST    |     3.820 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.521 (f) | FAST    |     3.820 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.578 (r) | FAST    |     3.807 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.506 (f) | FAST    |     3.807 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.605 (r) | FAST    |     3.833 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.533 (f) | FAST    |     3.833 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.574 (r) | FAST    |     3.803 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.502 (f) | FAST    |     3.803 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.596 (r) | FAST    |     3.824 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.524 (f) | FAST    |     3.824 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     3.831 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     3.831 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.562 (r) | FAST    |     3.787 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.490 (f) | FAST    |     3.787 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.569 (r) | FAST    |     3.791 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.497 (f) | FAST    |     3.791 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.784 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.784 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.582 (r) | FAST    |     3.807 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.510 (f) | FAST    |     3.807 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.568 (r) | FAST    |     3.789 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.496 (f) | FAST    |     3.789 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.591 (r) | FAST    |     3.816 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.519 (f) | FAST    |     3.816 (f) | SLOW    | crg_pll_sys4x |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk50     | ddram_dq[0]    | FDRE           | -     |     11.929 (r) | SLOW    |      4.039 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[1]    | FDRE           | -     |     12.286 (r) | SLOW    |      4.236 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[2]    | FDRE           | -     |     12.910 (r) | SLOW    |      4.574 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[3]    | FDRE           | -     |     12.405 (r) | SLOW    |      4.302 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[4]    | FDRE           | -     |     12.782 (r) | SLOW    |      4.515 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[5]    | FDRE           | -     |     12.167 (r) | SLOW    |      4.163 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[6]    | FDRE           | -     |     12.653 (r) | SLOW    |      4.446 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[7]    | FDRE           | -     |     12.048 (r) | SLOW    |      4.104 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[8]    | FDRE           | -     |     11.515 (r) | SLOW    |      3.831 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[9]    | FDRE           | -     |     11.444 (r) | SLOW    |      3.807 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[10]   | FDRE           | -     |     11.158 (r) | SLOW    |      3.636 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[11]   | FDRE           | -     |     11.800 (r) | SLOW    |      3.990 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[12]   | FDRE           | -     |     11.277 (r) | SLOW    |      3.719 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[13]   | FDRE           | -     |     11.681 (r) | SLOW    |      3.930 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[14]   | FDRE           | -     |     11.396 (r) | SLOW    |      3.777 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[15]   | FDRE           | -     |     11.562 (r) | SLOW    |      3.866 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[16]   | FDRE           | -     |      9.970 (r) | SLOW    |      2.991 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[17]   | FDRE           | -     |      9.868 (r) | SLOW    |      2.926 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[18]   | FDRE           | -     |      9.620 (r) | SLOW    |      2.794 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[19]   | FDRE           | -     |     10.096 (r) | SLOW    |      3.055 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[20]   | FDRE           | -     |      9.716 (r) | SLOW    |      2.843 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[21]   | FDRE           | -     |     10.212 (r) | SLOW    |      3.097 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[22]   | FDRE           | -     |      9.739 (r) | SLOW    |      2.856 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[23]   | FDRE           | -     |     10.080 (r) | SLOW    |      3.039 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[24]   | FDRE           | -     |      9.998 (r) | SLOW    |      3.022 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[25]   | FDRE           | -     |     10.749 (r) | SLOW    |      3.397 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[26]   | FDRE           | -     |     10.372 (r) | SLOW    |      3.206 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[27]   | FDRE           | -     |     10.750 (r) | SLOW    |      3.400 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[28]   | FDRE           | -     |     10.491 (r) | SLOW    |      3.269 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[29]   | FDRE           | -     |     10.254 (r) | SLOW    |      3.123 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[30]   | FDRE           | -     |     10.878 (r) | SLOW    |      3.465 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[31]   | FDRE           | -     |     10.117 (r) | SLOW    |      3.056 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[0] | FDRE           | -     |     12.533 (r) | SLOW    |      4.325 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[1] | FDRE           | -     |     11.745 (r) | SLOW    |      3.901 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[2] | FDRE           | -     |      9.482 (r) | SLOW    |      2.701 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[3] | FDRE           | -     |     10.629 (r) | SLOW    |      3.312 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[0] | FDRE           | -     |     12.534 (r) | SLOW    |      4.330 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[1] | FDRE           | -     |     11.746 (r) | SLOW    |      3.897 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[2] | FDRE           | -     |      9.483 (r) | SLOW    |      2.706 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[3] | FDRE           | -     |     10.630 (r) | SLOW    |      3.313 (r) | FAST    | crg_pll_sys       |
clk50     | serial_tx      | FDSE           | -     |     12.412 (r) | SLOW    |      4.435 (r) | FAST    | crg_pll_sys       |
clk50     | user_led0      | FDRE           | -     |     10.681 (r) | SLOW    |      3.478 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_a[0]     | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.481 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[1]     | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.482 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[2]     | OSERDESE2 (IO) | -     |      7.261 (r) | SLOW    |      2.473 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[3]     | OSERDESE2 (IO) | -     |      7.269 (r) | SLOW    |      2.478 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[4]     | OSERDESE2 (IO) | -     |      7.264 (r) | SLOW    |      2.477 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[5]     | OSERDESE2 (IO) | -     |      7.274 (r) | SLOW    |      2.486 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[6]     | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.474 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[7]     | OSERDESE2 (IO) | -     |      7.266 (r) | SLOW    |      2.478 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[8]     | OSERDESE2 (IO) | -     |      7.263 (r) | SLOW    |      2.474 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[9]     | OSERDESE2 (IO) | -     |      7.255 (r) | SLOW    |      2.466 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[10]    | OSERDESE2 (IO) | -     |      7.259 (r) | SLOW    |      2.471 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[11]    | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.473 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[12]    | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.484 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[13]    | OSERDESE2 (IO) | -     |      7.252 (r) | SLOW    |      2.464 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[0]    | OSERDESE2 (IO) | -     |      7.247 (r) | SLOW    |      2.461 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[1]    | OSERDESE2 (IO) | -     |      7.267 (r) | SLOW    |      2.477 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[2]    | OSERDESE2 (IO) | -     |      7.244 (r) | SLOW    |      2.457 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cas_n    | OSERDESE2 (IO) | -     |      7.295 (r) | SLOW    |      2.501 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cke      | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.482 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_clk_n    | OSERDESE2 (IO) | -     |      7.378 (r) | SLOW    |      2.436 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_clk_p    | OSERDESE2 (IO) | -     |      7.373 (r) | SLOW    |      2.432 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cs_n     | OSERDESE2 (IO) | -     |      7.277 (r) | SLOW    |      2.483 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[0]    | OSERDESE2 (IO) | -     |      7.351 (r) | SLOW    |      2.567 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[1]    | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.522 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[2]    | OSERDESE2 (IO) | -     |      7.280 (r) | SLOW    |      2.497 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[3]    | OSERDESE2 (IO) | -     |      7.306 (r) | SLOW    |      2.527 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[0]    | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.224 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[1]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.233 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[2]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.264 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[3]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.236 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[4]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.253 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[5]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.222 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[6]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.251 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[7]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.226 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[8]    | OSERDESE2 (IO) | -     |      8.241 (r) | SLOW    |      2.222 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[9]    | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.246 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[10]   | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.215 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[11]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.240 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[12]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.235 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[13]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.243 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[14]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.231 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[15]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.242 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[16]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.194 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[17]   | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.194 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[18]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.192 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[19]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.213 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[20]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.183 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[21]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.217 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[22]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.191 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[23]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.188 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[24]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.221 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[25]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.206 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[26]   | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[27]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.214 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[28]   | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[29]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.201 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[30]   | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.205 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[31]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.192 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_odt      | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.505 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ras_n    | OSERDESE2 (IO) | -     |      7.291 (r) | SLOW    |      2.497 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_reset_n  | OSERDESE2 (IO) | -     |      7.559 (r) | SLOW    |      2.620 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_we_n     | OSERDESE2 (IO) | -     |      7.251 (r) | SLOW    |      2.463 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.816 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |      8.868 (r) | SLOW    |      2.807 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[2] | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.782 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[3] | OSERDESE2 (IO) | -     |      8.865 (r) | SLOW    |      2.810 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.821 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |      8.869 (r) | SLOW    |      2.802 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[2] | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.787 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[3] | OSERDESE2 (IO) | -     |      8.866 (r) | SLOW    |      2.810 (r) | FAST    | crg_pll_sys4x_dqs |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk50  | clk50       |         8.837 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk50
Worst Case Data Window: 3.378 ns
Ideal Clock Offset to Actual Clock: 2.144 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.563 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.491 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.554 (r) | FAST    |   3.783 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.482 (f) | FAST    |   3.783 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.527 (r) | FAST    |   3.756 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.455 (f) | FAST    |   3.756 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.551 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.479 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.538 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.466 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.565 (r) | FAST    |   3.793 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.493 (f) | FAST    |   3.793 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.538 (r) | FAST    |   3.768 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.466 (f) | FAST    |   3.768 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.561 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.489 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.555 (r) | FAST    |   3.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.483 (f) | FAST    |   3.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.537 (r) | FAST    |   3.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.465 (f) | FAST    |   3.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.558 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.486 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.543 (r) | FAST    |   3.769 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.471 (f) | FAST    |   3.769 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.539 (r) | FAST    |   3.762 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.467 (f) | FAST    |   3.762 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.540 (r) | FAST    |   3.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.468 (f) | FAST    |   3.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.544 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.472 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.541 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.469 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.593 (r) | FAST    |   3.820 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.521 (f) | FAST    |   3.820 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.578 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.506 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.605 (r) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.533 (f) | FAST    |   3.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.574 (r) | FAST    |   3.803 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.502 (f) | FAST    |   3.803 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.596 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.524 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.601 (r) | FAST    |   3.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.529 (f) | FAST    |   3.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.562 (r) | FAST    |   3.787 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.490 (f) | FAST    |   3.787 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.569 (r) | FAST    |   3.791 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.497 (f) | FAST    |   3.791 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.561 (r) | FAST    |   3.784 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.489 (f) | FAST    |   3.784 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.582 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.510 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.568 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.496 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.591 (r) | FAST    |   3.816 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.519 (f) | FAST    |   3.816 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.455 (f) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   7.272 (r) | SLOW    |   2.481 (r) | FAST    |    0.020 |
ddram_a[1]         |   7.272 (r) | SLOW    |   2.482 (r) | FAST    |    0.021 |
ddram_a[2]         |   7.261 (r) | SLOW    |   2.473 (r) | FAST    |    0.009 |
ddram_a[3]         |   7.269 (r) | SLOW    |   2.478 (r) | FAST    |    0.017 |
ddram_a[4]         |   7.264 (r) | SLOW    |   2.477 (r) | FAST    |    0.013 |
ddram_a[5]         |   7.274 (r) | SLOW    |   2.486 (r) | FAST    |    0.022 |
ddram_a[6]         |   7.262 (r) | SLOW    |   2.474 (r) | FAST    |    0.010 |
ddram_a[7]         |   7.266 (r) | SLOW    |   2.478 (r) | FAST    |    0.014 |
ddram_a[8]         |   7.263 (r) | SLOW    |   2.474 (r) | FAST    |    0.011 |
ddram_a[9]         |   7.255 (r) | SLOW    |   2.466 (r) | FAST    |    0.003 |
ddram_a[10]        |   7.259 (r) | SLOW    |   2.471 (r) | FAST    |    0.007 |
ddram_a[11]        |   7.262 (r) | SLOW    |   2.473 (r) | FAST    |    0.010 |
ddram_a[12]        |   7.275 (r) | SLOW    |   2.484 (r) | FAST    |    0.023 |
ddram_a[13]        |   7.252 (r) | SLOW    |   2.464 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.275 (r) | SLOW    |   2.464 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   7.247 (r) | SLOW    |   2.461 (r) | FAST    |    0.004 |
ddram_ba[1]        |   7.267 (r) | SLOW    |   2.477 (r) | FAST    |    0.023 |
ddram_ba[2]        |   7.244 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.267 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   7.351 (r) | SLOW    |   2.567 (r) | FAST    |    0.071 |
ddram_dm[1]        |   7.298 (r) | SLOW    |   2.522 (r) | FAST    |    0.024 |
ddram_dm[2]        |   7.280 (r) | SLOW    |   2.497 (r) | FAST    |    0.000 |
ddram_dm[3]        |   7.306 (r) | SLOW    |   2.527 (r) | FAST    |    0.030 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.351 (r) | SLOW    |   2.497 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 3.290 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   11.929 (r) | SLOW    |   2.224 (r) | FAST    |    2.309 |
ddram_dq[1]        |   12.286 (r) | SLOW    |   2.233 (r) | FAST    |    2.666 |
ddram_dq[2]        |   12.910 (r) | SLOW    |   2.264 (r) | FAST    |    3.290 |
ddram_dq[3]        |   12.405 (r) | SLOW    |   2.236 (r) | FAST    |    2.785 |
ddram_dq[4]        |   12.782 (r) | SLOW    |   2.253 (r) | FAST    |    3.162 |
ddram_dq[5]        |   12.167 (r) | SLOW    |   2.222 (r) | FAST    |    2.547 |
ddram_dq[6]        |   12.653 (r) | SLOW    |   2.251 (r) | FAST    |    3.033 |
ddram_dq[7]        |   12.048 (r) | SLOW    |   2.226 (r) | FAST    |    2.428 |
ddram_dq[8]        |   11.515 (r) | SLOW    |   2.222 (r) | FAST    |    1.895 |
ddram_dq[9]        |   11.444 (r) | SLOW    |   2.246 (r) | FAST    |    1.823 |
ddram_dq[10]       |   11.158 (r) | SLOW    |   2.215 (r) | FAST    |    1.538 |
ddram_dq[11]       |   11.800 (r) | SLOW    |   2.240 (r) | FAST    |    2.180 |
ddram_dq[12]       |   11.277 (r) | SLOW    |   2.235 (r) | FAST    |    1.657 |
ddram_dq[13]       |   11.681 (r) | SLOW    |   2.243 (r) | FAST    |    2.061 |
ddram_dq[14]       |   11.396 (r) | SLOW    |   2.231 (r) | FAST    |    1.776 |
ddram_dq[15]       |   11.562 (r) | SLOW    |   2.242 (r) | FAST    |    1.942 |
ddram_dq[16]       |    9.970 (r) | SLOW    |   2.194 (r) | FAST    |    0.350 |
ddram_dq[17]       |    9.868 (r) | SLOW    |   2.194 (r) | FAST    |    0.248 |
ddram_dq[18]       |    9.620 (r) | SLOW    |   2.192 (r) | FAST    |    0.009 |
ddram_dq[19]       |   10.096 (r) | SLOW    |   2.213 (r) | FAST    |    0.476 |
ddram_dq[20]       |    9.716 (r) | SLOW    |   2.183 (r) | FAST    |    0.096 |
ddram_dq[21]       |   10.212 (r) | SLOW    |   2.217 (r) | FAST    |    0.592 |
ddram_dq[22]       |    9.739 (r) | SLOW    |   2.191 (r) | FAST    |    0.119 |
ddram_dq[23]       |   10.080 (r) | SLOW    |   2.188 (r) | FAST    |    0.460 |
ddram_dq[24]       |    9.998 (r) | SLOW    |   2.221 (r) | FAST    |    0.378 |
ddram_dq[25]       |   10.749 (r) | SLOW    |   2.206 (r) | FAST    |    1.129 |
ddram_dq[26]       |   10.372 (r) | SLOW    |   2.220 (r) | FAST    |    0.752 |
ddram_dq[27]       |   10.750 (r) | SLOW    |   2.214 (r) | FAST    |    1.130 |
ddram_dq[28]       |   10.491 (r) | SLOW    |   2.220 (r) | FAST    |    0.871 |
ddram_dq[29]       |   10.254 (r) | SLOW    |   2.201 (r) | FAST    |    0.633 |
ddram_dq[30]       |   10.878 (r) | SLOW    |   2.205 (r) | FAST    |    1.258 |
ddram_dq[31]       |   10.117 (r) | SLOW    |   2.192 (r) | FAST    |    0.496 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.910 (r) | SLOW    |   2.183 (r) | FAST    |    3.290 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 3.052 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   12.533 (r) | SLOW    |   2.816 (r) | FAST    |    3.051 |
ddram_dqs_n[1]     |   11.745 (r) | SLOW    |   2.807 (r) | FAST    |    2.263 |
ddram_dqs_n[2]     |    9.482 (r) | SLOW    |   2.701 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   10.629 (r) | SLOW    |   2.810 (r) | FAST    |    1.147 |
ddram_dqs_p[0]     |   12.534 (r) | SLOW    |   2.821 (r) | FAST    |    3.052 |
ddram_dqs_p[1]     |   11.746 (r) | SLOW    |   2.802 (r) | FAST    |    2.264 |
ddram_dqs_p[2]     |    9.483 (r) | SLOW    |   2.706 (r) | FAST    |    0.005 |
ddram_dqs_p[3]     |   10.630 (r) | SLOW    |   2.810 (r) | FAST    |    1.148 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.534 (r) | SLOW    |   2.701 (r) | FAST    |    3.052 |
-------------------+--------------+---------+-------------+---------+----------+




