Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: mod_VGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mod_VGA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mod_VGA"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : mod_VGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\FPGA\Github\OV7670-VHDL\OV7670\src\mod_VGA\Divisor4.vhd" into library work
Parsing entity <Divisor4>.
Parsing architecture <Behavioral> of entity <divisor4>.
Parsing VHDL file "C:\FPGA\Github\OV7670-VHDL\OV7670\src\mod_VGA\contador10bits.vhd" into library work
Parsing entity <contador10bits>.
Parsing architecture <Behavioral> of entity <contador10bits>.
Parsing VHDL file "C:\FPGA\Github\OV7670-VHDL\OV7670\mod_Image.vhd" into library work
Parsing entity <mod_Image>.
Parsing architecture <Behavioral> of entity <mod_image>.
Parsing VHDL file "C:\FPGA\Github\OV7670-VHDL\OV7670\src\mod_VGA\mod_VGA.vhd" into library work
Parsing entity <mod_VGA>.
Parsing architecture <Behavioral> of entity <mod_vga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mod_VGA> (architecture <Behavioral>) from library <work>.

Elaborating entity <Divisor4> (architecture <Behavioral>) from library <work>.

Elaborating entity <mod_Image> (architecture <Behavioral>) from library <work>.

Elaborating entity <contador10bits> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mod_VGA>.
    Related source file is "C:\FPGA\Github\OV7670-VHDL\OV7670\src\mod_VGA\mod_VGA.vhd".
    Found 1-bit register for signal <vga_vsync>.
    Found 10-bit register for signal <Hcount>.
    Found 1-bit register for signal <vga_hsync>.
    Found 10-bit register for signal <Vcount>.
    Found 10-bit comparator lessequal for signal <n0004> created at line 99
    Found 10-bit comparator greater for signal <Vcount[9]_GND_4_o_LessThan_5_o> created at line 99
    Found 10-bit comparator lessequal for signal <n0015> created at line 125
    Found 10-bit comparator greater for signal <Hcount[9]_PWR_4_o_LessThan_12_o> created at line 125
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <mod_VGA> synthesized.

Synthesizing Unit <Divisor4>.
    Related source file is "C:\FPGA\Github\OV7670-VHDL\OV7670\src\mod_VGA\Divisor4.vhd".
    Found 1-bit register for signal <count>.
    Found 1-bit register for signal <clk_aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Divisor4> synthesized.

Synthesizing Unit <mod_Image>.
    Related source file is "C:\FPGA\Github\OV7670-VHDL\OV7670\mod_Image.vhd".
WARNING:Xst:647 - Input <pixel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <vga_green>.
    Found 4-bit register for signal <vga_blue>.
    Found 1-bit register for signal <i_fot>.
    Found 10-bit comparator lessequal for signal <n0001> created at line 61
    Found 10-bit comparator lessequal for signal <n0003> created at line 62
    WARNING:Xst:2404 -  FFs/Latches <vga_red<3:0>> (without init value) have a constant value of 0 in block <mod_Image>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <mod_Image> synthesized.

Synthesizing Unit <contador10bits>.
    Related source file is "C:\FPGA\Github\OV7670-VHDL\OV7670\src\mod_VGA\contador10bits.vhd".
    Summary:
	inferred   9 Multiplexer(s).
Unit <contador10bits> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 1-bit register                                        : 5
 10-bit register                                       : 2
 4-bit register                                        : 2
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <vga_green_2> in Unit <Im> is equivalent to the following FF/Latch, which will be removed : <vga_green_3> 
INFO:Xst:2261 - The FF/Latch <vga_blue_2> in Unit <Im> is equivalent to the following FF/Latch, which will be removed : <vga_blue_3> 
INFO:Xst:2261 - The FF/Latch <vga_green_0> in Unit <Im> is equivalent to the following 3 FFs/Latches, which will be removed : <vga_green_1> <vga_blue_0> <vga_blue_1> 
WARNING:Xst:1710 - FF/Latch <vga_green_0> (without init value) has a constant value of 0 in block <Im>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <vga_green_0> (without init value) has a constant value of 0 in block <mod_Image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vga_green_1> (without init value) has a constant value of 0 in block <mod_Image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vga_blue_0> (without init value) has a constant value of 0 in block <mod_Image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vga_blue_1> (without init value) has a constant value of 0 in block <mod_Image>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vga_green_2> in Unit <mod_Image> is equivalent to the following FF/Latch, which will be removed : <vga_green_3> 
INFO:Xst:2261 - The FF/Latch <vga_blue_2> in Unit <mod_Image> is equivalent to the following FF/Latch, which will be removed : <vga_blue_3> 

Optimizing unit <mod_VGA> ...

Optimizing unit <mod_Image> ...
INFO:Xst:2261 - The FF/Latch <Div_VGA/count> in Unit <mod_VGA> is equivalent to the following FF/Latch, which will be removed : <Im/i_fot> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mod_VGA, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mod_VGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 66
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 12
#      LUT3                        : 8
#      LUT4                        : 9
#      LUT5                        : 8
#      LUT6                        : 26
# FlipFlops/Latches                : 26
#      FD                          : 20
#      FDR                         : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  126800     0%  
 Number of Slice LUTs:                   65  out of  63400     0%  
    Number used as Logic:                65  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     66
   Number with an unused Flip Flop:      40  out of     66    60%  
   Number with an unused LUT:             1  out of     66     1%  
   Number of fully used LUT-FF pairs:    25  out of     66    37%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    128     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Div_VGA/clk_aux                    | BUFG                   | 22    |
clk_100MHz                         | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.320ns (Maximum Frequency: 301.205MHz)
   Minimum input arrival time before clock: 2.049ns
   Maximum output required time after clock: 0.883ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Div_VGA/clk_aux'
  Clock period: 3.320ns (frequency: 301.205MHz)
  Total number of paths / destination ports: 548 / 24
-------------------------------------------------------------------------
Delay:               3.320ns (Levels of Logic = 2)
  Source:            Vcount_5 (FF)
  Destination:       vga_vsync (FF)
  Source Clock:      Div_VGA/clk_aux rising
  Destination Clock: Div_VGA/clk_aux rising

  Data Path: Vcount_5 to vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.478   0.979  Vcount_5 (Vcount_5)
     LUT6:I0->O            2   0.124   0.722  Reset_OR_DriverANDClockEnable10111 (Reset_OR_DriverANDClockEnable1011)
     LUT6:I3->O            1   0.124   0.399  Reset_OR_DriverANDClockEnable10 (Reset_OR_DriverANDClockEnable10)
     FDR:R                     0.494          vga_vsync
    ----------------------------------------
    Total                      3.320ns (1.220ns logic, 2.100ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 1.472ns (frequency: 679.348MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               1.472ns (Levels of Logic = 1)
  Source:            Div_VGA/count (FF)
  Destination:       Div_VGA/count (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: Div_VGA/count to Div_VGA/count
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.478   0.413  Div_VGA/count (Div_VGA/count)
     INV:I->O              2   0.146   0.405  Div_VGA/count_INV_2_o1_INV_0 (Div_VGA/count_INV_2_o)
     FDR:D                     0.030          Div_VGA/count
    ----------------------------------------
    Total                      1.472ns (0.654ns logic, 0.818ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Div_VGA/clk_aux'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              2.049ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Hcount_9 (FF)
  Destination Clock: Div_VGA/clk_aux rising

  Data Path: reset to Hcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   1.011  reset_IBUF (reset_IBUF)
     LUT6:I0->O            4   0.124   0.419  PWR_4_o_Hcount[9]_equal_1_o_01 (PWR_4_o_Hcount[9]_equal_1_o_0)
     FDR:R                     0.494          Hcount_9
    ----------------------------------------
    Total                      2.049ns (0.619ns logic, 1.430ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.812ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Im/vga_blue_2 (FF)
  Destination Clock: clk_100MHz rising

  Data Path: reset to Im/vga_blue_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.788  reset_IBUF (reset_IBUF)
     LUT6:I3->O            2   0.124   0.405  Im/readY[9]_readX[9]_AND_1_o_inv1_0 (Im/readY[9]_readX[9]_AND_1_o_inv1_0)
     FDR:R                     0.494          Im/vga_blue_2
    ----------------------------------------
    Total                      1.812ns (0.619ns logic, 1.193ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100MHz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            Im/vga_green_2 (FF)
  Destination:       vga_green<3> (PAD)
  Source Clock:      clk_100MHz rising

  Data Path: Im/vga_green_2 to vga_green<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.405  Im/vga_green_2 (Im/vga_green_2)
     OBUF:I->O                 0.000          vga_green_3_OBUF (vga_green<3>)
    ----------------------------------------
    Total                      0.883ns (0.478ns logic, 0.405ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Div_VGA/clk_aux'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            vga_vsync (FF)
  Destination:       vga_vsync (PAD)
  Source Clock:      Div_VGA/clk_aux rising

  Data Path: vga_vsync to vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.405  vga_vsync (vga_vsync_OBUF)
     OBUF:I->O                 0.000          vga_vsync_OBUF (vga_vsync)
    ----------------------------------------
    Total                      0.883ns (0.478ns logic, 0.405ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Div_VGA/clk_aux
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Div_VGA/clk_aux|    3.320|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Div_VGA/clk_aux|    2.977|         |         |         |
clk_100MHz     |    1.472|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.11 secs
 
--> 

Total memory usage is 1903596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    6 (   0 filtered)

