Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 20 22:52:44 2018
| Host         : DESKTOP-9ODFEVG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/input_select_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_10/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_11/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_12/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_13/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_14/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_15/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_5/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_6/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_8/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_9/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/empty_reg_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ready_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/tick_high_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/tick_low_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 323 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.693        0.000                      0                 3320        0.087        0.000                      0                 3320        2.000        0.000                       0                  1856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                6.693        0.000                      0                 3006        0.087        0.000                      0                 3006        9.020        0.000                       0                  1853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     14.834        0.000                      0                  314        0.417        0.000                      0                  314  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.795ns (36.619%)  route 8.299ns (63.381%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 25.860 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.701     6.442    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     9.314 r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     9.379    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_4_n_19
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     9.804 r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/DOADO[0]
                         net (fo=2, routed)           3.314    13.118    Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/dout[4]
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.242 r  Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_38/O
                         net (fo=1, routed)           0.640    13.882    Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_38_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.006 r  Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_15/O
                         net (fo=17, routed)          0.581    14.588    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_in[4]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.712 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.774    15.486    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.610 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.979    16.589    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X20Y21         LUT5 (Prop_lut5_I3_O)        0.124    16.713 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n083311/O
                         net (fo=7, routed)           0.877    17.590    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n0833_mmx_out1
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.714 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109/O
                         net (fo=1, routed)           0.162    17.876    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.000 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n1985<14>3_SW2_F/O
                         net (fo=1, routed)           0.000    18.000    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/N490
    SLICE_X12Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    18.209 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n1985<14>3_SW2/O
                         net (fo=1, routed)           0.310    18.518    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/N107
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.297    18.815 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011/O
                         net (fo=1, routed)           0.597    19.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011
    SLICE_X20Y21         LUT6 (Prop_lut6_I5_O)        0.124    19.536 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41015/O
                         net (fo=1, routed)           0.000    19.536    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[2]_GND_5_o_Mux_329_o
    SLICE_X20Y21         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.490    25.860    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y21         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0/C
                         clock pessimism              0.371    26.231    
                         clock uncertainty           -0.079    26.152    
    SLICE_X20Y21         FDRE (Setup_fdre_C_D)        0.077    26.229    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0
  -------------------------------------------------------------------
                         required time                         26.229    
                         arrival time                         -19.536    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             7.050ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.741ns  (logic 4.676ns (36.701%)  route 8.065ns (63.299%))
  Logic Levels:           10  (LUT5=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 25.860 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.701     6.442    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     9.314 r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     9.379    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_4_n_19
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     9.804 f  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/DOADO[0]
                         net (fo=2, routed)           3.314    13.118    Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/dout[4]
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.242 f  Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_38/O
                         net (fo=1, routed)           0.640    13.882    Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_38_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.006 f  Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_15/O
                         net (fo=17, routed)          0.581    14.588    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_in[4]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.712 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.774    15.486    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.610 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.969    16.579    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X20Y21         LUT5 (Prop_lut5_I2_O)        0.124    16.703 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n08331/O
                         net (fo=4, routed)           0.632    17.335    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n0833_mmx_out
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o455/O
                         net (fo=2, routed)           0.508    17.967    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o455
    SLICE_X20Y22         LUT5 (Prop_lut5_I0_O)        0.124    18.091 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o456_G/O
                         net (fo=1, routed)           0.000    18.091    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/N603
    SLICE_X20Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    18.305 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o456/O
                         net (fo=1, routed)           0.580    18.886    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o456
    SLICE_X20Y21         LUT6 (Prop_lut6_I3_O)        0.297    19.183 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4521/O
                         net (fo=1, routed)           0.000    19.183    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[2]_GND_5_o_Mux_328_o
    SLICE_X20Y21         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.490    25.860    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y21         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1/C
                         clock pessimism              0.371    26.231    
                         clock uncertainty           -0.079    26.152    
    SLICE_X20Y21         FDRE (Setup_fdre_C_D)        0.081    26.233    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1
  -------------------------------------------------------------------
                         required time                         26.233    
                         arrival time                         -19.183    
  -------------------------------------------------------------------
                         slack                                  7.050    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 4.938ns (40.866%)  route 7.145ns (59.134%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y13         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518     6.930 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.503     8.433    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X18Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39/O
                         net (fo=1, routed)           0.000     8.557    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39
    SLICE_X18Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.774 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_8/O
                         net (fo=40, routed)          1.957    10.731    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[14])
                                                      3.831    14.562 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.976    16.538    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[14]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    16.662 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           1.709    18.372    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X15Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.496 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o412107/O
                         net (fo=1, routed)           0.000    18.496    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[14]
    SLICE_X15Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X15Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_14/C
                         clock pessimism              0.385    26.252    
                         clock uncertainty           -0.079    26.173    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)        0.029    26.202    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_14
  -------------------------------------------------------------------
                         required time                         26.202    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.082ns  (logic 4.938ns (40.870%)  route 7.144ns (59.130%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y13         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518     6.930 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.503     8.433    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X18Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39/O
                         net (fo=1, routed)           0.000     8.557    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39
    SLICE_X18Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.774 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_8/O
                         net (fo=40, routed)          1.957    10.731    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[14])
                                                      3.831    14.562 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.976    16.538    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[14]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    16.662 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           1.708    18.371    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X15Y16         LUT6 (Prop_lut6_I5_O)        0.124    18.495 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41607/O
                         net (fo=1, routed)           0.000    18.495    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[14]
    SLICE_X15Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X15Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_14/C
                         clock pessimism              0.385    26.252    
                         clock uncertainty           -0.079    26.173    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)        0.031    26.204    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_14
  -------------------------------------------------------------------
                         required time                         26.204    
                         arrival time                         -18.495    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.052ns  (logic 4.938ns (40.971%)  route 7.114ns (59.029%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y13         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518     6.930 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.503     8.433    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X18Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39/O
                         net (fo=1, routed)           0.000     8.557    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39
    SLICE_X18Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.774 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_8/O
                         net (fo=40, routed)          1.957    10.731    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[3])
                                                      3.831    14.562 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[3]
                         net (fo=2, routed)           1.297    15.859    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[3]
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124    15.983 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241/O
                         net (fo=8, routed)           2.358    18.341    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241
    SLICE_X18Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.465 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o42037/O
                         net (fo=1, routed)           0.000    18.465    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[3]
    SLICE_X18Y3          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X18Y3          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_3/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)        0.031    26.210    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_3
  -------------------------------------------------------------------
                         required time                         26.210    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 4.871ns (40.403%)  route 7.185ns (59.597%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 25.870 - 20.000 ) 
    Source Clock Delay      (SCD):    6.424ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.684     6.424    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X11Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.456     6.880 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_4/Q
                         net (fo=5, routed)           1.395     8.275    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3[4]
    SLICE_X18Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.399 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_410/O
                         net (fo=1, routed)           0.000     8.399    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_410
    SLICE_X18Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.611 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_9/O
                         net (fo=40, routed)          2.088    10.700    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.831    14.531 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[9]
                         net (fo=2, routed)           1.174    15.705    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[9]
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124    15.829 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4149011/O
                         net (fo=8, routed)           2.528    18.356    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414901
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.480 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o42697/O
                         net (fo=1, routed)           0.000    18.480    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[9]
    SLICE_X28Y9          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.500    25.870    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y9          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_9/C
                         clock pessimism              0.385    26.255    
                         clock uncertainty           -0.079    26.176    
    SLICE_X28Y9          FDRE (Setup_fdre_C_D)        0.077    26.253    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_9
  -------------------------------------------------------------------
                         required time                         26.253    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 4.938ns (41.162%)  route 7.059ns (58.838%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y13         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518     6.930 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.503     8.433    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X18Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39/O
                         net (fo=1, routed)           0.000     8.557    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39
    SLICE_X18Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.774 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_8/O
                         net (fo=40, routed)          1.957    10.731    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[7])
                                                      3.831    14.562 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[7]
                         net (fo=2, routed)           1.146    15.708    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[7]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    15.832 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4146811/O
                         net (fo=8, routed)           2.452    18.285    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414681
    SLICE_X21Y4          LUT6 (Prop_lut6_I5_O)        0.124    18.409 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o47727/O
                         net (fo=1, routed)           0.000    18.409    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[7]
    SLICE_X21Y4          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y4          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X21Y4          FDRE (Setup_fdre_C_D)        0.031    26.209    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7
  -------------------------------------------------------------------
                         required time                         26.209    
                         arrival time                         -18.409    
  -------------------------------------------------------------------
                         slack                                  7.800    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.941ns  (logic 4.938ns (41.352%)  route 7.003ns (58.648%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y13         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518     6.930 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.503     8.433    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X18Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39/O
                         net (fo=1, routed)           0.000     8.557    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39
    SLICE_X18Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.774 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_8/O
                         net (fo=40, routed)          1.957    10.731    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[14])
                                                      3.831    14.562 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.976    16.538    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[14]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    16.662 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           1.568    18.230    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124    18.354 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o48607/O
                         net (fo=1, routed)           0.000    18.354    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[14]
    SLICE_X14Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X14Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_14/C
                         clock pessimism              0.385    26.251    
                         clock uncertainty           -0.079    26.172    
    SLICE_X14Y17         FDRE (Setup_fdre_C_D)        0.029    26.201    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_14
  -------------------------------------------------------------------
                         required time                         26.201    
                         arrival time                         -18.354    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.969ns  (logic 4.938ns (41.256%)  route 7.031ns (58.744%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y13         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518     6.930 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.503     8.433    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X18Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39/O
                         net (fo=1, routed)           0.000     8.557    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_39
    SLICE_X18Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.774 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_8/O
                         net (fo=40, routed)          1.957    10.731    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[7])
                                                      3.831    14.562 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[7]
                         net (fo=2, routed)           1.146    15.708    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[7]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    15.832 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4146811/O
                         net (fo=8, routed)           2.425    18.257    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414681
    SLICE_X20Y4          LUT6 (Prop_lut6_I5_O)        0.124    18.381 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o411228/O
                         net (fo=1, routed)           0.000    18.381    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[7]
    SLICE_X20Y4          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y4          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_7/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X20Y4          FDRE (Setup_fdre_C_D)        0.079    26.257    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_7
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                  7.875    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 4.871ns (40.981%)  route 7.015ns (59.019%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 25.870 - 20.000 ) 
    Source Clock Delay      (SCD):    6.424ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.684     6.424    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X11Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.456     6.880 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_4/Q
                         net (fo=5, routed)           1.395     8.275    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3[4]
    SLICE_X18Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.399 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_410/O
                         net (fo=1, routed)           0.000     8.399    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_410
    SLICE_X18Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.611 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_9/O
                         net (fo=40, routed)          2.088    10.700    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.831    14.531 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[9]
                         net (fo=2, routed)           1.174    15.705    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[9]
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124    15.829 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4149011/O
                         net (fo=8, routed)           2.358    18.186    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414901
    SLICE_X26Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.310 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o49697/O
                         net (fo=1, routed)           0.000    18.310    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[9]
    SLICE_X26Y9          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.500    25.870    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y9          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_9/C
                         clock pessimism              0.385    26.255    
                         clock uncertainty           -0.079    26.176    
    SLICE_X26Y9          FDRE (Setup_fdre_C_D)        0.029    26.205    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_9
  -------------------------------------------------------------------
                         required time                         26.205    
                         arrival time                         -18.310    
  -------------------------------------------------------------------
                         slack                                  7.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.280%)  route 0.185ns (56.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.563     1.835    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X27Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/Q
                         net (fo=39, routed)          0.185     2.161    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[1]
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.870     2.424    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13/CLKARDCLK
                         clock pessimism             -0.534     1.890    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.073    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.019%)  route 0.240ns (62.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.562     1.834    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y12         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/Q
                         net (fo=39, routed)          0.240     2.215    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[4]
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.870     2.424    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13/CLKARDCLK
                         clock pessimism             -0.534     1.890    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.073    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_0_1/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.489%)  route 0.312ns (65.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.561     1.833    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/Q
                         net (fo=23, routed)          0.312     2.308    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_in[1]
    SLICE_X29Y8          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_0_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.832     2.386    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y8          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_0_1/C
                         clock pessimism             -0.287     2.099    
    SLICE_X29Y8          FDCE (Hold_fdce_C_D)         0.066     2.165    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_15_5/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.407%)  route 0.313ns (65.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.561     1.833    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5/Q
                         net (fo=23, routed)          0.313     2.309    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_in[5]
    SLICE_X28Y8          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_15_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.832     2.386    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X28Y8          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_15_5/C
                         clock pessimism             -0.287     2.099    
    SLICE_X28Y8          FDCE (Hold_fdce_C_D)         0.060     2.159    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_15_5
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_15_0/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.267%)  route 0.329ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.561     1.833    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0/Q
                         net (fo=23, routed)          0.329     2.326    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_in[0]
    SLICE_X28Y8          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_15_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.832     2.386    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X28Y8          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_15_0/C
                         clock pessimism             -0.287     2.099    
    SLICE_X28Y8          FDCE (Hold_fdce_C_D)         0.075     2.174    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_15_0
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000161/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000151/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.555     1.827    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X18Y28         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000161/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000161/Q
                         net (fo=2, routed)           0.103     2.071    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000001db
    SLICE_X17Y28         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000151/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.821     2.375    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X17Y28         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000151/C
                         clock pessimism             -0.534     1.841    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.076     1.917    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000151
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.727%)  route 0.254ns (64.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.562     1.834    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y12         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_3/Q
                         net (fo=34, routed)          0.254     2.228    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[3]
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.870     2.424    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13/CLKARDCLK
                         clock pessimism             -0.534     1.890    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.073    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_13
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000570/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000057e/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.558     1.830    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X12Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000570/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000570/Q
                         net (fo=1, routed)           0.056     2.050    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig0000071a
    SLICE_X12Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000057e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.823     2.377    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X12Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000057e/C
                         clock pessimism             -0.547     1.830    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.064     1.894    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000057e
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000576/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000584/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.558     1.830    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X12Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000576/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000576/Q
                         net (fo=1, routed)           0.056     2.050    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig00000720
    SLICE_X12Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000584/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.823     2.377    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X12Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000584/C
                         clock pessimism             -0.547     1.830    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.064     1.894    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000584
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000065/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000534/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.964%)  route 0.120ns (46.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.559     1.831    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X14Y32         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000065/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000065/Q
                         net (fo=1, routed)           0.120     2.092    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000000c9
    SLICE_X17Y32         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000534/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.825     2.379    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X17Y32         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000534/C
                         clock pessimism             -0.515     1.864    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.071     1.935    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000534
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y0     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y7     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y11    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y3     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y4     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y25     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007aa/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y24    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y25     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y22     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y22     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y22     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y22     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y23    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007be/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y23    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007be/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y27    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y27    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y22    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007d1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y22    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007d7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y22    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007db/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y22    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007dd/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y25     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007aa/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y20     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y20     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y24    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y25     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.834ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.602ns (13.918%)  route 3.723ns (86.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.275    10.725    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X21Y18         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.492    25.862    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y18         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/C
                         clock pessimism              0.385    26.247    
                         clock uncertainty           -0.079    26.168    
    SLICE_X21Y18         FDCE (Recov_fdce_C_CLR)     -0.609    25.559    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14
  -------------------------------------------------------------------
                         required time                         25.559    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                 14.834    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.602ns (14.130%)  route 3.658ns (85.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.210    10.660    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y6          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y6          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/C
                         clock pessimism              0.485    26.353    
                         clock uncertainty           -0.079    26.274    
    SLICE_X25Y6          FDCE (Recov_fdce_C_CLR)     -0.609    25.665    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2
  -------------------------------------------------------------------
                         required time                         25.665    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.602ns (14.130%)  route 3.658ns (85.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.210    10.660    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y6          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y6          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3/C
                         clock pessimism              0.485    26.353    
                         clock uncertainty           -0.079    26.274    
    SLICE_X25Y6          FDCE (Recov_fdce_C_CLR)     -0.609    25.665    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3
  -------------------------------------------------------------------
                         required time                         25.665    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.602ns (14.130%)  route 3.658ns (85.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.210    10.660    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y6          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y6          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
                         clock pessimism              0.485    26.353    
                         clock uncertainty           -0.079    26.274    
    SLICE_X25Y6          FDCE (Recov_fdce_C_CLR)     -0.609    25.665    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7
  -------------------------------------------------------------------
                         required time                         25.665    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.019ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.602ns (14.214%)  route 3.633ns (85.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.185    10.635    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X20Y8          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0/C
                         clock pessimism              0.385    26.256    
                         clock uncertainty           -0.079    26.177    
    SLICE_X20Y8          FDCE (Recov_fdce_C_CLR)     -0.523    25.654    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0
  -------------------------------------------------------------------
                         required time                         25.654    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 15.019    

Slack (MET) :             15.019ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.602ns (14.214%)  route 3.633ns (85.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.185    10.635    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X20Y8          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/C
                         clock pessimism              0.385    26.256    
                         clock uncertainty           -0.079    26.177    
    SLICE_X20Y8          FDCE (Recov_fdce_C_CLR)     -0.523    25.654    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1
  -------------------------------------------------------------------
                         required time                         25.654    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 15.019    

Slack (MET) :             15.019ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.602ns (14.214%)  route 3.633ns (85.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.185    10.635    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X20Y8          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5/C
                         clock pessimism              0.385    26.256    
                         clock uncertainty           -0.079    26.177    
    SLICE_X20Y8          FDCE (Recov_fdce_C_CLR)     -0.523    25.654    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5
  -------------------------------------------------------------------
                         required time                         25.654    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 15.019    

Slack (MET) :             15.050ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.602ns (14.281%)  route 3.613ns (85.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.165    10.615    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y8          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6/C
                         clock pessimism              0.485    26.352    
                         clock uncertainty           -0.079    26.273    
    SLICE_X25Y8          FDCE (Recov_fdce_C_CLR)     -0.609    25.664    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6
  -------------------------------------------------------------------
                         required time                         25.664    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                 15.050    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.602ns (14.130%)  route 3.658ns (85.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.210    10.660    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X24Y6          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X24Y6          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4/C
                         clock pessimism              0.485    26.353    
                         clock uncertainty           -0.079    26.274    
    SLICE_X24Y6          FDCE (Recov_fdce_C_CLR)     -0.523    25.751    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4
  -------------------------------------------------------------------
                         required time                         25.751    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.316ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_6/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.602ns (15.242%)  route 3.348ns (84.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.659     6.399    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X31Y26         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     6.855 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.448     8.304    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.146     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          1.899    10.349    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X29Y14         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X29Y14         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_6/C
                         clock pessimism              0.485    26.352    
                         clock uncertainty           -0.079    26.273    
    SLICE_X29Y14         FDCE (Recov_fdce_C_CLR)     -0.609    25.664    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_6
  -------------------------------------------------------------------
                         required time                         25.664    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                 15.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.038%)  route 0.220ns (60.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.220     2.198    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X35Y4          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X35Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0/C
                         clock pessimism             -0.515     1.873    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.781    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.038%)  route 0.220ns (60.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.220     2.198    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X35Y4          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X35Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_2/C
                         clock pessimism             -0.515     1.873    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.781    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_2
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.227     2.205    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X29Y5          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_0/C
                         clock pessimism             -0.515     1.872    
    SLICE_X29Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_0
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.227     2.205    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X29Y5          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_1/C
                         clock pessimism             -0.515     1.872    
    SLICE_X29Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.227     2.205    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X29Y5          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_2/C
                         clock pessimism             -0.515     1.872    
    SLICE_X29Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_2
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.227     2.205    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X29Y5          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_3/C
                         clock pessimism             -0.515     1.872    
    SLICE_X29Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_3
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_4/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.227     2.205    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X29Y5          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_4/C
                         clock pessimism             -0.515     1.872    
    SLICE_X29Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_4
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.227     2.205    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X29Y5          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_5/C
                         clock pessimism             -0.515     1.872    
    SLICE_X29Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_5
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.227     2.205    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X29Y5          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_6/C
                         clock pessimism             -0.515     1.872    
    SLICE_X29Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_6
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y5          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.227     2.205    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X29Y5          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7/C
                         clock pessimism             -0.515     1.872    
    SLICE_X29Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.425    





