Fitter Route Stage Report for qts_qsfp_sdi
Thu Feb  1 05:26:31 2024
Quartus Prime Version 23.3.0 Build 104 09/20/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Nets with Highest Wire Count
  3. Delay Chain Summary
  4. Routing Usage Summary
  5. Route Messages
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Global Router Wire Utilization Map
  9. Peak Wire Demand Summary
 10. Peak Wire Demand Details
 11. Peak Total Grid Crossings
 12. Global Router Congestion Hotspot Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------------------------------------------------------------------------------------+
; Nets with Highest Wire Count                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------+--------+
; Net                                                                                    ; Number of Wires Used ; Fanout ;
+----------------------------------------------------------------------------------------+----------------------+--------+
; system_reset_n[0]                                                                      ; 175                  ; 102    ;
; ~GND                                                                                   ; 146                  ; 424    ;
; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|lc_pll_pld_adapt_inst~O_LOCK   ; 132                  ; 13     ;
; q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|lc_pll_pld_adapt_inst~O_LOCK  ; 130                  ; 15     ;
; q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|lc_pll_pld_adapt_inst~O_LOCK ; 130                  ; 15     ;
; cpu_resetn~input                                                                       ; 127                  ; 10     ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tdi                     ; 113                  ; 41     ;
+----------------------------------------------------------------------------------------+----------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                 ;
+--------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name               ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+--------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; user_led_g[0]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_g[1]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_g[2]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_tx_p[1]        ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[1]       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[3]       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_rstn          ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[2]       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[0]       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_tx_p[0]        ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_g[3]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; lt_io_scl          ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_r[0]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_r[1]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_r[2]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_r[3]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_dipsw[0]      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_dipsw[1]      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_dipsw[2]      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_dipsw[3]      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_pb[0]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_pb[1]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_pb[2]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; sdi_tx_sd_hdn      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_mf0_bypass     ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_mf1_auto_sleep ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_mf2_mute       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_clk148_up      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_clk148_down    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_interruptn    ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; qsfp_mod_prsn      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; qsfp_scl           ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_mod_seln      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_lp_mode       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; lt_io_sda          ; Bidir    ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_sda           ; Bidir    ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; cpu_resetn         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_50             ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_fpga_100m      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_rx_p[1]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[1]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[3]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[2]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[0]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_rx_p[0]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_sdi_p       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_qsfp_p      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_tx_p[1](n)     ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[1](n)    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[3](n)    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[2](n)    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[0](n)    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_tx_p[0](n)     ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; clk_fpga_100m(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_rx_p[1](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[1](n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[3](n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[2](n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[0](n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_rx_p[0](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_sdi_p(n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_qsfp_p(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+--------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+---------------------------------------------------------------+
; Routing Usage Summary                                         ;
+--------------------------------+------------------------------+
; Routing Resource Type          ; Usage                        ;
+--------------------------------+------------------------------+
; Block Input Muxes              ; 668 / 675,444 ( < 1 % )      ;
; Block interconnects            ; 90,966 / 9,132,912 ( < 1 % ) ;
; C16 interconnects              ; 434 / 226,512 ( < 1 % )      ;
; C2 interconnects               ; 8,990 / 1,359,072 ( < 1 % )  ;
; C3 interconnects               ; 13,979 / 2,758,032 ( < 1 % ) ;
; C4 interconnects               ; 19,458 / 1,772,208 ( 1 % )   ;
; CLOCK_INVERTs                  ; 50 / 7,616 ( < 1 % )         ;
; DCM_muxes                      ; 38 / 1,632 ( 2 % )           ;
; Direct links                   ; 30,534 / 9,132,912 ( < 1 % ) ;
; GAP Interconnects              ; 131 / 267,192 ( < 1 % )      ;
; GAPs                           ; 12 / 29,304 ( < 1 % )        ;
; HIO Buffers                    ; 534 / 209,664 ( < 1 % )      ;
; Horizontal Buffers             ; 78 / 176,364 ( < 1 % )       ;
; Horizontal_clock_segment_muxes ; 144 / 7,488 ( 2 % )          ;
; Programmable Inverts           ; 797 / 318,960 ( < 1 % )      ;
; R10 interconnects              ; 15,103 / 2,456,208 ( < 1 % ) ;
; R2 interconnects               ; 10,650 / 2,265,120 ( < 1 % ) ;
; R24 interconnects              ; 167 / 293,040 ( < 1 % )      ;
; R24/C16 interconnect drivers   ; 358 / 453,024 ( < 1 % )      ;
; R4 interconnects               ; 19,289 / 3,248,028 ( < 1 % ) ;
; Row Clock Tap-Offs             ; 3,039 / 725,544 ( < 1 % )    ;
; Switchbox_clock_muxes          ; 597 / 41,600 ( 1 % )         ;
; Vertical_seam_tap_muxes        ; 460 / 22,848 ( 2 % )         ;
+--------------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 23.3.0 Build 104 09/20/2023 SC Pro Edition
    Info: Processing started: Thu Feb  1 05:15:05 2024
    Info: System process ID: 4640
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off qts_qsfp_sdi -c qts_qsfp_sdi
Info: Using INI file C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qfit2_default_script.tcl version: #1
Info: Project  = qts_qsfp_sdi
Info: Revision = qts_qsfp_sdi
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 48% of up directional wire in region X8_Y392 to X15_Y399
    Info (20265): Estimated peak short right directional wire demand : 15% in region X16_Y304 to X23_Y311
    Info (20265): Estimated peak short left directional wire demand : 15% in region X40_Y296 to X47_Y303
    Info (20265): Estimated peak short up directional wire demand : 48% in region X8_Y392 to X15_Y399
    Info (20265): Estimated peak short down directional wire demand : 29% in region X40_Y296 to X47_Y303
Info (20215): Router estimated peak long high speed interconnect demand : 148% of down directional wire in region X40_Y344 to X47_Y351
    Info (20265): Estimated peak long high speed right directional wire demand : 75% in region X8_Y288 to X15_Y295
    Info (20265): Estimated peak long high speed left directional wire demand : 93% in region X24_Y288 to X31_Y295
    Info (20265): Estimated peak long high speed up directional wire demand : 104% in region X16_Y280 to X23_Y287
    Info (20265): Estimated peak long high speed down directional wire demand : 148% in region X40_Y344 to X47_Y351
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.06 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (11888): Total time spent on timing analysis during Routing is 11.75 seconds.
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1
Info (16607): Fitter routing operations ending: elapsed time is 00:02:24


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                      ; Destination Clock(s)                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 199.5             ;
; altera_reserved_tck,I/O                                                                              ; altera_reserved_tck                                                                                  ; 91.1              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 71.7              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; 56.0              ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 46.1              ;
; clk_50                                                                                               ; clk_50                                                                                               ; 33.9              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 26.0              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 25.2              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; 24.0              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 23.3              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 21.1              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 16.8              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 5.0               ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0,clk_50                                      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 4.1               ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 3.9               ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2.3               ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1.7               ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                    ; Destination Register                                                                                                                                                                                                                                     ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg                                                                                                                                                                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[15]                                                                                      ; 2.077             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[99]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[99]                                                                                                                 ; 0.351             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[15]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[15]                                                                                                                 ; 0.336             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[98]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[98]                                                                                                                 ; 0.331             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[111]                                                                                                                                   ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[111]                                                                                                                ; 0.331             ;
; q_sys_i|master_0|master_0|transacto|p2m|address[18]~LRTM_6                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|address[18]~LRTM_6                                                                                                                                                                                               ; 0.330             ;
; q_sys_i|master_0|master_0|transacto|p2m|address[18]~LRTM                                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|address[18]~LRTM_6                                                                                                                                                                                               ; 0.327             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[9]                                                                                                                                                                                                        ; q_sys_i|master_0|master_0|transacto|p2m|out_data[1]                                                                                                                                                                                                      ; 0.323             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[1]                                                                                                                                                                                                        ; q_sys_i|master_0|master_0|transacto|p2m|out_data[1]                                                                                                                                                                                                      ; 0.323             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[17]                                                                                                                                                                                                       ; q_sys_i|master_0|master_0|transacto|p2m|out_data[1]                                                                                                                                                                                                      ; 0.323             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[1]                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|out_data[1]                                                                                                                                                                                                      ; 0.323             ;
; q_sys_i|master_0|master_0|transacto|p2m|address[18]~LRTM_5                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|address[18]~LRTM_6                                                                                                                                                                                               ; 0.322             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[16]                                                                                                                                                                                                       ; q_sys_i|master_0|master_0|transacto|p2m|out_data[0]                                                                                                                                                                                                      ; 0.319             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[0]                                                                                                                                                                                                        ; q_sys_i|master_0|master_0|transacto|p2m|out_data[0]                                                                                                                                                                                                      ; 0.319             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[8]                                                                                                                                                                                                        ; q_sys_i|master_0|master_0|transacto|p2m|out_data[0]                                                                                                                                                                                                      ; 0.319             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[0]                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|out_data[0]                                                                                                                                                                                                      ; 0.319             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[12]                                                                                                                                                                                                       ; q_sys_i|master_0|master_0|transacto|p2m|out_data[4]                                                                                                                                                                                                      ; 0.318             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[20]                                                                                                                                                                                                       ; q_sys_i|master_0|master_0|transacto|p2m|out_data[4]                                                                                                                                                                                                      ; 0.318             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[4]                                                                                                                                                                                                        ; q_sys_i|master_0|master_0|transacto|p2m|out_data[4]                                                                                                                                                                                                      ; 0.318             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[4]                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|out_data[4]                                                                                                                                                                                                      ; 0.318             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[14]                                                                                                                                                                                                       ; q_sys_i|master_0|master_0|transacto|p2m|out_data[6]                                                                                                                                                                                                      ; 0.316             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[22]                                                                                                                                                                                                       ; q_sys_i|master_0|master_0|transacto|p2m|out_data[6]                                                                                                                                                                                                      ; 0.316             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[6]                                                                                                                                                                                                        ; q_sys_i|master_0|master_0|transacto|p2m|out_data[6]                                                                                                                                                                                                      ; 0.316             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[6]                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|out_data[6]                                                                                                                                                                                                      ; 0.316             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[10]                                                                                                                                                                                                       ; q_sys_i|master_0|master_0|transacto|p2m|out_data[2]                                                                                                                                                                                                      ; 0.312             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[2]                                                                                                                                                                                                        ; q_sys_i|master_0|master_0|transacto|p2m|out_data[2]                                                                                                                                                                                                      ; 0.312             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[18]                                                                                                                                                                                                       ; q_sys_i|master_0|master_0|transacto|p2m|out_data[2]                                                                                                                                                                                                      ; 0.312             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[2]                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|out_data[2]                                                                                                                                                                                                      ; 0.312             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[29]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[29]                                                                                                                 ; 0.300             ;
; q_sys_i|master_0|master_0|transacto|p2m|address[21]~LRTM                                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|address[21]~LRTM                                                                                                                                                                                                 ; 0.297             ;
; q_sys_i|master_0|master_0|transacto|p2m|address[21]~LRTM_4                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|address[21]~LRTM                                                                                                                                                                                                 ; 0.296             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[25]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[25]                                                                                                                 ; 0.292             ;
; q_sys_i|master_0|master_0|transacto|p2m|address[20]~LRTM_8                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|address[20]~LRTM_8                                                                                                                                                                                               ; 0.287             ;
; q_sys_i|master_0|master_0|transacto|p2m|address[20]~LRTM                                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|address[20]~LRTM_8                                                                                                                                                                                               ; 0.286             ;
; q_sys_i|master_0|master_0|transacto|p2m|address[19]~LRTM_10                                                                                                                                                                                                        ; q_sys_i|master_0|master_0|transacto|p2m|address[19]~LRTM_10                                                                                                                                                                                              ; 0.285             ;
; q_sys_i|master_0|master_0|transacto|p2m|address[19]~LRTM                                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|address[19]~LRTM_10                                                                                                                                                                                              ; 0.284             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[21]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[21]                                                                                                                 ; 0.283             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[96]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[96]                                                                                                                 ; 0.282             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]~LRTM_6                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]~LRTM_6                                                                                                                                                                                               ; 0.266             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]~LRTM_8                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]~LRTM                                                                                                                                                                                                 ; 0.265             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]~LRTM                                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]~LRTM                                                                                                                                                                                                 ; 0.265             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_startofpacket~LRTM_1                                                                                                                                                                                                   ; q_sys_i|master_0|master_0|transacto|p2m|out_startofpacket~LRTM                                                                                                                                                                                           ; 0.262             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]~LRTM_5                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]~LRTM_6                                                                                                                                                                                               ; 0.261             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]~LRTM_9                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]~LRTM                                                                                                                                                                                                 ; 0.257             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]~LRTM                                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]~LRTM_6                                                                                                                                                                                               ; 0.255             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_startofpacket~LRTM                                                                                                                                                                                                     ; q_sys_i|master_0|master_0|transacto|p2m|out_startofpacket~LRTM                                                                                                                                                                                           ; 0.252             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]                                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]                                                                                                                                        ; 0.245             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]                                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                                                                        ; 0.230             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[7]~LRTM                                                                                                                                                                                                           ; q_sys_i|master_0|master_0|transacto|p2m|out_startofpacket~LRTM                                                                                                                                                                                           ; 0.228             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[7]~LRTM_1                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|out_startofpacket~LRTM                                                                                                                                                                                           ; 0.225             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]                                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]                                                                                                                                        ; 0.223             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[23]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[23]                                                                                                                 ; 0.221             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|cntr[28]~LRTM                                                                                                                                          ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|cntr[28]~LRTM                                                                                                                                ; 0.221             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[97]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[97]                                                                                                                 ; 0.221             ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]                                                                                                                                                  ; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]                                                                                                                                        ; 0.220             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[1]                                                                                                                                     ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[1]                                                                                                                  ; 0.220             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_bg_en|resync_chains[0].synchronizer_nocut|dreg[0]                                                                                      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_bg_en|resync_chains[0].synchronizer_nocut|dreg[1]                                                                            ; 0.214             ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]                                                                                                                                                  ; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                                                                        ; 0.213             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[9]                                                                                                                                     ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[9]                                                                                                                  ; 0.213             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[42] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]~LRTM_4 ; 0.211             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|bg_cal_reg[2]                     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]~LRTM_4 ; 0.211             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_set_ltd_override  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]~LRTM_4 ; 0.211             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[10] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]~LRTM_4 ; 0.211             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[16]                                                                                                                                                                                ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[0]                                                                                                                                                                               ; 0.208             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[0]                                                                                                                                                                                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[0]                                                                                                                                                                               ; 0.208             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[8]                                                                                                                                                                                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[0]                                                                                                                                                                               ; 0.208             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[0]                                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[0]                                                                                                                                                                               ; 0.208             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[5]                                                                                                                                     ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[5]                                                                                                                  ; 0.207             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_loopback          ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]~LRTM   ; 0.200             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_rx_analogreset    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]~LRTM   ; 0.200             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[21]                                                                                                                                                                                ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[5]                                                                                                                                                                               ; 0.199             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[5]                                                                                                                                                                                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[5]                                                                                                                                                                               ; 0.199             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[13]                                                                                                                                                                                ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[5]                                                                                                                                                                               ; 0.199             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[5]                                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[5]                                                                                                                                                                               ; 0.199             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|cntr[28]~LRTM_44                                                                                                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|cntr[28]~LRTM                                                                                                                                ; 0.199             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[14]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[14]                                                                                                                          ; 0.198             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[14] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[6]        ; 0.196             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[30] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[6]        ; 0.196             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[17]                                                                                                                 ; 0.196             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[6]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[6]        ; 0.195             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[22] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[6]        ; 0.195             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[22] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[6]        ; 0.195             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|bg_cal_reg[3]                     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]        ; 0.192             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[43] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]        ; 0.192             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_set_ltr_override  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]        ; 0.192             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[11] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]        ; 0.192             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|bg_cal_reg[3]                     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]        ; 0.191             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[43] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]        ; 0.191             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_set_ltr_override  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]        ; 0.191             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]        ; 0.191             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[11] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]        ; 0.191             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]~LRTM_7                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]~LRTM                                                                                                                                                                                                 ; 0.190             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[40] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]        ; 0.190             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_loopback          ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]        ; 0.190             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_rx_analogreset    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]        ; 0.190             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[24] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]        ; 0.190             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[40] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]        ; 0.189             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_loopback          ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]        ; 0.189             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[24] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]        ; 0.189             ;
; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]~LRTM_4                                                                                                                                                                                                         ; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]~LRTM_6                                                                                                                                                                                               ; 0.188             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(16, 304), (23, 311)]            ; 15.946 %    ;
; short           ; left      ; [(40, 296), (47, 303)]            ; 15.625 %    ;
; short           ; up        ; [(8, 392), (15, 399)]             ; 48.699 %    ;
; short           ; down      ; [(40, 296), (47, 303)]            ; 29.630 %    ;
; long high speed ; right     ; [(8, 288), (15, 295)]             ; 75.833 %    ;
; long high speed ; left      ; [(24, 288), (31, 295)]            ; 93.269 %    ;
; long high speed ; up        ; [(16, 280), (23, 287)]            ; 104.688 %   ;
; long high speed ; down      ; [(40, 344), (47, 351)]            ; 148.438 %   ;
+-----------------+-----------+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                                                                                                                                   ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                                                                                                                                  ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(16, 304), (23, 311)]            ; 15.946 %    ;    High Routing Fan-Out                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[1]                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|enable_register                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Decoder_0~3                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|rtl~20                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]                                                                                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|rtl~20                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]                                                                                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]                                                                                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]                                                                                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]                                                                                                        ;
; short           ; right     ; [(16, 304), (23, 311)]            ; 15.946 %    ;    Long Distance                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[1]                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|enable_register                                                                                                             ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|altera_reset_sequencer|reset_ack_stage[4]                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Decoder_0~3                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[0]~2                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3025~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3119~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3134~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3038~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i4149~0                                                                                                                     ;
; short           ; left      ; [(40, 296), (47, 303)]            ; 15.625 %    ;    High Routing Fan-Out                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|pattern_select[8]                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline_002|gen_inst[0].core|data1[39]                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline_002|gen_inst[0].core|data1[38]                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|enable_register_synchronizer|dreg[0]                                                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline_002|gen_inst[0].core|data1[40]                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|i1904                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_8                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_5                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_11                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline_002|gen_inst[0].core|data1[34]                                                                                                                                ;
; short           ; left      ; [(40, 296), (47, 303)]            ; 15.625 %    ;    Long Distance                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_11                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_9                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_14~0                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_6                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_3                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_8                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_5                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|pattern_select[8]                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|sync_character[107]                                                                                                   ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|sync_character[9]                                                                                                     ;
; short           ; up        ; [(8, 392), (15, 399)]             ; 48.699 %    ;    High Routing Fan-Out                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~7                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~9                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Select_273~4                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|prbs_reset ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[53]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[47]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[31]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[39]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[55]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[7]                                                                                                                                                               ;
; short           ; up        ; [(8, 392), (15, 399)]             ; 48.699 %    ;    Long Distance                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_write_int[0]~0                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|avmm_read[0]~1                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|alt_xcvr_atx_pll_optional_rcfg_logic|g_arbiter_enable.alt_xcvr_rcfg_arb|reduce_or_13                                                                                               ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|i78~0                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|alt_xcvr_atx_pll_optional_rcfg_logic|g_arbiter_enable.alt_xcvr_rcfg_arb|reduce_or_14                                                                                               ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|alt_xcvr_atx_pll_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_pll_powerdown~0                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|alt_xcvr_atx_pll_optional_rcfg_logic|g_arbiter_enable.alt_xcvr_rcfg_arb|reduce_or_18                                                                                               ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|prbs_reset ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[53]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[47]                                                                                                                                                              ;
; short           ; down      ; [(40, 296), (47, 303)]            ; 29.630 %    ;    High Routing Fan-Out                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|state.ST_PREAMBLE                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|pattern_select[8]                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|state.ST_IDLE                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline_002|gen_inst[0].core|data1[39]                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline_002|gen_inst[0].core|data1[38]                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|mux_pipeline_004|gen_inst[0].core|full1                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|mux_pipeline_005|gen_inst[0].core|full1                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline_004|gen_inst[0].core|full0                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline_002|gen_inst[0].core|data1[32]                                                                                                                                ;
; short           ; down      ; [(40, 296), (47, 303)]            ; 29.630 %    ;    Long Distance                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|pattern_select[8]                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|state.ST_PREAMBLE                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|state.ST_IDLE                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|state~13                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|data_pattern_checker_0_csr_slave_agent|m0_read~0                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|mux_pipeline_004|gen_inst[0].core|full1                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|mux_pipeline_005|gen_inst[0].core|full1                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|mux_pipeline|gen_inst[0].core|full1                                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|mux_pipeline|gen_inst[0].core|data1[50]                                                                                                                                      ;
; long high speed ; right     ; [(8, 288), (15, 295)]             ; 75.833 %    ;    High Routing Fan-Out                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rtl~1                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rtl~10                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain_out                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[7]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[34]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[50]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[45]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[47]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[31]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[39]                                                                                                                                                             ;
; long high speed ; right     ; [(8, 288), (15, 295)]             ; 75.833 %    ;    Long Distance                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_hdpldadapt_pld_pma_rxpll_lock                  ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_rx_fabric_data_out[36]                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_chnl_cal_done                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[45]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[34]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[50]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_rx_fabric_data_out[35]                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[31]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[39]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[55]                                                                                                                                                             ;
; long high speed ; left      ; [(24, 288), (31, 295)]            ; 93.269 %    ;    High Routing Fan-Out                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|reduce_or_0~0                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[0]                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[0]                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|pattern_select[0]                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|pattern_select[3]                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|enable_register                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|enable_register                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain_out                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[3]~9                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[4]~7                                                                                                                ;
; long high speed ; left      ; [(24, 288), (31, 295)]            ; 93.269 %    ;    Long Distance                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[0]                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|enable_register                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[0]                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[2]                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|enable_register                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain_out                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[3]                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|reduce_or_0~0                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|pattern_select[0]                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|pattern_select[3]                                                                                                     ;
; long high speed ; up        ; [(16, 280), (23, 287)]            ; 104.688 %   ;    High Routing Fan-Out                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3103~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i2951~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i2976~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3026~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i4080~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3114~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~478                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~398                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~269                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~79                                                                                                               ;
; long high speed ; up        ; [(16, 280), (23, 287)]            ; 104.688 %   ;    Long Distance                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3103~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i2951~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i2976~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3026~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i4080~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3114~0                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~478                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~398                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~269                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~79                                                                                                               ;
; long high speed ; down      ; [(40, 344), (47, 351)]            ; 148.438 %   ;    High Routing Fan-Out                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[48]                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[29]                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[49]                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|mux_pipeline_001|gen_inst[1].core|full1                                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|mux_pipeline_002|gen_inst[1].core|full1                                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|mux_pipeline_001|gen_inst[0].core|data1[38]                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|mux_pipeline_001|gen_inst[0].core|data1[28]                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|mux_pipeline_001|gen_inst[0].core|data1[9]                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|mux_pipeline_001|gen_inst[0].core|data1[48]                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|mux_pipeline_001|gen_inst[0].core|data1[49]                                                                                                                                                                      ;
; long high speed ; down      ; [(40, 344), (47, 351)]            ; 148.438 %   ;    Long Distance                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|rsp_mux|Select_140~112                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|rsp_mux|Select_140~76                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|rsp_mux|Select_140~85                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|rsp_mux|Select_140~67                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|rsp_mux|Select_140~97                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|rsp_mux|Select_140~94                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|rsp_mux|Select_140~115                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|rsp_mux|Select_140~70                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[48]                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[29]                                                                                                                                                                      ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Net Name                                                                                                                                                                                                                                    ; Total Grid Crossings ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|lc_pll_pld_adapt_inst~O_LOCK                                                                                                                                                       ; 66                   ;
; q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|lc_pll_pld_adapt_inst~O_LOCK                                                                                                                                                      ; 62                   ;
; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|lc_pll_pld_adapt_inst~O_LOCK                                                                                                                                                        ; 62                   ;
; cpu_resetn~input                                                                                                                                                                                                                            ; 51                   ;
; system_reset_n[0]                                                                                                                                                                                                                           ; 49                   ;
; heart_beat_cnt[26]                                                                                                                                                                                                                          ; 45                   ;
; ~GND                                                                                                                                                                                                                                        ; 31                   ;
; q_sys_i|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                           ; 27                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]                                                                                                                                             ; 26                   ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7]~0                                                                                                              ; 22                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                         ; 22                   ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7]~0                                                                                                                          ; 22                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|conf_reset                                                                                                                                                          ; 22                   ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                                                                                                    ; 19                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|has_mgmt.debug_reset_synchronizer|dreg[6]                                                                                                ; 19                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                      ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out                                       ; 16                   ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_reset_0|agent_reset                                                                                                                                                                    ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[1].core|full1                                                                                                                                  ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7]~0                                                                                                              ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7]~0                                                                                                                          ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|lpm_counter_acq_data_clocken~0           ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[5]                                                                                                                               ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[2]                                                                                                                               ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[7]                                                                                                                               ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[3]                                                                                                                               ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[1]                                                                                                                               ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[0]                                                                                                                               ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|acq_buf_read_reset~0xsyn                 ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                         ; 13                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]                                                                                                                                         ; 13                   ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6]                                                                                                             ; 12                   ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle                                                                                                                             ; 12                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                                                                                                    ; 12                   ;
; ~VCC                                                                                                                                                                                                                                        ; 12                   ;
; q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~xsyn                                                                                                                                    ; 12                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[6]                                                                                                                               ; 12                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[4]                                                                                                                               ; 12                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[48]                                                                                                                              ; 12                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[39]                                                                                                                              ; 12                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[46]                                                                                                                              ; 12                   ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; 12                   ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|prbs_reset ; 12                   ;
; q_sys_i|master_0|master_0|p2b|out_valid                                                                                                                                                                                                     ; 11                   ;
; q_sys_i|master_0|master_0|p2b|out_data[1]                                                                                                                                                                                                   ; 11                   ;
; q_sys_i|master_0|master_0|p2b|out_data[4]                                                                                                                                                                                                   ; 11                   ;
; q_sys_i|master_0|master_0|p2b|out_data[7]                                                                                                                                                                                                   ; 11                   ;
; q_sys_i|master_0|master_0|p2b|out_data[3]                                                                                                                                                                                                   ; 11                   ;
; q_sys_i|master_0|master_0|p2b|out_data[2]                                                                                                                                                                                                   ; 11                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


--------------------------------------------
; Global Router Congestion Hotspot Summary ;
--------------------------------------------
No congestion hotspots found where global router short wire usage exceeded 100%.
If the design is hard to route, use other techniques to analyze congestion. Refer to the Estimated Delay Added for Hold Timing section in the Fitter report and routing utilization in the Chip Planner.


