
---------- Begin Simulation Statistics ----------
final_tick                                 2913784500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142779                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874964                       # Number of bytes of host memory used
host_op_rate                                   163061                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.37                       # Real time elapsed on the host
host_tick_rate                               43251951                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002914                       # Number of seconds simulated
sim_ticks                                  2913784500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.308722                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1126292                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1134132                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27493                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1720796                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78463                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           80444                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1981                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2626645                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  348104                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          657                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4476871                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3679205                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24642                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                567930                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          967933                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5492220                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.000860                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.621347                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2424890     44.15%     44.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       897616     16.34%     60.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       546892      9.96%     70.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       402983      7.34%     77.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       230496      4.20%     81.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       237580      4.33%     86.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       151343      2.76%     89.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32490      0.59%     89.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       567930     10.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5492220                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.605860                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.605860                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1211464                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2915                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1118688                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12146063                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1936712                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2305772                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25006                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9589                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                146028                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2626645                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1948211                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3431452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  8468                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          144                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10801903                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   55714                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.450727                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2165514                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1552859                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.853586                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5624982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.189745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.832873                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2975769     52.90%     52.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   178450      3.17%     56.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   481109      8.55%     64.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   449254      7.99%     72.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   163633      2.91%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   382113      6.79%     82.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   270174      4.80%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   153133      2.72%     89.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   571347     10.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5624982                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        24661                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          643                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        26006                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         29447                       # number of prefetches that crossed the page
system.cpu.idleCycles                          202588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27139                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2500695                       # Number of branches executed
system.cpu.iew.exec_nop                          6256                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.011795                       # Inst execution rate
system.cpu.iew.exec_refs                      2541415                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1157168                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  248545                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1339139                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                401                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3131                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1213628                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11957976                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1384247                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             45017                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11723876                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1658                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 20155                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25006                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 23470                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1975                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            37616                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        68987                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        91447                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       119167                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            308                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9789                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11217029                       # num instructions consuming a value
system.cpu.iew.wb_count                      11630209                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520274                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5835928                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.995722                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11640825                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13162605                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8481467                       # number of integer regfile writes
system.cpu.ipc                               1.650547                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.650547                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8895708     75.59%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90770      0.77%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11867      0.10%     76.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56307      0.48%     77.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48946      0.42%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20586      0.17%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23885      0.20%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39775      0.34%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3207      0.03%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1337      0.01%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3146      0.03%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2405      0.02%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1976      0.02%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1393974     11.84%     90.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1166900      9.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11768893                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      120640                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010251                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38369     31.80%     31.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     31.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15154     12.56%     44.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.39%     44.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    11      0.01%     44.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10849      8.99%     53.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     53.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     10      0.01%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23024     19.08%     72.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32725     27.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11568654                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28671744                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11342124                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12471422                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11951319                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11768893                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 401                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          966688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2329                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             72                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       700137                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5624982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.092254                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.040951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1564568     27.81%     27.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1193899     21.22%     49.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              872314     15.51%     64.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              783006     13.92%     78.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              333872      5.94%     84.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              394196      7.01%     91.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              279558      4.97%     96.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              131020      2.33%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               72549      1.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5624982                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.019520                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 320280                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             613993                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       288085                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            447284                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            113233                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            99541                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1339139                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1213628                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8367967                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          5827570                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  401083                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 215743                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1998813                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4505                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8364                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19558299                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12054674                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13018547                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2382749                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 158579                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25006                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                431261                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1129436                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13498461                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         386070                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19362                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    690702                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            436                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412951                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16879993                       # The number of ROB reads
system.cpu.rob.rob_writes                    24047323                       # The number of ROB writes
system.cpu.timesIdled                            6423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325992                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220527                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9170                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        77575                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5326                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3766                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5326                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            78                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       581888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  581888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9170                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9170    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9170                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11100500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47954750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             34745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9441                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15103                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4571                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         15360                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19386                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          111                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          111                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        45822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                117002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1949568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2137472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4087040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            39428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007122                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  39426     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39428                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           65312392                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36010960                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23044488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 7650                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         5386                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30224                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                7650                       # number of overall hits
system.l2.overall_hits::.cpu.data               17188                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         5386                       # number of overall hits
system.l2.overall_hits::total                   30224                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6769                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9093                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2324                       # number of overall misses
system.l2.overall_misses::.cpu.data              6769                       # number of overall misses
system.l2.overall_misses::total                  9093                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    181000000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    510332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        691332000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    181000000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    510332000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       691332000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         5386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39317                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         5386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39317                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.233006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231274                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.233006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231274                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77882.960413                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75392.524745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76029.033322                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77882.960413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75392.524745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76029.033322                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9093                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    157769501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    442642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    600411501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    157769501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    442642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    600411501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.233006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231274                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.233006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231274                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67887.048623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65392.524745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66030.078192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67887.048623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65392.524745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66030.078192                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9441                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        15101                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15101                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        15101                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15101                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               805                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   805                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3766                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    284055500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     284055500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.823890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.823890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75426.314392                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75426.314392                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    246395500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    246395500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.823890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.823890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65426.314392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65426.314392                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           7650                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         5386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    181000000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    181000000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         5386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          15360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.233006                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.151302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77882.960413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77882.960413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    157769501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157769501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.233006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.151302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67887.048623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67887.048623                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    226276500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    226276500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75350.149850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75350.149850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3003                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3003                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    196246500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    196246500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65350.149850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65350.149850                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                33                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           78                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              78                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          111                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           111                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.702703                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.702703                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1494000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1494000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.702703                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.702703                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19153.846154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19153.846154                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6307.001015                       # Cycle average of tags in use
system.l2.tags.total_refs                       77494                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9192                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.430592                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.638481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1684.202322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4573.160212                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.051398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.139562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.192474                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8091                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279510                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    629776                       # Number of tag accesses
system.l2.tags.data_accesses                   629776                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         148672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             581888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       148672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148672                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9092                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          51023677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         148678119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199701797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     51023677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51023677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         51023677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        148678119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199701797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000588500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18843                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     56669750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               227144750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6232.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24982.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7823                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9092                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.046714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   274.096902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.131510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          324     25.65%     25.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          248     19.64%     45.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          130     10.29%     55.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      5.15%     60.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      4.04%     64.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      3.09%     67.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      3.01%     70.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      3.09%     73.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          329     26.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1263                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 581888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  581888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       199.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2913694000                       # Total gap between requests
system.mem_ctrls.avgGap                     320467.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       148672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       433216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 51023677.282928779721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 148678119.469713687897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62191250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    164953500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26771.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24368.96                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4683840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2474340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31601640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        413218080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        770920320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1452773580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.586488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1999563500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    816981000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4376820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2318745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33315240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        400671240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        781486080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1452043485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.335922                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2027080750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    789463750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1936045                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1936045                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1936045                       # number of overall hits
system.cpu.icache.overall_hits::total         1936045                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12166                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12166                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12166                       # number of overall misses
system.cpu.icache.overall_misses::total         12166                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    341687494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    341687494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    341687494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    341687494                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1948211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1948211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1948211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1948211                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006245                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006245                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006245                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006245                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28085.442545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28085.442545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28085.442545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28085.442545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2619                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                86                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.453488                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              1729                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        15103                       # number of writebacks
system.cpu.icache.writebacks::total             15103                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2192                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2192                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2192                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2192                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         5386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15360                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    281541994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    281541994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    281541994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     64569648                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    346111642                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005120                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005120                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005120                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007884                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28227.591137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28227.591137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28227.591137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11988.423320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22533.310026                       # average overall mshr miss latency
system.cpu.icache.replacements                  15103                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1936045                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1936045                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12166                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12166                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    341687494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    341687494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1948211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1948211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006245                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006245                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28085.442545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28085.442545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2192                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2192                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    281541994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    281541994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28227.591137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28227.591137                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         5386                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         5386                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     64569648                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     64569648                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11988.423320                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11988.423320                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.065305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1951404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15359                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            127.052803                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   176.245611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    78.819694                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.688459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.307889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           95                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.371094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3911781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3911781                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2307020                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2307020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2308652                       # number of overall hits
system.cpu.dcache.overall_hits::total         2308652                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        67014                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          67014                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        67042                       # number of overall misses
system.cpu.dcache.overall_misses::total         67042                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2684369694                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2684369694                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2684369694                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2684369694                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2374034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2374034                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2375694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2375694                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028228                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40056.849226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40056.849226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40040.119537                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40040.119537                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58152                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        33277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2056                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.284047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   122.793358                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9441                       # number of writebacks
system.cpu.dcache.writebacks::total              9441                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    730400875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    730400875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    730945875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    730945875                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010125                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010125                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010129                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30387.788110                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30387.788110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30376.340232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30376.340232                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23044                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1239526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1239526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        39953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1145873500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1145873500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1279479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1279479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28680.537131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28680.537131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    427430500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    427430500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22084.866178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22084.866178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067333                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067333                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        26983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1536173752                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1536173752                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024657                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024657                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56931.169699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56931.169699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    300725933                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    300725933                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65318.404214                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65318.404214                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1632                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1632                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1660                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1660                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016867                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016867                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20185.185185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20185.185185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2322442                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2322442                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29774.897436                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29774.897436                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2244442                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2244442                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28774.897436                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28774.897436                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029508                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029508                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016393                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           942.401357                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2333283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24068                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.945446                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   942.401357                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.920314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.920314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          545                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4776600                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4776600                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2913784500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2913784500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
