// Seed: 2829014826
`resetall
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  reg   id_2;
  logic id_3;
  always @(1 or id_2) begin
    if (1) id_2 <= (id_2);
  end
  logic id_4;
  logic id_5;
  assign id_3 = id_3;
  logic id_6;
  always @(1 or negedge !(id_3)) begin
    #1 id_4 = id_4 != id_5;
  end
endmodule
