

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_315_2'
================================================================
* Date:           Tue Feb  8 11:02:31 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.913 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_315_2  |        8|        8|         7|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      94|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     282|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     282|     240|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U460  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln315_fu_139_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln317_1_fu_160_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln317_fu_149_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln319_fu_175_p2     |         +|   0|  0|   9|           2|           2|
    |icmp_ln315_fu_133_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln316_fu_171_p2    |      icmp|   0|  0|   8|           2|           2|
    |select_ln316_fu_188_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  94|          22|          53|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_38    |   9|          2|    2|          4|
    |i_fu_50                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln317_1_reg_245               |   6|   0|    6|          0|
    |add_ln319_reg_261                 |   2|   0|    2|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |b_num_load_reg_255                |  32|   0|   32|          0|
    |i_38_reg_230                      |   2|   0|    2|          0|
    |i_fu_50                           |   2|   0|    2|          0|
    |icmp_ln316_reg_250                |   1|   0|    1|          0|
    |select_ln316_reg_271              |  32|   0|   32|          0|
    |add_ln317_1_reg_245               |  64|  32|    6|          0|
    |b_num_load_reg_255                |  64|  32|   32|          0|
    |icmp_ln316_reg_250                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 282|  96|  129|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|sub_ln290              |   in|    6|     ap_none|                       sub_ln290|        scalar|
|b_num_address0         |  out|    6|   ap_memory|                           b_num|         array|
|b_num_ce0              |  out|    1|   ap_memory|                           b_num|         array|
|b_num_we0              |  out|    1|   ap_memory|                           b_num|         array|
|b_num_d0               |  out|   32|   ap_memory|                           b_num|         array|
|b_num_address1         |  out|    6|   ap_memory|                           b_num|         array|
|b_num_ce1              |  out|    1|   ap_memory|                           b_num|         array|
|b_num_q1               |   in|   32|   ap_memory|                           b_num|         array|
|sub_ln542              |   in|    6|     ap_none|                       sub_ln542|        scalar|
|sub11_i                |   in|    2|     ap_none|                         sub11_i|        scalar|
|trunc_ln297_1          |   in|    2|     ap_none|                   trunc_ln297_1|        scalar|
|num_aux_0_1_2_reload   |   in|   32|     ap_none|            num_aux_0_1_2_reload|        scalar|
|num_aux_1_1_2_reload   |   in|   32|     ap_none|            num_aux_1_1_2_reload|        scalar|
|num_aux_2_1_2_reload   |   in|   32|     ap_none|            num_aux_2_1_2_reload|        scalar|
+-----------------------+-----+-----+------------+--------------------------------+--------------+

