Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat May  8 10:42:33 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file convolution_methodology_drc_routed.rpt -pb convolution_methodology_drc_routed.pb -rpx convolution_methodology_drc_routed.rpx
| Design       : convolution
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 446
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 31         |
| DPIR-1    | Warning          | Asynchronous driver check     | 123        |
| SYNTH-10  | Warning          | Wide multiplier               | 5          |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
| TIMING-20 | Warning          | Non-clocked latch             | 286        |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/counter_2_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_i/ok_reg_inv/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/counter_2_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin counter/counter_j/ok_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin p_0_out/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin p_0_out__0/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin p_0_out__1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin p_0_out__2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin p_0_out__3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin p_0_out__4/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin p_0_out__5/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin p_0_out__6/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin p_0_out__7/CLK is not reached by a timing clock
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP image/p_img_0 input pin image/p_img_0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP image/p_img_00 input pin image/p_img_00/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP image/p_img_1 input pin image/p_img_1/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP image/p_img_2 input pin image/p_img_2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP image/p_img_3 input pin image/p_img_3/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP image/p_img_4 input pin image/p_img_4/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP image/p_img_5 input pin image/p_img_5/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP image/p_img_6 input pin image/p_img_6/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP image/p_img_60 input pin image/p_img_60/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP image/p_img_7 input pin image/p_img_7/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP image/p_img_8 input pin image/p_img_8/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at quant/result10 of size 18x15, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at quant/result10__0 of size 18x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at quant/result10__1 of size 18x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at quant/result10__2 of size 18x15, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at quant/result10__3 of size 18x18, it is decomposed from a wide multipler into 8 DSP blocks.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on out relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch activation/FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin activation/FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch activation/FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin activation/FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch activation/FSM_sequential_next_state_reg[2] cannot be properly analyzed as its control pin activation/FSM_sequential_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch activation/aux_num2_reg[0] cannot be properly analyzed as its control pin activation/aux_num2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch activation/aux_num2_reg[1] cannot be properly analyzed as its control pin activation/aux_num2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch activation/aux_num2_reg[2] cannot be properly analyzed as its control pin activation/aux_num2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch activation/aux_num2_reg[3] cannot be properly analyzed as its control pin activation/aux_num2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch activation/aux_num2_reg[4] cannot be properly analyzed as its control pin activation/aux_num2_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch activation/aux_num2_reg[5] cannot be properly analyzed as its control pin activation/aux_num2_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch activation/aux_num2_reg[6] cannot be properly analyzed as its control pin activation/aux_num2_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch activation/aux_num2_reg[7] cannot be properly analyzed as its control pin activation/aux_num2_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch activation/aux_num3_reg[0] cannot be properly analyzed as its control pin activation/aux_num3_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch activation/aux_num3_reg[1] cannot be properly analyzed as its control pin activation/aux_num3_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch activation/aux_num3_reg[2] cannot be properly analyzed as its control pin activation/aux_num3_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch activation/aux_num3_reg[3] cannot be properly analyzed as its control pin activation/aux_num3_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch activation/aux_num3_reg[4] cannot be properly analyzed as its control pin activation/aux_num3_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch activation/aux_num3_reg[5] cannot be properly analyzed as its control pin activation/aux_num3_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch activation/aux_num3_reg[6] cannot be properly analyzed as its control pin activation/aux_num3_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch activation/aux_num3_reg[7] cannot be properly analyzed as its control pin activation/aux_num3_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch activation/aux_num4_reg[0] cannot be properly analyzed as its control pin activation/aux_num4_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch activation/aux_num4_reg[1] cannot be properly analyzed as its control pin activation/aux_num4_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch activation/aux_num4_reg[2] cannot be properly analyzed as its control pin activation/aux_num4_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch activation/aux_num4_reg[3] cannot be properly analyzed as its control pin activation/aux_num4_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch activation/aux_num4_reg[4] cannot be properly analyzed as its control pin activation/aux_num4_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch activation/aux_num4_reg[5] cannot be properly analyzed as its control pin activation/aux_num4_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch activation/aux_num4_reg[6] cannot be properly analyzed as its control pin activation/aux_num4_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch activation/aux_num4_reg[7] cannot be properly analyzed as its control pin activation/aux_num4_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch activation/aux_num_reg[0] cannot be properly analyzed as its control pin activation/aux_num_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch activation/aux_num_reg[1] cannot be properly analyzed as its control pin activation/aux_num_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch activation/aux_num_reg[2] cannot be properly analyzed as its control pin activation/aux_num_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch activation/aux_num_reg[3] cannot be properly analyzed as its control pin activation/aux_num_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch activation/aux_num_reg[4] cannot be properly analyzed as its control pin activation/aux_num_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch activation/aux_num_reg[5] cannot be properly analyzed as its control pin activation/aux_num_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch activation/aux_num_reg[6] cannot be properly analyzed as its control pin activation/aux_num_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch num_reg[0] cannot be properly analyzed as its control pin num_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch num_reg[10] cannot be properly analyzed as its control pin num_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch num_reg[11] cannot be properly analyzed as its control pin num_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch num_reg[12] cannot be properly analyzed as its control pin num_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch num_reg[13] cannot be properly analyzed as its control pin num_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch num_reg[14] cannot be properly analyzed as its control pin num_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch num_reg[1] cannot be properly analyzed as its control pin num_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch num_reg[2] cannot be properly analyzed as its control pin num_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch num_reg[3] cannot be properly analyzed as its control pin num_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch num_reg[4] cannot be properly analyzed as its control pin num_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch num_reg[50]_rep cannot be properly analyzed as its control pin num_reg[50]_rep/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch num_reg[50]_rep__0 cannot be properly analyzed as its control pin num_reg[50]_rep__0/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch num_reg[50]_rep__1 cannot be properly analyzed as its control pin num_reg[50]_rep__1/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch num_reg[50]_rep__2 cannot be properly analyzed as its control pin num_reg[50]_rep__2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch num_reg[50]_rep__3 cannot be properly analyzed as its control pin num_reg[50]_rep__3/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch num_reg[50]_rep__4 cannot be properly analyzed as its control pin num_reg[50]_rep__4/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch num_reg[5] cannot be properly analyzed as its control pin num_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch num_reg[6] cannot be properly analyzed as its control pin num_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch num_reg[7] cannot be properly analyzed as its control pin num_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch num_reg[8] cannot be properly analyzed as its control pin num_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch num_reg[9] cannot be properly analyzed as its control pin num_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch quant/next_state_reg[0] cannot be properly analyzed as its control pin quant/next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch quant/next_state_reg[1] cannot be properly analyzed as its control pin quant/next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch quant/next_state_reg[2] cannot be properly analyzed as its control pin quant/next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch quant/next_state_reg[3] cannot be properly analyzed as its control pin quant/next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch quant/ok_reg cannot be properly analyzed as its control pin quant/ok_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch quant/remainder_reg[0] cannot be properly analyzed as its control pin quant/remainder_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch quant/remainder_reg[1] cannot be properly analyzed as its control pin quant/remainder_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch quant/remainder_reg[2] cannot be properly analyzed as its control pin quant/remainder_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch quant/remainder_reg[3] cannot be properly analyzed as its control pin quant/remainder_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch quant/remainder_reg[4] cannot be properly analyzed as its control pin quant/remainder_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch quant/remainder_reg[5] cannot be properly analyzed as its control pin quant/remainder_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch quant/remainder_reg[6] cannot be properly analyzed as its control pin quant/remainder_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch quant/remainder_reg[7] cannot be properly analyzed as its control pin quant/remainder_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch quant/res1_reg[0] cannot be properly analyzed as its control pin quant/res1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch quant/res1_reg[1] cannot be properly analyzed as its control pin quant/res1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch quant/res1_reg[2] cannot be properly analyzed as its control pin quant/res1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch quant/res1_reg[3] cannot be properly analyzed as its control pin quant/res1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch quant/res1_reg[4] cannot be properly analyzed as its control pin quant/res1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch quant/res1_reg[5] cannot be properly analyzed as its control pin quant/res1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch quant/res1_reg[6] cannot be properly analyzed as its control pin quant/res1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch quant/res1_reg[7] cannot be properly analyzed as its control pin quant/res1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch quant/res2_reg[0] cannot be properly analyzed as its control pin quant/res2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch quant/res3_reg cannot be properly analyzed as its control pin quant/res3_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch quant/result1_reg[31] cannot be properly analyzed as its control pin quant/result1_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch quant/result1_reg[32] cannot be properly analyzed as its control pin quant/result1_reg[32]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch quant/result1_reg[33] cannot be properly analyzed as its control pin quant/result1_reg[33]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch quant/result1_reg[34] cannot be properly analyzed as its control pin quant/result1_reg[34]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch quant/result1_reg[35] cannot be properly analyzed as its control pin quant/result1_reg[35]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch quant/result1_reg[36] cannot be properly analyzed as its control pin quant/result1_reg[36]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch quant/result1_reg[37] cannot be properly analyzed as its control pin quant/result1_reg[37]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch quant/result1_reg[38] cannot be properly analyzed as its control pin quant/result1_reg[38]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch quant/result1_reg[39] cannot be properly analyzed as its control pin quant/result1_reg[39]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch quant/result1_reg[40] cannot be properly analyzed as its control pin quant/result1_reg[40]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch quant/result1_reg[41] cannot be properly analyzed as its control pin quant/result1_reg[41]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch quant/result1_reg[42] cannot be properly analyzed as its control pin quant/result1_reg[42]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch quant/result1_reg[43] cannot be properly analyzed as its control pin quant/result1_reg[43]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch quant/result1_reg[44] cannot be properly analyzed as its control pin quant/result1_reg[44]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch quant/result1_reg[45] cannot be properly analyzed as its control pin quant/result1_reg[45]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch quant/result1_reg[46] cannot be properly analyzed as its control pin quant/result1_reg[46]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch quant/result1_reg[47] cannot be properly analyzed as its control pin quant/result1_reg[47]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch quant/result2_reg[0] cannot be properly analyzed as its control pin quant/result2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch quant/result2_reg[10] cannot be properly analyzed as its control pin quant/result2_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch quant/result2_reg[11] cannot be properly analyzed as its control pin quant/result2_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch quant/result2_reg[12] cannot be properly analyzed as its control pin quant/result2_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch quant/result2_reg[13] cannot be properly analyzed as its control pin quant/result2_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch quant/result2_reg[14] cannot be properly analyzed as its control pin quant/result2_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch quant/result2_reg[15] cannot be properly analyzed as its control pin quant/result2_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch quant/result2_reg[16] cannot be properly analyzed as its control pin quant/result2_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch quant/result2_reg[1] cannot be properly analyzed as its control pin quant/result2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch quant/result2_reg[2] cannot be properly analyzed as its control pin quant/result2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch quant/result2_reg[3] cannot be properly analyzed as its control pin quant/result2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch quant/result2_reg[4] cannot be properly analyzed as its control pin quant/result2_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch quant/result2_reg[5] cannot be properly analyzed as its control pin quant/result2_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch quant/result2_reg[6] cannot be properly analyzed as its control pin quant/result2_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch quant/result2_reg[7] cannot be properly analyzed as its control pin quant/result2_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch quant/result2_reg[8] cannot be properly analyzed as its control pin quant/result2_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch quant/result2_reg[9] cannot be properly analyzed as its control pin quant/result2_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch quant/result3_reg[8] cannot be properly analyzed as its control pin quant/result3_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch quant/result4_reg[0] cannot be properly analyzed as its control pin quant/result4_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch quant/result4_reg[1] cannot be properly analyzed as its control pin quant/result4_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch quant/result4_reg[2] cannot be properly analyzed as its control pin quant/result4_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch quant/result4_reg[3] cannot be properly analyzed as its control pin quant/result4_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch quant/result4_reg[4] cannot be properly analyzed as its control pin quant/result4_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch quant/result4_reg[5] cannot be properly analyzed as its control pin quant/result4_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch quant/result4_reg[6] cannot be properly analyzed as its control pin quant/result4_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch quant/result4_reg[7] cannot be properly analyzed as its control pin quant/result4_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch quant/thld2_reg cannot be properly analyzed as its control pin quant/thld2_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch quant/threshold_reg[6] cannot be properly analyzed as its control pin quant/threshold_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch quant/threshold_reg[7] cannot be properly analyzed as its control pin quant/threshold_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch rst_quant_reg cannot be properly analyzed as its control pin rst_quant_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch rst_relu_reg cannot be properly analyzed as its control pin rst_relu_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][0] cannot be properly analyzed as its control pin rstl_mult_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][10] cannot be properly analyzed as its control pin rstl_mult_reg[0][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][11] cannot be properly analyzed as its control pin rstl_mult_reg[0][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][12] cannot be properly analyzed as its control pin rstl_mult_reg[0][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][13] cannot be properly analyzed as its control pin rstl_mult_reg[0][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][14] cannot be properly analyzed as its control pin rstl_mult_reg[0][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][15] cannot be properly analyzed as its control pin rstl_mult_reg[0][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][1] cannot be properly analyzed as its control pin rstl_mult_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][2] cannot be properly analyzed as its control pin rstl_mult_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][3] cannot be properly analyzed as its control pin rstl_mult_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][4] cannot be properly analyzed as its control pin rstl_mult_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#138 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][5] cannot be properly analyzed as its control pin rstl_mult_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#139 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][6] cannot be properly analyzed as its control pin rstl_mult_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#140 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][7] cannot be properly analyzed as its control pin rstl_mult_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#141 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][8] cannot be properly analyzed as its control pin rstl_mult_reg[0][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#142 Warning
Non-clocked latch  
The latch rstl_mult_reg[0][9] cannot be properly analyzed as its control pin rstl_mult_reg[0][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#143 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][0] cannot be properly analyzed as its control pin rstl_mult_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#144 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][10] cannot be properly analyzed as its control pin rstl_mult_reg[1][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#145 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][11] cannot be properly analyzed as its control pin rstl_mult_reg[1][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#146 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][12] cannot be properly analyzed as its control pin rstl_mult_reg[1][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#147 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][13] cannot be properly analyzed as its control pin rstl_mult_reg[1][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#148 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][14] cannot be properly analyzed as its control pin rstl_mult_reg[1][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#149 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][15] cannot be properly analyzed as its control pin rstl_mult_reg[1][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#150 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][1] cannot be properly analyzed as its control pin rstl_mult_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#151 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][2] cannot be properly analyzed as its control pin rstl_mult_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#152 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][3] cannot be properly analyzed as its control pin rstl_mult_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#153 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][4] cannot be properly analyzed as its control pin rstl_mult_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#154 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][5] cannot be properly analyzed as its control pin rstl_mult_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#155 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][6] cannot be properly analyzed as its control pin rstl_mult_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#156 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][7] cannot be properly analyzed as its control pin rstl_mult_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#157 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][8] cannot be properly analyzed as its control pin rstl_mult_reg[1][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#158 Warning
Non-clocked latch  
The latch rstl_mult_reg[1][9] cannot be properly analyzed as its control pin rstl_mult_reg[1][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#159 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][0] cannot be properly analyzed as its control pin rstl_mult_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#160 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][10] cannot be properly analyzed as its control pin rstl_mult_reg[2][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#161 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][11] cannot be properly analyzed as its control pin rstl_mult_reg[2][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#162 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][12] cannot be properly analyzed as its control pin rstl_mult_reg[2][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#163 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][13] cannot be properly analyzed as its control pin rstl_mult_reg[2][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#164 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][14] cannot be properly analyzed as its control pin rstl_mult_reg[2][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#165 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][15] cannot be properly analyzed as its control pin rstl_mult_reg[2][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#166 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][1] cannot be properly analyzed as its control pin rstl_mult_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#167 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][2] cannot be properly analyzed as its control pin rstl_mult_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#168 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][3] cannot be properly analyzed as its control pin rstl_mult_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#169 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][4] cannot be properly analyzed as its control pin rstl_mult_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#170 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][5] cannot be properly analyzed as its control pin rstl_mult_reg[2][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#171 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][6] cannot be properly analyzed as its control pin rstl_mult_reg[2][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#172 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][7] cannot be properly analyzed as its control pin rstl_mult_reg[2][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#173 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][8] cannot be properly analyzed as its control pin rstl_mult_reg[2][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#174 Warning
Non-clocked latch  
The latch rstl_mult_reg[2][9] cannot be properly analyzed as its control pin rstl_mult_reg[2][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#175 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][0] cannot be properly analyzed as its control pin rstl_mult_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#176 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][10] cannot be properly analyzed as its control pin rstl_mult_reg[3][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#177 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][11] cannot be properly analyzed as its control pin rstl_mult_reg[3][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#178 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][12] cannot be properly analyzed as its control pin rstl_mult_reg[3][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#179 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][13] cannot be properly analyzed as its control pin rstl_mult_reg[3][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#180 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][14] cannot be properly analyzed as its control pin rstl_mult_reg[3][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#181 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][15] cannot be properly analyzed as its control pin rstl_mult_reg[3][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#182 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][1] cannot be properly analyzed as its control pin rstl_mult_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#183 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][2] cannot be properly analyzed as its control pin rstl_mult_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#184 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][3] cannot be properly analyzed as its control pin rstl_mult_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#185 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][4] cannot be properly analyzed as its control pin rstl_mult_reg[3][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#186 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][5] cannot be properly analyzed as its control pin rstl_mult_reg[3][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#187 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][6] cannot be properly analyzed as its control pin rstl_mult_reg[3][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#188 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][7] cannot be properly analyzed as its control pin rstl_mult_reg[3][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#189 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][8] cannot be properly analyzed as its control pin rstl_mult_reg[3][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#190 Warning
Non-clocked latch  
The latch rstl_mult_reg[3][9] cannot be properly analyzed as its control pin rstl_mult_reg[3][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#191 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][0] cannot be properly analyzed as its control pin rstl_mult_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#192 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][10] cannot be properly analyzed as its control pin rstl_mult_reg[4][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#193 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][11] cannot be properly analyzed as its control pin rstl_mult_reg[4][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#194 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][12] cannot be properly analyzed as its control pin rstl_mult_reg[4][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#195 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][13] cannot be properly analyzed as its control pin rstl_mult_reg[4][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#196 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][14] cannot be properly analyzed as its control pin rstl_mult_reg[4][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#197 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][15] cannot be properly analyzed as its control pin rstl_mult_reg[4][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#198 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][1] cannot be properly analyzed as its control pin rstl_mult_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#199 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][2] cannot be properly analyzed as its control pin rstl_mult_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#200 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][3] cannot be properly analyzed as its control pin rstl_mult_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#201 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][4] cannot be properly analyzed as its control pin rstl_mult_reg[4][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#202 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][5] cannot be properly analyzed as its control pin rstl_mult_reg[4][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#203 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][6] cannot be properly analyzed as its control pin rstl_mult_reg[4][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#204 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][7] cannot be properly analyzed as its control pin rstl_mult_reg[4][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#205 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][8] cannot be properly analyzed as its control pin rstl_mult_reg[4][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#206 Warning
Non-clocked latch  
The latch rstl_mult_reg[4][9] cannot be properly analyzed as its control pin rstl_mult_reg[4][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#207 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][0] cannot be properly analyzed as its control pin rstl_mult_reg[5][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#208 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][10] cannot be properly analyzed as its control pin rstl_mult_reg[5][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#209 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][11] cannot be properly analyzed as its control pin rstl_mult_reg[5][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#210 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][12] cannot be properly analyzed as its control pin rstl_mult_reg[5][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#211 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][13] cannot be properly analyzed as its control pin rstl_mult_reg[5][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#212 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][14] cannot be properly analyzed as its control pin rstl_mult_reg[5][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#213 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][15] cannot be properly analyzed as its control pin rstl_mult_reg[5][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#214 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][1] cannot be properly analyzed as its control pin rstl_mult_reg[5][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#215 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][2] cannot be properly analyzed as its control pin rstl_mult_reg[5][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#216 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][3] cannot be properly analyzed as its control pin rstl_mult_reg[5][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#217 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][4] cannot be properly analyzed as its control pin rstl_mult_reg[5][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#218 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][5] cannot be properly analyzed as its control pin rstl_mult_reg[5][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#219 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][6] cannot be properly analyzed as its control pin rstl_mult_reg[5][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#220 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][7] cannot be properly analyzed as its control pin rstl_mult_reg[5][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#221 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][8] cannot be properly analyzed as its control pin rstl_mult_reg[5][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#222 Warning
Non-clocked latch  
The latch rstl_mult_reg[5][9] cannot be properly analyzed as its control pin rstl_mult_reg[5][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#223 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][0] cannot be properly analyzed as its control pin rstl_mult_reg[6][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#224 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][10] cannot be properly analyzed as its control pin rstl_mult_reg[6][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#225 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][11] cannot be properly analyzed as its control pin rstl_mult_reg[6][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#226 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][12] cannot be properly analyzed as its control pin rstl_mult_reg[6][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#227 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][13] cannot be properly analyzed as its control pin rstl_mult_reg[6][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#228 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][14] cannot be properly analyzed as its control pin rstl_mult_reg[6][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#229 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][15] cannot be properly analyzed as its control pin rstl_mult_reg[6][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#230 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][1] cannot be properly analyzed as its control pin rstl_mult_reg[6][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#231 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][2] cannot be properly analyzed as its control pin rstl_mult_reg[6][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#232 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][3] cannot be properly analyzed as its control pin rstl_mult_reg[6][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#233 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][4] cannot be properly analyzed as its control pin rstl_mult_reg[6][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#234 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][5] cannot be properly analyzed as its control pin rstl_mult_reg[6][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#235 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][6] cannot be properly analyzed as its control pin rstl_mult_reg[6][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#236 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][7] cannot be properly analyzed as its control pin rstl_mult_reg[6][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#237 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][8] cannot be properly analyzed as its control pin rstl_mult_reg[6][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#238 Warning
Non-clocked latch  
The latch rstl_mult_reg[6][9] cannot be properly analyzed as its control pin rstl_mult_reg[6][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#239 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][0] cannot be properly analyzed as its control pin rstl_mult_reg[7][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#240 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][10] cannot be properly analyzed as its control pin rstl_mult_reg[7][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#241 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][11] cannot be properly analyzed as its control pin rstl_mult_reg[7][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#242 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][12] cannot be properly analyzed as its control pin rstl_mult_reg[7][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#243 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][13] cannot be properly analyzed as its control pin rstl_mult_reg[7][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#244 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][14] cannot be properly analyzed as its control pin rstl_mult_reg[7][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#245 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][15] cannot be properly analyzed as its control pin rstl_mult_reg[7][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#246 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][1] cannot be properly analyzed as its control pin rstl_mult_reg[7][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#247 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][2] cannot be properly analyzed as its control pin rstl_mult_reg[7][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#248 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][3] cannot be properly analyzed as its control pin rstl_mult_reg[7][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#249 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][4] cannot be properly analyzed as its control pin rstl_mult_reg[7][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#250 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][5] cannot be properly analyzed as its control pin rstl_mult_reg[7][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#251 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][6] cannot be properly analyzed as its control pin rstl_mult_reg[7][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#252 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][7] cannot be properly analyzed as its control pin rstl_mult_reg[7][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#253 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][8] cannot be properly analyzed as its control pin rstl_mult_reg[7][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#254 Warning
Non-clocked latch  
The latch rstl_mult_reg[7][9] cannot be properly analyzed as its control pin rstl_mult_reg[7][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#255 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][0] cannot be properly analyzed as its control pin rstl_mult_reg[8][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#256 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][10] cannot be properly analyzed as its control pin rstl_mult_reg[8][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#257 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][11] cannot be properly analyzed as its control pin rstl_mult_reg[8][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#258 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][12] cannot be properly analyzed as its control pin rstl_mult_reg[8][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#259 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][13] cannot be properly analyzed as its control pin rstl_mult_reg[8][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#260 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][14] cannot be properly analyzed as its control pin rstl_mult_reg[8][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#261 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][15] cannot be properly analyzed as its control pin rstl_mult_reg[8][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#262 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][1] cannot be properly analyzed as its control pin rstl_mult_reg[8][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#263 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][2] cannot be properly analyzed as its control pin rstl_mult_reg[8][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#264 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][3] cannot be properly analyzed as its control pin rstl_mult_reg[8][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#265 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][4] cannot be properly analyzed as its control pin rstl_mult_reg[8][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#266 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][5] cannot be properly analyzed as its control pin rstl_mult_reg[8][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#267 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][6] cannot be properly analyzed as its control pin rstl_mult_reg[8][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#268 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][7] cannot be properly analyzed as its control pin rstl_mult_reg[8][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#269 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][8] cannot be properly analyzed as its control pin rstl_mult_reg[8][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#270 Warning
Non-clocked latch  
The latch rstl_mult_reg[8][9] cannot be properly analyzed as its control pin rstl_mult_reg[8][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#271 Warning
Non-clocked latch  
The latch rstl_sum_reg[0] cannot be properly analyzed as its control pin rstl_sum_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#272 Warning
Non-clocked latch  
The latch rstl_sum_reg[10] cannot be properly analyzed as its control pin rstl_sum_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#273 Warning
Non-clocked latch  
The latch rstl_sum_reg[11] cannot be properly analyzed as its control pin rstl_sum_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#274 Warning
Non-clocked latch  
The latch rstl_sum_reg[12] cannot be properly analyzed as its control pin rstl_sum_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#275 Warning
Non-clocked latch  
The latch rstl_sum_reg[13] cannot be properly analyzed as its control pin rstl_sum_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#276 Warning
Non-clocked latch  
The latch rstl_sum_reg[14] cannot be properly analyzed as its control pin rstl_sum_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#277 Warning
Non-clocked latch  
The latch rstl_sum_reg[15] cannot be properly analyzed as its control pin rstl_sum_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#278 Warning
Non-clocked latch  
The latch rstl_sum_reg[1] cannot be properly analyzed as its control pin rstl_sum_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#279 Warning
Non-clocked latch  
The latch rstl_sum_reg[2] cannot be properly analyzed as its control pin rstl_sum_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#280 Warning
Non-clocked latch  
The latch rstl_sum_reg[3] cannot be properly analyzed as its control pin rstl_sum_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#281 Warning
Non-clocked latch  
The latch rstl_sum_reg[4] cannot be properly analyzed as its control pin rstl_sum_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#282 Warning
Non-clocked latch  
The latch rstl_sum_reg[5] cannot be properly analyzed as its control pin rstl_sum_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#283 Warning
Non-clocked latch  
The latch rstl_sum_reg[6] cannot be properly analyzed as its control pin rstl_sum_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#284 Warning
Non-clocked latch  
The latch rstl_sum_reg[7] cannot be properly analyzed as its control pin rstl_sum_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#285 Warning
Non-clocked latch  
The latch rstl_sum_reg[8] cannot be properly analyzed as its control pin rstl_sum_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#286 Warning
Non-clocked latch  
The latch rstl_sum_reg[9] cannot be properly analyzed as its control pin rstl_sum_reg[9]/G is not reached by a timing clock
Related violations: <none>


