#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jan 15 19:26:12 2026
# Process ID: 2599248
# Current directory: /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/tensor_slice_test/xsim_script.tcl}
# Log file: /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog/xsim.log
# Journal file: /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog/xsim.jou
# Running On        :en4234856l
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.3 LTS
# Processor Detail  :AMD EPYC 9115 16-Core Processor
# CPU Frequency     :2002.000 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134425 MB
# Swap memory       :8589 MB
# Total Virtual     :143015 MB
# Available Virtual :120771 MB
#-----------------------------------------------------------
source xsim.dir/tensor_slice_test/xsim_script.tcl
# xsim {tensor_slice_test} -autoloadwcfg -tclbatch {tensor_slice_test.tcl}
Time resolution is 1 ps
source tensor_slice_test.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "113000"
// RTL Simulation : 1 / 3 [100.00%] @ "138000"
// RTL Simulation : 2 / 3 [100.00%] @ "158000"
// RTL Simulation : 3 / 3 [100.00%] @ "178000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 207500 ps : File "/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/sim/verilog/tensor_slice_test.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan 15 19:26:14 2026...
